##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3(routed)
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for CyBUS_CLK(routed)
		4.6::Critical Path Report for OSC1_ADC_SAR_IntClock
		4.7::Critical Path Report for OSC2_ADC_SAR_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
		5.2::Critical Path Report for (CyBUS_CLK(routed):R vs. Clock_3(routed):R)
		5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK(routed):R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK(routed):R)
		5.6::Critical Path Report for (Clock_3(routed):R vs. Clock_3(routed):R)
		5.7::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (Clock_3(routed):R vs. Clock_1:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. Clock_3(routed):R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.12::Critical Path Report for (CyBUS_CLK:R vs. OSC1_ADC_SAR_IntClock:R)
		5.13::Critical Path Report for (CyBUS_CLK:R vs. OSC2_ADC_SAR_IntClock:R)
		5.14::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.15::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.16::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
		5.17::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. OSC1_ADC_SAR_IntClock:R)
		5.18::Critical Path Report for (OSC2_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
		5.19::Critical Path Report for (OSC2_ADC_SAR_IntClock:R vs. OSC2_ADC_SAR_IntClock:R)
		5.20::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
		5.21::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.22::Critical Path Report for (Clock_1:R vs. CyBUS_CLK(routed):R)
		5.23::Critical Path Report for (Clock_1:R vs. Clock_3(routed):R)
		5.24::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 75.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 75.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 3.13 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 3.13 MHz    | 
Clock: Clock_1                               | Frequency: 112.20 MHz  | Target: 0.13 MHz    | 
Clock: Clock_2                               | Frequency: 109.36 MHz  | Target: 0.13 MHz    | 
Clock: Clock_3                               | N/A                    | Target: 0.07 MHz    | 
Clock: Clock_3(routed)                       | Frequency: 79.63 MHz   | Target: 0.07 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 38.12 MHz   | Target: 75.00 MHz   | 
Clock: CyBUS_CLK(routed)                     | Frequency: 79.63 MHz   | Target: 75.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                    | Target: 75.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 75.00 MHz   | 
Clock: OSC1_ADC_SAR_IntClock                 | Frequency: 27.02 MHz   | Target: 1.60 MHz    | 
Clock: OSC1_ADC_SAR_IntClock(routed)         | N/A                    | Target: 1.60 MHz    | 
Clock: OSC2_ADC_SAR_IntClock                 | Frequency: 22.53 MHz   | Target: 1.60 MHz    | 
Clock: OSC2_ADC_SAR_IntClock(routed)         | N/A                    | Target: 1.60 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                8e+006           7992045     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                Clock_3(routed)        106667           113617      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                CyBUS_CLK(routed)      13333.3          20505       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                Clock_2                8e+006           7992650     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                CyBUS_CLK              13333.3          5367        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        Clock_1                106667           81180       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        Clock_3(routed)        1.36533e+007     13640775    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        CyBUS_CLK              13333.3          -29568      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        CyBUS_CLK(routed)      13333.3          997         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                13333.3          4420        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_2                13333.3          4189        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_3(routed)        13333.3          19729       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              13333.3          -12898      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK(routed)      13333.3          19951       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              OSC1_ADC_SAR_IntClock  13333.3          3796        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              OSC2_ADC_SAR_IntClock  13333.3          5887        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)      Clock_1                13333.3          -12376      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)      Clock_3(routed)        13333.3          553         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)      CyBUS_CLK              13333.3          -29790      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)      CyBUS_CLK(routed)      13333.3          775         N/A              N/A         N/A              N/A         N/A              N/A         
OSC1_ADC_SAR_IntClock  CyBUS_CLK              13333.3          897         N/A              N/A         N/A              N/A         N/A              N/A         
OSC1_ADC_SAR_IntClock  OSC1_ADC_SAR_IntClock  626667           589654      N/A              N/A         N/A              N/A         N/A              N/A         
OSC2_ADC_SAR_IntClock  CyBUS_CLK              13333.3          2138        N/A              N/A         N/A              N/A         N/A              N/A         
OSC2_ADC_SAR_IntClock  OSC2_ADC_SAR_IntClock  626667           582274      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase     
-----------------------  ------------  -------------------  
OSC1_Hard_Sync(0)_PAD    36143         CyBUS_CLK:R          
OSC1_Hard_Sync(0)_PAD    4300          Clock_3(routed):R    
OSC1_Hard_Sync(0)_PAD    4078          CyBUS_CLK(routed):R  
OSC1_Soft_Sync(0)_PAD    24862         CyBUS_CLK:R          
OSC2_Hard_Sync_1(0)_PAD  36245         CyBUS_CLK:R          
OSC2_Soft_Sync_1(0)_PAD  25886         CyBUS_CLK:R          


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase     
------------------------  ------------  -------------------  
OSC1_Saw_Preset(0)_PAD    31890         Clock_1:R            
OSC1_Saw_Reset(0)_PAD     30765         Clock_1:R            
OSC1_Square_Out(0)_PAD    40153         CyBUS_CLK(routed):R  
OSC1_Square_Out(0)_PAD    39931         Clock_3(routed):R    
OSC2_Saw_Preset_1(0)_PAD  30625         Clock_2:R            
OSC2_Saw_Reset_1(0)_PAD   29273         Clock_2:R            
OSC2_Square_Out_1(0)_PAD  23867         CyBUS_CLK:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 112.20 MHz | Target: 0.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2805/main_1
Capture Clock  : Net_2805/clock_0
Path slack     : 4420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250   4420  RISE       1
Net_2805/main_1  macrocell24   4153   5403   4420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 109.36 MHz | Target: 0.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 4189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell33   1250   1250   4189  RISE       1
Net_2896/main_1  macrocell30   4384   5634   4189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3(routed)
*********************************************
Clock: Clock_3(routed)
Frequency: 79.63 MHz | Target: 0.07 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 13640775p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                14925
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   13653333
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13664748

Launch Clock Arrival Time                       0
+ Clock path delay                      15862
+ Data path delay                        8111
-------------------------------------   ----- 
End-of-path arrival time (ps)           23973
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
Net_2728/clock_0                                       macrocell27      5923  15862  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
Net_2728/q                         macrocell27   1250  17112  13640775  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell25   6861  23973  13640775  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      4985  14925  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.12 MHz | Target: 75.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22001
-------------------------------------   ----- 
End-of-path arrival time (ps)           22001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   4351  10271  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  15401  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  15401  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18701  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18701  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  22001  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  22001  -12898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK(routed)
***********************************************
Clock: CyBUS_CLK(routed)
Frequency: 79.63 MHz | Target: 75.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 775p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15147
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     24970

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                        8111
-------------------------------------   ----- 
End-of-path arrival time (ps)           24195
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
Net_2728/clock_0                                        macrocell27      5923  16084  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2728/q                         macrocell27   1250  17334    775  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell25   6861  24195    775  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\PulseConvert_1:in_sample\/clock_0                      macrocell25      4985  15147  RISE       1


===================================================================== 
4.6::Critical Path Report for OSC1_ADC_SAR_IntClock
***************************************************
Clock: OSC1_ADC_SAR_IntClock
Frequency: 27.02 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 589654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33502
-------------------------------------   ----- 
End-of-path arrival time (ps)           33502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell76  12937  33502  589654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for OSC2_ADC_SAR_IntClock
***************************************************
Clock: OSC2_ADC_SAR_IntClock
Frequency: 22.53 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 582274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40883
-------------------------------------   ----- 
End-of-path arrival time (ps)           40883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell129  19848  40883  582274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell129        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 775p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 15147
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     24970

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                        8111
-------------------------------------   ----- 
End-of-path arrival time (ps)           24195
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
Net_2728/clock_0                                        macrocell27      5923  16084  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2728/q                         macrocell27   1250  17334    775  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell25   6861  24195    775  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\PulseConvert_1:in_sample\/clock_0                      macrocell25      4985  15147  RISE       1


5.2::Critical Path Report for (CyBUS_CLK(routed):R vs. Clock_3(routed):R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 553p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                  14925
+ Cycle adjust (CyBUS_CLK(routed):R#1024 vs. Clock_3(routed):R#2)   13333
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      24748

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                        8111
-------------------------------------   ----- 
End-of-path arrival time (ps)           24195
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
Net_2728/clock_0                                        macrocell27      5923  16084  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2728/q                         macrocell27   1250  17334    553  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell25   6861  24195    553  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      4985  14925  RISE       1


5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -29790p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9103

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                       22809
-------------------------------------   ----- 
End-of-path arrival time (ps)           38893
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\EdgeDetect_1:last\/clock_0                             macrocell23      5923  16084  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  17334  -29790  RISE       1
Net_2795/main_0                                       macrocell4      2912  20246  -29790  RISE       1
Net_2795/q                                            macrocell4      3350  23596  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3567  27163  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  32293  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  32293  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  35593  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  35593  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  38893  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  38893  -29790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK(routed):R vs. Clock_1:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : Net_2805/main_0
Capture Clock  : Net_2805/clock_0
Path slack     : -12376p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#600 vs. Clock_1:R#2)   13333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9823

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                        6115
-------------------------------------   ----- 
End-of-path arrival time (ps)           22199
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
Net_2728/clock_0                                        macrocell27      5923  16084  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2728/q       macrocell27   1250  17334  -12376  RISE       1
Net_2805/main_0  macrocell24   4865  22199  -12376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1


5.5::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK(routed):R)
*************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 997p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               15147
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13333
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   24970

Launch Clock Arrival Time                       0
+ Clock path delay                      15862
+ Data path delay                        8111
-------------------------------------   ----- 
End-of-path arrival time (ps)           23973
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
Net_2728/clock_0                                       macrocell27      5923  15862  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2728/q                         macrocell27   1250  17112    997  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell25   6861  23973    997  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\PulseConvert_1:in_sample\/clock_0                      macrocell25      4985  15147  RISE       1


5.6::Critical Path Report for (Clock_3(routed):R vs. Clock_3(routed):R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 13640775p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                14925
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   13653333
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13664748

Launch Clock Arrival Time                       0
+ Clock path delay                      15862
+ Data path delay                        8111
-------------------------------------   ----- 
End-of-path arrival time (ps)           23973
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
Net_2728/clock_0                                       macrocell27      5923  15862  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
Net_2728/q                         macrocell27   1250  17112  13640775  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell25   6861  23973  13640775  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      4985  14925  RISE       1


5.7::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -29568p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                             -4230
------------------------------------------------------   ----- 
End-of-path required time (ps)                            9103

Launch Clock Arrival Time                       0
+ Clock path delay                      15862
+ Data path delay                       22809
-------------------------------------   ----- 
End-of-path arrival time (ps)           38671
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      5923  15862  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  17112  -29568  RISE       1
Net_2795/main_0                                       macrocell4      2912  20024  -29568  RISE       1
Net_2795/q                                            macrocell4      3350  23374  -29568  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3567  26941  -29568  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  32071  -29568  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  32071  -29568  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  35371  -29568  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  35371  -29568  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  38671  -29568  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  38671  -29568  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1


5.8::Critical Path Report for (Clock_3(routed):R vs. Clock_1:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : Net_2805/main_0
Capture Clock  : Net_2805/clock_0
Path slack     : 81180p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_3(routed):R#59 vs. Clock_1:R#100)   106667
- Setup time                                               -3510
-------------------------------------------------------   ------ 
End-of-path required time (ps)                            103157

Launch Clock Arrival Time                       0
+ Clock path delay                      15862
+ Data path delay                        6115
-------------------------------------   ----- 
End-of-path arrival time (ps)           21977
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
Net_2728/clock_0                                       macrocell27      5923  15862  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2728/q       macrocell27   1250  17112  81180  RISE       1
Net_2805/main_0  macrocell24   4865  21977  81180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
*******************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2728/main_0
Capture Clock  : Net_2728/clock_0
Path slack     : 19951p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         16084
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             25907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250  19951  RISE       1
Net_2728/main_0  macrocell27   4706   5956  19951  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
Net_2728/clock_0                                        macrocell27      5923  16084  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. Clock_3(routed):R)
******************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2728/main_0
Capture Clock  : Net_2728/clock_0
Path slack     : 19729p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          15862
+ Cycle adjust (CyBUS_CLK:R#1024 vs. Clock_3(routed):R#2)   13333
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              25685

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250  19729  RISE       1
Net_2728/main_0  macrocell27   4706   5956  19729  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
Net_2728/clock_0                                       macrocell27      5923  15862  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22001
-------------------------------------   ----- 
End-of-path arrival time (ps)           22001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   4351  10271  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  15401  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  15401  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18701  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18701  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  22001  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  22001  -12898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1


5.12::Critical Path Report for (CyBUS_CLK:R vs. OSC1_ADC_SAR_IntClock:R)
************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4412/main_0
Capture Clock  : Net_4412/clock_0
Path slack     : 3796p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   3796  RISE       1
Net_4412/main_0                            macrocell105   4778   6028   3796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1


5.13::Critical Path Report for (CyBUS_CLK:R vs. OSC2_ADC_SAR_IntClock:R)
************************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4023/main_0
Capture Clock  : Net_4023/clock_0
Path slack     : 5887p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC2_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell179        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell179   1250   1250   5887  RISE       1
Net_4023/main_0                            macrocell178   2686   3936   5887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4023/clock_0                                           macrocell178        0      0  RISE       1


5.14::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
**********************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 4189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell33   1250   1250   4189  RISE       1
Net_2896/main_1  macrocell30   4384   5634   4189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1


5.15::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
**********************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2805/main_1
Capture Clock  : Net_2805/clock_0
Path slack     : 4420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250   4420  RISE       1
Net_2805/main_1  macrocell24   4153   5403   4420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1


5.16::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 897p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8926
-------------------------------------   ---- 
End-of-path arrival time (ps)           8926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4412/q                                      macrocell105   1250   1250    897  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell106   7676   8926    897  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1


5.17::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. OSC1_ADC_SAR_IntClock:R)
************************************************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 589654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33502
-------------------------------------   ----- 
End-of-path arrival time (ps)           33502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell76  12937  33502  589654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1


5.18::Critical Path Report for (OSC2_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4023/q
Path End       : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 2138p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4023/clock_0                                           macrocell178        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4023/q                                      macrocell178   1250   1250   2138  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell179   6435   7685   2138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell179        0      0  RISE       1


5.19::Critical Path Report for (OSC2_ADC_SAR_IntClock:R vs. OSC2_ADC_SAR_IntClock:R)
************************************************************************************

++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 582274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40883
-------------------------------------   ----- 
End-of-path arrival time (ps)           40883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell129  19848  40883  582274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell129        0      0  RISE       1


5.20::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
**********************************************************

++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_3
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5367p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                    9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:out_sample\/q      macrocell32   1250   1250   5367  RISE       1
\PulseConvert_2:in_sample\/main_3  macrocell31   3207   4457   5367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1


5.21::Critical Path Report for (Clock_2:R vs. Clock_2:R)
********************************************************

++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2896/q
Path End       : \PulseConvert_2:out_sample\/main_2
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7992650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2896/q                          macrocell30   1250   1250  7992650  RISE       1
\PulseConvert_2:out_sample\/main_2  macrocell32   2590   3840  7992650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1


5.22::Critical Path Report for (Clock_1:R vs. CyBUS_CLK(routed):R)
******************************************************************

++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_3
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 20505p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       15147
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK(routed):R#2)   13333
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24970

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell26   1250   1250  20505  RISE       1
\PulseConvert_1:in_sample\/main_3  macrocell25   3215   4465  20505  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\PulseConvert_1:in_sample\/clock_0                      macrocell25      4985  15147  RISE       1


5.23::Critical Path Report for (Clock_1:R vs. Clock_3(routed):R)
****************************************************************

++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_3
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 113617p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14925
+ Cycle adjust (Clock_1:R#30 vs. Clock_3(routed):R#18)   106667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           118081

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\PulseConvert_1:out_sample\/q      macrocell26   1250   1250  113617  RISE       1
\PulseConvert_1:in_sample\/main_3  macrocell25   3215   4465  113617  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      4985  14925  RISE       1


5.24::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2805/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7992045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2805/q                          macrocell24   1250   1250  7992045  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell26   3195   4445  7992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -29790p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9103

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                       22809
-------------------------------------   ----- 
End-of-path arrival time (ps)           38893
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\EdgeDetect_1:last\/clock_0                             macrocell23      5923  16084  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  17334  -29790  RISE       1
Net_2795/main_0                                       macrocell4      2912  20246  -29790  RISE       1
Net_2795/q                                            macrocell4      3350  23596  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3567  27163  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  32293  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  32293  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  35593  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  35593  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  38893  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  38893  -29790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -26490p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9103

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                       19509
-------------------------------------   ----- 
End-of-path arrival time (ps)           35593
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\EdgeDetect_1:last\/clock_0                             macrocell23      5923  16084  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  17334  -29790  RISE       1
Net_2795/main_0                                       macrocell4      2912  20246  -29790  RISE       1
Net_2795/q                                            macrocell4      3350  23596  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3567  27163  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  32293  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  32293  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  35593  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  35593  -26490  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -23190p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9103

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                       16209
-------------------------------------   ----- 
End-of-path arrival time (ps)           32293
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\EdgeDetect_1:last\/clock_0                             macrocell23      5923  16084  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  17334  -29790  RISE       1
Net_2795/main_0                                       macrocell4      2912  20246  -29790  RISE       1
Net_2795/q                                            macrocell4      3350  23596  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3567  27163  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  32293  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  32293  -23190  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -20772p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7273

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                       11961
-------------------------------------   ----- 
End-of-path arrival time (ps)           28045
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\EdgeDetect_1:last\/clock_0                             macrocell23      5923  16084  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  17334  -29790  RISE       1
Net_2795/main_0                                       macrocell4      2912  20246  -29790  RISE       1
Net_2795/q                                            macrocell4      3350  23596  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell4   4449  28045  -20772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -20740p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7273

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                       11929
-------------------------------------   ----- 
End-of-path arrival time (ps)           28013
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\EdgeDetect_1:last\/clock_0                             macrocell23      5923  16084  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  17334  -29790  RISE       1
Net_2795/main_0                                       macrocell4      2912  20246  -29790  RISE       1
Net_2795/q                                            macrocell4      3350  23596  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell3   4417  28013  -20740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -19890p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7273

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           27163
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\EdgeDetect_1:last\/clock_0                             macrocell23      5923  16084  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  17334  -29790  RISE       1
Net_2795/main_0                                       macrocell4      2912  20246  -29790  RISE       1
Net_2795/q                                            macrocell4      3350  23596  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3567  27163  -19890  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -19858p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              7273

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                       11047
-------------------------------------   ----- 
End-of-path arrival time (ps)           27131
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\EdgeDetect_1:last\/clock_0                             macrocell23      5923  16084  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  17334  -29790  RISE       1
Net_2795/main_0                                       macrocell4      2912  20246  -29790  RISE       1
Net_2795/q                                            macrocell4      3350  23596  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell2   3535  27131  -19858  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -13808p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Recovery time                                                0
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13333

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                       11058
-------------------------------------   ----- 
End-of-path arrival time (ps)           27141
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\EdgeDetect_1:last\/clock_0                             macrocell23      5923  16084  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                           macrocell23    1250  17334  -29790  RISE       1
Net_2795/main_0                                 macrocell4     2912  20246  -29790  RISE       1
Net_2795/q                                      macrocell4     3350  23596  -29790  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell1   3546  27141  -13808  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22001
-------------------------------------   ----- 
End-of-path arrival time (ps)           22001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   4351  10271  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  15401  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  15401  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18701  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18701  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  22001  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  22001  -12898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : Net_2805/main_0
Capture Clock  : Net_2805/clock_0
Path slack     : -12376p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#600 vs. Clock_1:R#2)   13333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9823

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                        6115
-------------------------------------   ----- 
End-of-path arrival time (ps)           22199
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
Net_2728/clock_0                                        macrocell27      5923  16084  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2728/q       macrocell27   1250  17334  -12376  RISE       1
Net_2805/main_0  macrocell24   4865  22199  -12376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : -12376p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#600 vs. Clock_1:R#2)   13333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9823

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                        6115
-------------------------------------   ----- 
End-of-path arrival time (ps)           22199
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
Net_2728/clock_0                                        macrocell27      5923  16084  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
Net_2728/q                          macrocell27   1250  17334  -12376  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell26   4865  22199  -12376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_2805/main_2
Capture Clock  : Net_2805/clock_0
Path slack     : -9768p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#600 vs. Clock_1:R#2)   13333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9823

Launch Clock Arrival Time                       0
+ Clock path delay                      15147
+ Data path delay                        4445
-------------------------------------   ----- 
End-of-path arrival time (ps)           19591
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\PulseConvert_1:in_sample\/clock_0                      macrocell25      4985  15147  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q  macrocell25   1250  16397  -9768  RISE       1
Net_2805/main_2               macrocell24   3195  19591  -9768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_3
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : -9768p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#600 vs. Clock_1:R#2)   13333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              9823

Launch Clock Arrival Time                       0
+ Clock path delay                      15147
+ Data path delay                        4445
-------------------------------------   ----- 
End-of-path arrival time (ps)           19591
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\PulseConvert_1:in_sample\/clock_0                      macrocell25      4985  15147  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q        macrocell25   1250  16397  -9768  RISE       1
\PulseConvert_1:out_sample\/main_3  macrocell26   3195  19591  -9768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -9598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18701
-------------------------------------   ----- 
End-of-path arrival time (ps)           18701
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   4351  10271  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  15401  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  15401  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18701  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18701   -9598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -6298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15401
-------------------------------------   ----- 
End-of-path arrival time (ps)           15401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   4351  10271  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  15401  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  15401   -6298  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : -6031p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18864
-------------------------------------   ----- 
End-of-path arrival time (ps)           18864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:status_tc\/main_1         macrocell9      5950  11870   -6031  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:status_tc\/q              macrocell9      3350  15220   -6031  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell2    3644  18864   -6031  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -4112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16945
-------------------------------------   ----- 
End-of-path arrival time (ps)           16945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/main_1         macrocell3      4767  10687   -4112  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/q              macrocell3      3350  14037   -4112  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2908  16945   -4112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -3945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11218
-------------------------------------   ----- 
End-of-path arrival time (ps)           11218
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12597  RISE       1
Net_2878/main_1                                         macrocell10     2296   3546  -12597  RISE       1
Net_2878/q                                              macrocell10     3350   6896  -12597  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell7   4322  11218   -3945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -3943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11217
-------------------------------------   ----- 
End-of-path arrival time (ps)           11217
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12597  RISE       1
Net_2878/main_1                                         macrocell10     2296   3546  -12597  RISE       1
Net_2878/q                                              macrocell10     3350   6896  -12597  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell8   4321  11217   -3943  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -3834p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14037
-------------------------------------   ----- 
End-of-path arrival time (ps)           14037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6440  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3462   4672  -3834  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8022  -3834  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell4   6015  14037  -3834  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -3696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13899
-------------------------------------   ----- 
End-of-path arrival time (ps)           13899
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6447  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      4633   5843  -3696  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   9193  -3696  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell5   4707  13899  -3696  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -3695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13898
-------------------------------------   ----- 
End-of-path arrival time (ps)           13898
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6447  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      4633   5843  -3696  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   9193  -3696  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell6   4706  13898  -3695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -3314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13517
-------------------------------------   ----- 
End-of-path arrival time (ps)           13517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6440  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3462   4672  -3834  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8022  -3834  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell3   5495  13517  -3314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -3271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10544
-------------------------------------   ----- 
End-of-path arrival time (ps)           10544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell6   4624  10544   -3271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -3028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13232
-------------------------------------   ----- 
End-of-path arrival time (ps)           13232
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6447  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      4633   5843  -3696  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   9193  -3696  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell8   4039  13232  -3028  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2998p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10271
-------------------------------------   ----- 
End-of-path arrival time (ps)           10271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   4351  10271   -2998  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12597  RISE       1
Net_2878/main_1                                         macrocell10     2296   3546  -12597  RISE       1
Net_2878/q                                              macrocell10     3350   6896  -12597  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell6   3076   9972   -2699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9970
-------------------------------------   ---- 
End-of-path arrival time (ps)           9970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12597  RISE       1
Net_2878/main_1                                         macrocell10     2296   3546  -12597  RISE       1
Net_2878/q                                              macrocell10     3350   6896  -12597  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   3075   9970   -2697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -2605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12808
-------------------------------------   ----- 
End-of-path arrival time (ps)           12808
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6447  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      4633   5843  -3696  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   9193  -3696  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell7   3616  12808  -2605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12730
-------------------------------------   ----- 
End-of-path arrival time (ps)           12730
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6440  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3462   4672  -3834  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8022  -3834  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell1   4708  12730  -2526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   3875   9795   -2522  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9671
-------------------------------------   ---- 
End-of-path arrival time (ps)           9671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3751   9671   -2397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1631p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8904
-------------------------------------   ---- 
End-of-path arrival time (ps)           8904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2984   8904   -1631  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8886
-------------------------------------   ---- 
End-of-path arrival time (ps)           8886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2966   8886   -1612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell7   2927   8847   -1573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell8   2927   8847   -1573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -1569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6440  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3462   4672  -3834  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8022  -3834  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell2   3750  11772  -1569  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : -949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13783
-------------------------------------   ----- 
End-of-path arrival time (ps)           13783
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  -6447  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8     4633   5843  -3696  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   9193  -3696  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_1              statusicell2   4590  13783   -949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_138/main_1
Capture Clock  : Net_138/clock_0
Path slack     : -864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10687
-------------------------------------   ----- 
End-of-path arrival time (ps)           10687
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  -12297  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  -12297  RISE       1
Net_138/main_1                                      macrocell22     4767  10687    -864  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_2884/main_1
Capture Clock  : Net_2884/clock_0
Path slack     : 330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9493
-------------------------------------   ---- 
End-of-path arrival time (ps)           9493
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  -12898  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  -12898  RISE       1
Net_2884/main_1                                       macrocell29     3573   9493     330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 553p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                  14925
+ Cycle adjust (CyBUS_CLK(routed):R#1024 vs. Clock_3(routed):R#2)   13333
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      24748

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                        8111
-------------------------------------   ----- 
End-of-path arrival time (ps)           24195
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
Net_2728/clock_0                                        macrocell27      5923  16084  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2728/q                         macrocell27   1250  17334    553  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell25   6861  24195    553  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      4985  14925  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 897p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8926
-------------------------------------   ---- 
End-of-path arrival time (ps)           8926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4412/q                                      macrocell105   1250   1250    897  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell106   7676   8926    897  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 1069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  -6440  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     3462   4672  -3834  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   8022  -3834  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1              statusicell1   3742  11764   1069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : Net_2885/ar_0
Capture Clock  : Net_2885/clock_0
Path slack     : 1221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12112
-------------------------------------   ----- 
End-of-path arrival time (ps)           12112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q  macrocell34   1250   1250  -12597  RISE       1
Net_2878/main_1        macrocell10   2296   3546  -12597  RISE       1
Net_2878/q             macrocell10   3350   6896  -12597  RISE       1
Net_2885/ar_0          macrocell33   5217  12112    1221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_2728/ar_0
Capture Clock  : Net_2728/clock_0
Path slack     : 2054p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                  15862
+ Cycle adjust (CyBUS_CLK(routed):R#1024 vs. Clock_3(routed):R#2)   13333
- Recovery time                                                         0
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      29195

Launch Clock Arrival Time                       0
+ Clock path delay                      16084
+ Data path delay                       11058
-------------------------------------   ----- 
End-of-path arrival time (ps)           27141
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\EdgeDetect_1:last\/clock_0                             macrocell23      5923  16084  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  17334   2054  RISE       1
Net_2795/main_0        macrocell4    2912  20246   2054  RISE       1
Net_2795/q             macrocell4    3350  23596   2054  RISE       1
Net_2728/ar_0          macrocell27   3546  27141   2054  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
Net_2728/clock_0                                       macrocell27      5923  15862  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4023/q
Path End       : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 2138p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4023/clock_0                                           macrocell178        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4023/q                                      macrocell178   1250   1250   2138  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell179   6435   7685   2138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell179        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 2145p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11189
-------------------------------------   ----- 
End-of-path arrival time (ps)           11189
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                             macrocell34    1250   1250  -12597  RISE       1
Net_2878/main_1                                   macrocell10    2296   3546  -12597  RISE       1
Net_2878/q                                        macrocell10    3350   6896  -12597  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/reset  statusicell2   4293  11189    2145  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 2364p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6447  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell7   3699   4909   2364  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 2367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6447  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell8   3697   4907   2367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 2402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6440  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   3661   4871   2402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 2406p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6440  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   3657   4867   2406  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:Sync:genblk1[0]:INST\/out
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 2649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:Sync:genblk1[0]:INST\/out         synccell       1020   1020   2649  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell106   6154   7174   2649  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 3276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                         macrocell33   1250   1250   3276  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell31   5298   6548   3276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 3451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6447  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell6   2613   3823   3451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 3453p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3820
-------------------------------------   ---- 
End-of-path arrival time (ps)           3820
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6447  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   2610   3820   3453  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 3456p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6440  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   2608   3818   3456  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 3460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6440  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   2603   3813   3460  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : \PulseConvert_2:in_sample\/main_0
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 3530p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2884/q                         macrocell29   1250   1250   3530  RISE       1
\PulseConvert_2:in_sample\/main_0  macrocell31   5043   6293   3530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4412/main_0
Capture Clock  : Net_4412/clock_0
Path slack     : 3796p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   3796  RISE       1
Net_4412/main_0                            macrocell105   4778   6028   3796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 3796p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   3796  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0     macrocell107   4778   6028   3796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2884/main_0
Capture Clock  : Net_2884/clock_0
Path slack     : 3981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  -6447  RISE       1
Net_2884/main_0                                                  macrocell29    4633   5843   3981  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 4189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell33   1250   1250   4189  RISE       1
Net_2896/main_1  macrocell30   4384   5634   4189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 4189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                          macrocell33   1250   1250   4189  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell32   4384   5634   4189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2805/main_1
Capture Clock  : Net_2805/clock_0
Path slack     : 4420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250   4420  RISE       1
Net_2805/main_1  macrocell24   4153   5403   4420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 4420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                           macrocell22   1250   1250   4420  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell26   4153   5403   4420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : Net_2896/main_0
Capture Clock  : Net_2896/clock_0
Path slack     : 4445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2884/q       macrocell29   1250   1250   4445  RISE       1
Net_2896/main_0  macrocell30   4129   5379   4445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : \PulseConvert_2:out_sample\/main_0
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 4445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2884/q                          macrocell29   1250   1250   4445  RISE       1
\PulseConvert_2:out_sample\/main_0  macrocell32   4129   5379   4445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_138/main_0
Capture Clock  : Net_138/clock_0
Path slack     : 5151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  -6440  RISE       1
Net_138/main_0                                                 macrocell22    3462   4672   5151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : Net_2896/main_2
Capture Clock  : Net_2896/clock_0
Path slack     : 5161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q  macrocell31   1250   1250   5161  RISE       1
Net_2896/main_2               macrocell30   3413   4663   5161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_3
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 5161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q        macrocell31   1250   1250   5161  RISE       1
\PulseConvert_2:out_sample\/main_3  macrocell32   3413   4663   5161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_3
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5367p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                    9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:out_sample\/q      macrocell32   1250   1250   5367  RISE       1
\PulseConvert_2:in_sample\/main_3  macrocell31   3207   4457   5367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 5677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5677  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clk_en  datapathcell4   4537   5557   5677  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 5680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5677  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clk_en  datapathcell3   4533   5553   5680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4023/main_0
Capture Clock  : Net_4023/clock_0
Path slack     : 5887p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC2_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell179        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell179   1250   1250   5887  RISE       1
Net_4023/main_0                            macrocell178   2686   3936   5887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4023/clock_0                                           macrocell178        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC2_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \OSC2_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 5887p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC2_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell179        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell179   1250   1250   5887  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0     macrocell180   2686   3936   5887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell180        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5895p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell179        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell179   1250   1250   5895  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell179   2678   3928   5895  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell179        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_2
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5946p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q       macrocell31   1250   1250   5946  RISE       1
\PulseConvert_2:in_sample\/main_2  macrocell31   2627   3877   5946  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : Net_2885/main_0
Capture Clock  : Net_2885/clock_0
Path slack     : 5954p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2884/q       macrocell29   1250   1250   3530  RISE       1
Net_2885/main_0  macrocell33   2619   3869   5954  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell106   1250   1250   6059  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell106   2514   3764   6059  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 6061p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                  14925
+ Cycle adjust (CyBUS_CLK(routed):R#1024 vs. Clock_3(routed):R#2)   13333
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      24748

Launch Clock Arrival Time                       0
+ Clock path delay                      15147
+ Data path delay                        3540
-------------------------------------   ----- 
End-of-path arrival time (ps)           18686
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\PulseConvert_1:in_sample\/clock_0                      macrocell25      4985  15147  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell25   1250  16397   6061  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell25   2290  18686   6061  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      4985  14925  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:Sync:genblk1[0]:INST\/out
Path End       : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6533p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3290
-------------------------------------   ---- 
End-of-path arrival time (ps)           3290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_ADC_SAR:Sync:genblk1[0]:INST\/out         synccell       1020   1020   6533  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell179   2270   3290   6533  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell179        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 6711p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5677  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clk_en  datapathcell1   3502   4522   6711  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                synccell       1020   1020   5677  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clk_en  statusicell1   3386   4406   6827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 6827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5677  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clk_en  datapathcell2   3386   4406   6827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC_1/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 7321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3913
-------------------------------------   ---- 
End-of-path arrival time (ps)           3913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC_1/clock                                       synccell            0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_191__SYNC_1/out                                         synccell       1020   1020   7321  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell1   2893   3913   7321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:capture_last\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 7607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3626
-------------------------------------   ---- 
End-of-path arrival time (ps)           3626
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_191__SYNC/out                               synccell      1020   1020   5677  RISE       1
\OSC1_Freq_Timer:TimerUDB:capture_last\/clk_en  macrocell21   2606   3626   7607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:capture_last\/clock_0             macrocell21         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : Net_138/clk_en
Capture Clock  : Net_138/clock_0
Path slack     : 7607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3626
-------------------------------------   ---- 
End-of-path arrival time (ps)           3626
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_191__SYNC/out  synccell      1020   1020   5677  RISE       1
Net_138/clk_en     macrocell22   2606   3626   7607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2728/main_0
Capture Clock  : Net_2728/clock_0
Path slack     : 19729p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          15862
+ Cycle adjust (CyBUS_CLK:R#1024 vs. Clock_3(routed):R#2)   13333
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              25685

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250  19729  RISE       1
Net_2728/main_0  macrocell27   4706   5956  19729  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
Net_2728/clock_0                                       macrocell27      5923  15862  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_3
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 20505p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       15147
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK(routed):R#2)   13333
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           24970

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell26   1250   1250  20505  RISE       1
\PulseConvert_1:in_sample\/main_3  macrocell25   3215   4465  20505  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                          macrocell18      6811   6811  RISE       1
Net_191/q                                               macrocell18      3350  10161  RISE       1
\PulseConvert_1:in_sample\/clock_0                      macrocell25      4985  15147  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 21200p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          14925
+ Cycle adjust (CyBUS_CLK:R#1024 vs. Clock_3(routed):R#2)   13333
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              24748

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                          macrocell22   1250   1250  19729  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell25   2298   3548  21200  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell18      6589   6589  RISE       1
Net_191/q                                              macrocell18      3350   9939  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      4985  14925  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 582274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40883
-------------------------------------   ----- 
End-of-path arrival time (ps)           40883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell129  19848  40883  582274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell129        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 582274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40883
-------------------------------------   ----- 
End-of-path arrival time (ps)           40883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell154  19848  40883  582274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell154        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 582274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40883
-------------------------------------   ----- 
End-of-path arrival time (ps)           40883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell156  19848  40883  582274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell156        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 582274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40883
-------------------------------------   ----- 
End-of-path arrival time (ps)           40883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell158  19848  40883  582274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell158        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 583188p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39968
-------------------------------------   ----- 
End-of-path arrival time (ps)           39968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell128  18934  39968  583188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell128        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 583188p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39968
-------------------------------------   ----- 
End-of-path arrival time (ps)           39968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell139  18934  39968  583188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell139        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 583188p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39968
-------------------------------------   ----- 
End-of-path arrival time (ps)           39968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell151  18934  39968  583188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell151        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 583188p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39968
-------------------------------------   ----- 
End-of-path arrival time (ps)           39968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell170  18934  39968  583188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell170        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 583260p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39896
-------------------------------------   ----- 
End-of-path arrival time (ps)           39896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell123  18861  39896  583260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell123        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 583260p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39896
-------------------------------------   ----- 
End-of-path arrival time (ps)           39896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell125  18861  39896  583260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell125        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 583260p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39896
-------------------------------------   ----- 
End-of-path arrival time (ps)           39896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell127  18861  39896  583260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell127        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 583260p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39896
-------------------------------------   ----- 
End-of-path arrival time (ps)           39896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell159  18861  39896  583260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell159        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 583760p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39397
-------------------------------------   ----- 
End-of-path arrival time (ps)           39397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell122  18362  39397  583760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell122        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 583760p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39397
-------------------------------------   ----- 
End-of-path arrival time (ps)           39397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell148  18362  39397  583760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell148        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 583760p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39397
-------------------------------------   ----- 
End-of-path arrival time (ps)           39397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell150  18362  39397  583760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell150        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 583760p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39397
-------------------------------------   ----- 
End-of-path arrival time (ps)           39397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell165  18362  39397  583760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell165        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 586310p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36846
-------------------------------------   ----- 
End-of-path arrival time (ps)           36846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell133  15811  36846  586310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell133        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 586310p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36846
-------------------------------------   ----- 
End-of-path arrival time (ps)           36846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell164  15811  36846  586310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell164        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 586310p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36846
-------------------------------------   ----- 
End-of-path arrival time (ps)           36846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell171  15811  36846  586310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell171        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 588990p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34166
-------------------------------------   ----- 
End-of-path arrival time (ps)           34166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell124  13131  34166  588990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell124        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 588990p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34166
-------------------------------------   ----- 
End-of-path arrival time (ps)           34166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell142  13131  34166  588990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell142        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 588990p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34166
-------------------------------------   ----- 
End-of-path arrival time (ps)           34166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell143  13131  34166  588990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell143        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 588990p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34166
-------------------------------------   ----- 
End-of-path arrival time (ps)           34166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell147  13131  34166  588990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell147        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 589654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33502
-------------------------------------   ----- 
End-of-path arrival time (ps)           33502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell76  12937  33502  589654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 589654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33502
-------------------------------------   ----- 
End-of-path arrival time (ps)           33502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell88  12937  33502  589654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 589654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33502
-------------------------------------   ----- 
End-of-path arrival time (ps)           33502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell90  12937  33502  589654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 589806p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33351
-------------------------------------   ----- 
End-of-path arrival time (ps)           33351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell51  12786  33351  589806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 589806p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33351
-------------------------------------   ----- 
End-of-path arrival time (ps)           33351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell69  12786  33351  589806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 589806p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33351
-------------------------------------   ----- 
End-of-path arrival time (ps)           33351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell71  12786  33351  589806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 589806p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33351
-------------------------------------   ----- 
End-of-path arrival time (ps)           33351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38    1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell101  12786  33351  589806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 590030p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33126
-------------------------------------   ----- 
End-of-path arrival time (ps)           33126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell59  12561  33126  590030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 590030p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33126
-------------------------------------   ----- 
End-of-path arrival time (ps)           33126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell72  12561  33126  590030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 590030p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33126
-------------------------------------   ----- 
End-of-path arrival time (ps)           33126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell77  12561  33126  590030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 590030p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33126
-------------------------------------   ----- 
End-of-path arrival time (ps)           33126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell83  12561  33126  590030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 590189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32967
-------------------------------------   ----- 
End-of-path arrival time (ps)           32967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell44  12402  32967  590189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 590189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32967
-------------------------------------   ----- 
End-of-path arrival time (ps)           32967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell58  12402  32967  590189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 590189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32967
-------------------------------------   ----- 
End-of-path arrival time (ps)           32967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell67  12402  32967  590189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 590189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32967
-------------------------------------   ----- 
End-of-path arrival time (ps)           32967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38    1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell102  12402  32967  590189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 590229p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32927
-------------------------------------   ----- 
End-of-path arrival time (ps)           32927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell136  11893  32927  590229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell136        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 590229p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32927
-------------------------------------   ----- 
End-of-path arrival time (ps)           32927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell138  11893  32927  590229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell138        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 590229p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32927
-------------------------------------   ----- 
End-of-path arrival time (ps)           32927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell144  11893  32927  590229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell144        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 590229p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32927
-------------------------------------   ----- 
End-of-path arrival time (ps)           32927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell162  11893  32927  590229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell162        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 590371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32786
-------------------------------------   ----- 
End-of-path arrival time (ps)           32786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell68  12220  32786  590371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 590371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32786
-------------------------------------   ----- 
End-of-path arrival time (ps)           32786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell70  12220  32786  590371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 590371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32786
-------------------------------------   ----- 
End-of-path arrival time (ps)           32786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell86  12220  32786  590371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 590371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32786
-------------------------------------   ----- 
End-of-path arrival time (ps)           32786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell94  12220  32786  590371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 590380p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32777
-------------------------------------   ----- 
End-of-path arrival time (ps)           32777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell53  12211  32777  590380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 590380p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32777
-------------------------------------   ----- 
End-of-path arrival time (ps)           32777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell55  12211  32777  590380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 590380p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32777
-------------------------------------   ----- 
End-of-path arrival time (ps)           32777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell57  12211  32777  590380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 590380p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32777
-------------------------------------   ----- 
End-of-path arrival time (ps)           32777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell62  12211  32777  590380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 590552p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32605
-------------------------------------   ----- 
End-of-path arrival time (ps)           32605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell60  12039  32605  590552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 590555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32602
-------------------------------------   ----- 
End-of-path arrival time (ps)           32602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell41  12037  32602  590555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 590555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32602
-------------------------------------   ----- 
End-of-path arrival time (ps)           32602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell50  12037  32602  590555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 590555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32602
-------------------------------------   ----- 
End-of-path arrival time (ps)           32602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell78  12037  32602  590555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 590555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32602
-------------------------------------   ----- 
End-of-path arrival time (ps)           32602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell99  12037  32602  590555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 590607p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32549
-------------------------------------   ----- 
End-of-path arrival time (ps)           32549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell80  11984  32549  590607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 590607p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32549
-------------------------------------   ----- 
End-of-path arrival time (ps)           32549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell85  11984  32549  590607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 590607p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32549
-------------------------------------   ----- 
End-of-path arrival time (ps)           32549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell89  11984  32549  590607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 590607p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32549
-------------------------------------   ----- 
End-of-path arrival time (ps)           32549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell92  11984  32549  590607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 591015p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32142
-------------------------------------   ----- 
End-of-path arrival time (ps)           32142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell74  11576  32142  591015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 591015p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32142
-------------------------------------   ----- 
End-of-path arrival time (ps)           32142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell93  11576  32142  591015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 591015p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32142
-------------------------------------   ----- 
End-of-path arrival time (ps)           32142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell95  11576  32142  591015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 591310p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31846
-------------------------------------   ----- 
End-of-path arrival time (ps)           31846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell61  11281  31846  591310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 591310p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31846
-------------------------------------   ----- 
End-of-path arrival time (ps)           31846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell63  11281  31846  591310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 591310p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31846
-------------------------------------   ----- 
End-of-path arrival time (ps)           31846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell64  11281  31846  591310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 591878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31278
-------------------------------------   ----- 
End-of-path arrival time (ps)           31278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell56  10713  31278  591878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 591878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31278
-------------------------------------   ----- 
End-of-path arrival time (ps)           31278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell79  10713  31278  591878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 591878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31278
-------------------------------------   ----- 
End-of-path arrival time (ps)           31278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell81  10713  31278  591878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 591878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31278
-------------------------------------   ----- 
End-of-path arrival time (ps)           31278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell82  10713  31278  591878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 592575p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30582
-------------------------------------   ----- 
End-of-path arrival time (ps)           30582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell49  10016  30582  592575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 592575p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30582
-------------------------------------   ----- 
End-of-path arrival time (ps)           30582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell91  10016  30582  592575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 592575p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30582
-------------------------------------   ----- 
End-of-path arrival time (ps)           30582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell97  10016  30582  592575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 592730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30427
-------------------------------------   ----- 
End-of-path arrival time (ps)           30427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell119   9392  30427  592730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell119        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 592730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30427
-------------------------------------   ----- 
End-of-path arrival time (ps)           30427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell149   9392  30427  592730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell149        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 592730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30427
-------------------------------------   ----- 
End-of-path arrival time (ps)           30427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell155   9392  30427  592730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell155        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 592730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30427
-------------------------------------   ----- 
End-of-path arrival time (ps)           30427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell157   9392  30427  592730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell157        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 592874p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30283
-------------------------------------   ----- 
End-of-path arrival time (ps)           30283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell46   9717  30283  592874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 592874p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30283
-------------------------------------   ----- 
End-of-path arrival time (ps)           30283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell75   9717  30283  592874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 592874p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30283
-------------------------------------   ----- 
End-of-path arrival time (ps)           30283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38    1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell100   9717  30283  592874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 593311p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29846
-------------------------------------   ----- 
End-of-path arrival time (ps)           29846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell146   8811  29846  593311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell146        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 593311p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29846
-------------------------------------   ----- 
End-of-path arrival time (ps)           29846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell160   8811  29846  593311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell160        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 593311p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29846
-------------------------------------   ----- 
End-of-path arrival time (ps)           29846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell168   8811  29846  593311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell168        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 593311p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29846
-------------------------------------   ----- 
End-of-path arrival time (ps)           29846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell176   8811  29846  593311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell176        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 593475p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29681
-------------------------------------   ----- 
End-of-path arrival time (ps)           29681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell45   9116  29681  593475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 593475p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29681
-------------------------------------   ----- 
End-of-path arrival time (ps)           29681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell84   9116  29681  593475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 593475p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29681
-------------------------------------   ----- 
End-of-path arrival time (ps)           29681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell98   9116  29681  593475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 593475p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29681
-------------------------------------   ----- 
End-of-path arrival time (ps)           29681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38    1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell103   9116  29681  593475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 594340p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28817
-------------------------------------   ----- 
End-of-path arrival time (ps)           28817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell48   8252  28817  594340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 594340p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28817
-------------------------------------   ----- 
End-of-path arrival time (ps)           28817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell54   8252  28817  594340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 594340p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28817
-------------------------------------   ----- 
End-of-path arrival time (ps)           28817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell65   8252  28817  594340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 594340p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28817
-------------------------------------   ----- 
End-of-path arrival time (ps)           28817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38    1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1    10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell104   8252  28817  594340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 594656p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28501
-------------------------------------   ----- 
End-of-path arrival time (ps)           28501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell42   7936  28501  594656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 594656p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28501
-------------------------------------   ----- 
End-of-path arrival time (ps)           28501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell43   7936  28501  594656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 594656p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28501
-------------------------------------   ----- 
End-of-path arrival time (ps)           28501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell73   7936  28501  594656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 594656p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28501
-------------------------------------   ----- 
End-of-path arrival time (ps)           28501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell96   7936  28501  594656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 595604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27553
-------------------------------------   ----- 
End-of-path arrival time (ps)           27553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell115   6518  27553  595604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell115        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 595604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27553
-------------------------------------   ----- 
End-of-path arrival time (ps)           27553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell174   6518  27553  595604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell174        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 595907p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27250
-------------------------------------   ----- 
End-of-path arrival time (ps)           27250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell152   6215  27250  595907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell152        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 595907p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27250
-------------------------------------   ----- 
End-of-path arrival time (ps)           27250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell169   6215  27250  595907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell169        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 595907p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27250
-------------------------------------   ----- 
End-of-path arrival time (ps)           27250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell172   6215  27250  595907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell172        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 596371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26785
-------------------------------------   ----- 
End-of-path arrival time (ps)           26785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell47   6220  26785  596371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 596371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26785
-------------------------------------   ----- 
End-of-path arrival time (ps)           26785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell52   6220  26785  596371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 596371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26785
-------------------------------------   ----- 
End-of-path arrival time (ps)           26785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell66   6220  26785  596371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 596371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26785
-------------------------------------   ----- 
End-of-path arrival time (ps)           26785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell1   10303  11553  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14903  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2312  17215  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  20565  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell87   6220  26785  596371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 596396p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26760
-------------------------------------   ----- 
End-of-path arrival time (ps)           26760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell118   5726  26760  596396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell118        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 596396p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26760
-------------------------------------   ----- 
End-of-path arrival time (ps)           26760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell153   5726  26760  596396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell153        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 596396p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26760
-------------------------------------   ----- 
End-of-path arrival time (ps)           26760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell163   5726  26760  596396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell163        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 596396p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26760
-------------------------------------   ----- 
End-of-path arrival time (ps)           26760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell173   5726  26760  596396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell173        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 596941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26216
-------------------------------------   ----- 
End-of-path arrival time (ps)           26216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell116   5181  26216  596941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell116        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 596941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26216
-------------------------------------   ----- 
End-of-path arrival time (ps)           26216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell117   5181  26216  596941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell117        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 596941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26216
-------------------------------------   ----- 
End-of-path arrival time (ps)           26216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell121   5181  26216  596941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell121        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 597375p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25782
-------------------------------------   ----- 
End-of-path arrival time (ps)           25782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell114   4747  25782  597375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell114        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 597375p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25782
-------------------------------------   ----- 
End-of-path arrival time (ps)           25782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell131   4747  25782  597375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell131        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 597375p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25782
-------------------------------------   ----- 
End-of-path arrival time (ps)           25782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell141   4747  25782  597375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell141        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 597378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25779
-------------------------------------   ----- 
End-of-path arrival time (ps)           25779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell134   4744  25779  597378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell134        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 597378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25779
-------------------------------------   ----- 
End-of-path arrival time (ps)           25779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell137   4744  25779  597378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell137        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 597378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25779
-------------------------------------   ----- 
End-of-path arrival time (ps)           25779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell145   4744  25779  597378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell145        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 597378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25779
-------------------------------------   ----- 
End-of-path arrival time (ps)           25779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell175   4744  25779  597378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell175        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 599032p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24125
-------------------------------------   ----- 
End-of-path arrival time (ps)           24125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell130   3090  24125  599032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell130        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 599032p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24125
-------------------------------------   ----- 
End-of-path arrival time (ps)           24125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell135   3090  24125  599032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell135        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 599032p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24125
-------------------------------------   ----- 
End-of-path arrival time (ps)           24125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell140   3090  24125  599032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell140        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 599036p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24120
-------------------------------------   ----- 
End-of-path arrival time (ps)           24120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell120   3086  24120  599036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell120        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 599036p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24120
-------------------------------------   ----- 
End-of-path arrival time (ps)           24120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell132   3086  24120  599036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell132        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 599036p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24120
-------------------------------------   ----- 
End-of-path arrival time (ps)           24120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell167   3086  24120  599036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell167        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 599036p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24120
-------------------------------------   ----- 
End-of-path arrival time (ps)           24120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell177   3086  24120  599036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell177        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 599162p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23995
-------------------------------------   ----- 
End-of-path arrival time (ps)           23995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell126   2960  23995  599162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell126        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 599162p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23995
-------------------------------------   ----- 
End-of-path arrival time (ps)           23995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell161   2960  23995  599162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell161        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 599162p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23995
-------------------------------------   ----- 
End-of-path arrival time (ps)           23995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell19   10789  12039  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell19    3350  15389  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell16    2296  17685  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell16    3350  21035  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell166   2960  23995  599162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell166        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 602300p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20857
-------------------------------------   ----- 
End-of-path arrival time (ps)           20857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell49  19607  20857  602300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 602300p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20857
-------------------------------------   ----- 
End-of-path arrival time (ps)           20857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell91  19607  20857  602300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 602300p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20857
-------------------------------------   ----- 
End-of-path arrival time (ps)           20857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell97  19607  20857  602300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 602497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20659
-------------------------------------   ----- 
End-of-path arrival time (ps)           20659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell115  19409  20659  602497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell115        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 602497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20659
-------------------------------------   ----- 
End-of-path arrival time (ps)           20659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell174  19409  20659  602497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell174        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 603637p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19519
-------------------------------------   ----- 
End-of-path arrival time (ps)           19519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell74  18269  19519  603637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 603637p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19519
-------------------------------------   ----- 
End-of-path arrival time (ps)           19519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell93  18269  19519  603637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 603637p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19519
-------------------------------------   ----- 
End-of-path arrival time (ps)           19519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell95  18269  19519  603637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 603815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19342
-------------------------------------   ----- 
End-of-path arrival time (ps)           19342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell146  18092  19342  603815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell146        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 603815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19342
-------------------------------------   ----- 
End-of-path arrival time (ps)           19342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell160  18092  19342  603815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell160        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 603815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19342
-------------------------------------   ----- 
End-of-path arrival time (ps)           19342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell168  18092  19342  603815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell168        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 603815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19342
-------------------------------------   ----- 
End-of-path arrival time (ps)           19342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell176  18092  19342  603815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell176        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 604946p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18211
-------------------------------------   ----- 
End-of-path arrival time (ps)           18211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell119  16961  18211  604946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell119        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 604946p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18211
-------------------------------------   ----- 
End-of-path arrival time (ps)           18211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell149  16961  18211  604946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell149        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 604946p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18211
-------------------------------------   ----- 
End-of-path arrival time (ps)           18211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell155  16961  18211  604946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell155        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 604946p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18211
-------------------------------------   ----- 
End-of-path arrival time (ps)           18211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell157  16961  18211  604946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell157        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 605083p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18074
-------------------------------------   ----- 
End-of-path arrival time (ps)           18074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell80  16824  18074  605083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 605083p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18074
-------------------------------------   ----- 
End-of-path arrival time (ps)           18074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell85  16824  18074  605083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 605083p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18074
-------------------------------------   ----- 
End-of-path arrival time (ps)           18074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell89  16824  18074  605083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 605083p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18074
-------------------------------------   ----- 
End-of-path arrival time (ps)           18074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell92  16824  18074  605083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 605636p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17521
-------------------------------------   ----- 
End-of-path arrival time (ps)           17521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell59  16271  17521  605636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 605636p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17521
-------------------------------------   ----- 
End-of-path arrival time (ps)           17521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell72  16271  17521  605636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 605636p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17521
-------------------------------------   ----- 
End-of-path arrival time (ps)           17521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell77  16271  17521  605636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 605636p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17521
-------------------------------------   ----- 
End-of-path arrival time (ps)           17521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell83  16271  17521  605636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 605749p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17407
-------------------------------------   ----- 
End-of-path arrival time (ps)           17407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell129  16157  17407  605749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell129        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 605749p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17407
-------------------------------------   ----- 
End-of-path arrival time (ps)           17407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell154  16157  17407  605749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell154        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 605749p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17407
-------------------------------------   ----- 
End-of-path arrival time (ps)           17407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell156  16157  17407  605749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell156        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 605749p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17407
-------------------------------------   ----- 
End-of-path arrival time (ps)           17407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell158  16157  17407  605749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell158        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 605762p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17394
-------------------------------------   ----- 
End-of-path arrival time (ps)           17394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell123  16144  17394  605762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell123        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 605762p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17394
-------------------------------------   ----- 
End-of-path arrival time (ps)           17394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell125  16144  17394  605762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell125        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 605762p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17394
-------------------------------------   ----- 
End-of-path arrival time (ps)           17394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell127  16144  17394  605762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell127        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 605762p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17394
-------------------------------------   ----- 
End-of-path arrival time (ps)           17394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell159  16144  17394  605762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell159        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 606603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16554
-------------------------------------   ----- 
End-of-path arrival time (ps)           16554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell129  15304  16554  606603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell129        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 606603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16554
-------------------------------------   ----- 
End-of-path arrival time (ps)           16554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell154  15304  16554  606603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell154        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 606603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16554
-------------------------------------   ----- 
End-of-path arrival time (ps)           16554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell156  15304  16554  606603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell156        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16554
-------------------------------------   ----- 
End-of-path arrival time (ps)           16554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell158  15304  16554  606603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell158        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 606621p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16536
-------------------------------------   ----- 
End-of-path arrival time (ps)           16536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell123  15286  16536  606621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell123        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 606621p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16536
-------------------------------------   ----- 
End-of-path arrival time (ps)           16536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell125  15286  16536  606621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell125        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 606621p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16536
-------------------------------------   ----- 
End-of-path arrival time (ps)           16536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell127  15286  16536  606621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell127        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 606621p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16536
-------------------------------------   ----- 
End-of-path arrival time (ps)           16536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell159  15286  16536  606621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell159        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606829p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16328
-------------------------------------   ----- 
End-of-path arrival time (ps)           16328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell128  15078  16328  606829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell128        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 606829p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16328
-------------------------------------   ----- 
End-of-path arrival time (ps)           16328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell139  15078  16328  606829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell139        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 606829p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16328
-------------------------------------   ----- 
End-of-path arrival time (ps)           16328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell151  15078  16328  606829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell151        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 606829p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16328
-------------------------------------   ----- 
End-of-path arrival time (ps)           16328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell170  15078  16328  606829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell170        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606886p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16271
-------------------------------------   ----- 
End-of-path arrival time (ps)           16271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell68  15021  16271  606886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 606886p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16271
-------------------------------------   ----- 
End-of-path arrival time (ps)           16271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell70  15021  16271  606886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 606886p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16271
-------------------------------------   ----- 
End-of-path arrival time (ps)           16271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell86  15021  16271  606886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 606886p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16271
-------------------------------------   ----- 
End-of-path arrival time (ps)           16271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell94  15021  16271  606886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606897p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16259
-------------------------------------   ----- 
End-of-path arrival time (ps)           16259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell53  15009  16259  606897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606897p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16259
-------------------------------------   ----- 
End-of-path arrival time (ps)           16259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell55  15009  16259  606897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606897p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16259
-------------------------------------   ----- 
End-of-path arrival time (ps)           16259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell57  15009  16259  606897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 606897p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16259
-------------------------------------   ----- 
End-of-path arrival time (ps)           16259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell62  15009  16259  606897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607052p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16105
-------------------------------------   ----- 
End-of-path arrival time (ps)           16105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell118  14855  16105  607052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell118        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607052p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16105
-------------------------------------   ----- 
End-of-path arrival time (ps)           16105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell153  14855  16105  607052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell153        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 607052p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16105
-------------------------------------   ----- 
End-of-path arrival time (ps)           16105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell163  14855  16105  607052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell163        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607052p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16105
-------------------------------------   ----- 
End-of-path arrival time (ps)           16105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell173  14855  16105  607052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell173        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 607056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16100
-------------------------------------   ----- 
End-of-path arrival time (ps)           16100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell114  14850  16100  607056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell114        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16100
-------------------------------------   ----- 
End-of-path arrival time (ps)           16100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell131  14850  16100  607056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell131        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16100
-------------------------------------   ----- 
End-of-path arrival time (ps)           16100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell141  14850  16100  607056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell141        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607283p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15874
-------------------------------------   ----- 
End-of-path arrival time (ps)           15874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell136  14624  15874  607283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell136        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607283p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15874
-------------------------------------   ----- 
End-of-path arrival time (ps)           15874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell138  14624  15874  607283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell138        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607283p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15874
-------------------------------------   ----- 
End-of-path arrival time (ps)           15874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell144  14624  15874  607283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell144        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607283p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15874
-------------------------------------   ----- 
End-of-path arrival time (ps)           15874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell162  14624  15874  607283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell162        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15817
-------------------------------------   ----- 
End-of-path arrival time (ps)           15817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell124  14567  15817  607339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell124        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15817
-------------------------------------   ----- 
End-of-path arrival time (ps)           15817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell142  14567  15817  607339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell142        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15817
-------------------------------------   ----- 
End-of-path arrival time (ps)           15817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell143  14567  15817  607339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell143        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15817
-------------------------------------   ----- 
End-of-path arrival time (ps)           15817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell147  14567  15817  607339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell147        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607385p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15772
-------------------------------------   ----- 
End-of-path arrival time (ps)           15772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell122  14522  15772  607385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell122        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607385p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15772
-------------------------------------   ----- 
End-of-path arrival time (ps)           15772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell148  14522  15772  607385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell148        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607385p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15772
-------------------------------------   ----- 
End-of-path arrival time (ps)           15772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell150  14522  15772  607385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell150        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607385p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15772
-------------------------------------   ----- 
End-of-path arrival time (ps)           15772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell165  14522  15772  607385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell165        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607677p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15479
-------------------------------------   ----- 
End-of-path arrival time (ps)           15479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell128  14229  15479  607677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell128        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607677p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15479
-------------------------------------   ----- 
End-of-path arrival time (ps)           15479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell139  14229  15479  607677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell139        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607677p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15479
-------------------------------------   ----- 
End-of-path arrival time (ps)           15479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell151  14229  15479  607677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell151        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607677p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15479
-------------------------------------   ----- 
End-of-path arrival time (ps)           15479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell170  14229  15479  607677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell170        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607695p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15461
-------------------------------------   ----- 
End-of-path arrival time (ps)           15461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell122  14211  15461  607695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell122        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607695p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15461
-------------------------------------   ----- 
End-of-path arrival time (ps)           15461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell148  14211  15461  607695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell148        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607695p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15461
-------------------------------------   ----- 
End-of-path arrival time (ps)           15461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell150  14211  15461  607695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell150        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607695p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15461
-------------------------------------   ----- 
End-of-path arrival time (ps)           15461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell165  14211  15461  607695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell165        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607919p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15238
-------------------------------------   ----- 
End-of-path arrival time (ps)           15238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell68  13988  15238  607919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607919p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15238
-------------------------------------   ----- 
End-of-path arrival time (ps)           15238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell70  13988  15238  607919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607919p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15238
-------------------------------------   ----- 
End-of-path arrival time (ps)           15238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell86  13988  15238  607919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607919p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15238
-------------------------------------   ----- 
End-of-path arrival time (ps)           15238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell94  13988  15238  607919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607932p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15224
-------------------------------------   ----- 
End-of-path arrival time (ps)           15224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell53  13974  15224  607932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607932p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15224
-------------------------------------   ----- 
End-of-path arrival time (ps)           15224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell55  13974  15224  607932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607932p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15224
-------------------------------------   ----- 
End-of-path arrival time (ps)           15224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell57  13974  15224  607932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607932p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15224
-------------------------------------   ----- 
End-of-path arrival time (ps)           15224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell62  13974  15224  607932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15189
-------------------------------------   ----- 
End-of-path arrival time (ps)           15189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell51  13939  15189  607968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15189
-------------------------------------   ----- 
End-of-path arrival time (ps)           15189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell69  13939  15189  607968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15189
-------------------------------------   ----- 
End-of-path arrival time (ps)           15189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell71  13939  15189  607968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15189
-------------------------------------   ----- 
End-of-path arrival time (ps)           15189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell101  13939  15189  607968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608127p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15029
-------------------------------------   ----- 
End-of-path arrival time (ps)           15029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell130  13779  15029  608127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell130        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608127p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15029
-------------------------------------   ----- 
End-of-path arrival time (ps)           15029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell135  13779  15029  608127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell135        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608127p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15029
-------------------------------------   ----- 
End-of-path arrival time (ps)           15029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell140  13779  15029  608127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell140        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608313p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14844
-------------------------------------   ----- 
End-of-path arrival time (ps)           14844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell49  13594  14844  608313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 608313p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14844
-------------------------------------   ----- 
End-of-path arrival time (ps)           14844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell91  13594  14844  608313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608313p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14844
-------------------------------------   ----- 
End-of-path arrival time (ps)           14844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell97  13594  14844  608313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608774p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14383
-------------------------------------   ----- 
End-of-path arrival time (ps)           14383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell47  13133  14383  608774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608774p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14383
-------------------------------------   ----- 
End-of-path arrival time (ps)           14383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell52  13133  14383  608774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608774p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14383
-------------------------------------   ----- 
End-of-path arrival time (ps)           14383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell66  13133  14383  608774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608774p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14383
-------------------------------------   ----- 
End-of-path arrival time (ps)           14383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell87  13133  14383  608774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608863p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14294
-------------------------------------   ----- 
End-of-path arrival time (ps)           14294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell59  13044  14294  608863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608863p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14294
-------------------------------------   ----- 
End-of-path arrival time (ps)           14294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell72  13044  14294  608863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608863p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14294
-------------------------------------   ----- 
End-of-path arrival time (ps)           14294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell77  13044  14294  608863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608863p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14294
-------------------------------------   ----- 
End-of-path arrival time (ps)           14294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell83  13044  14294  608863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609114p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14043
-------------------------------------   ----- 
End-of-path arrival time (ps)           14043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell68  12793  14043  609114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609114p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14043
-------------------------------------   ----- 
End-of-path arrival time (ps)           14043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell70  12793  14043  609114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609114p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14043
-------------------------------------   ----- 
End-of-path arrival time (ps)           14043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell86  12793  14043  609114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609114p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14043
-------------------------------------   ----- 
End-of-path arrival time (ps)           14043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell94  12793  14043  609114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609237p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13920
-------------------------------------   ----- 
End-of-path arrival time (ps)           13920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell80  12670  13920  609237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609237p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13920
-------------------------------------   ----- 
End-of-path arrival time (ps)           13920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell85  12670  13920  609237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609237p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13920
-------------------------------------   ----- 
End-of-path arrival time (ps)           13920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell89  12670  13920  609237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609237p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13920
-------------------------------------   ----- 
End-of-path arrival time (ps)           13920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell92  12670  13920  609237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13818
-------------------------------------   ----- 
End-of-path arrival time (ps)           13818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell45  12568  13818  609339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13818
-------------------------------------   ----- 
End-of-path arrival time (ps)           13818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell84  12568  13818  609339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13818
-------------------------------------   ----- 
End-of-path arrival time (ps)           13818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell98  12568  13818  609339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13818
-------------------------------------   ----- 
End-of-path arrival time (ps)           13818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell103  12568  13818  609339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609441p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13716
-------------------------------------   ----- 
End-of-path arrival time (ps)           13716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell133  12466  13716  609441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell133        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609441p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13716
-------------------------------------   ----- 
End-of-path arrival time (ps)           13716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell164  12466  13716  609441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell164        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609441p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13716
-------------------------------------   ----- 
End-of-path arrival time (ps)           13716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell171  12466  13716  609441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell171        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13712
-------------------------------------   ----- 
End-of-path arrival time (ps)           13712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell80  12462  13712  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13712
-------------------------------------   ----- 
End-of-path arrival time (ps)           13712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell85  12462  13712  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13712
-------------------------------------   ----- 
End-of-path arrival time (ps)           13712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell89  12462  13712  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13712
-------------------------------------   ----- 
End-of-path arrival time (ps)           13712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell92  12462  13712  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609446p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13710
-------------------------------------   ----- 
End-of-path arrival time (ps)           13710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell51  12460  13710  609446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609446p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13710
-------------------------------------   ----- 
End-of-path arrival time (ps)           13710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell69  12460  13710  609446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609446p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13710
-------------------------------------   ----- 
End-of-path arrival time (ps)           13710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell71  12460  13710  609446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609446p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13710
-------------------------------------   ----- 
End-of-path arrival time (ps)           13710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell101  12460  13710  609446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609507p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13649
-------------------------------------   ----- 
End-of-path arrival time (ps)           13649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell126  12399  13649  609507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell126        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609507p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13649
-------------------------------------   ----- 
End-of-path arrival time (ps)           13649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell161  12399  13649  609507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell161        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609507p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13649
-------------------------------------   ----- 
End-of-path arrival time (ps)           13649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell166  12399  13649  609507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell166        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609655p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell53  12252  13502  609655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609655p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell55  12252  13502  609655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609655p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell57  12252  13502  609655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609655p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell62  12252  13502  609655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13375
-------------------------------------   ----- 
End-of-path arrival time (ps)           13375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell74  12125  13375  609782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13375
-------------------------------------   ----- 
End-of-path arrival time (ps)           13375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell93  12125  13375  609782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13375
-------------------------------------   ----- 
End-of-path arrival time (ps)           13375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell95  12125  13375  609782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609868p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13289
-------------------------------------   ----- 
End-of-path arrival time (ps)           13289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell74  12039  13289  609868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609868p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13289
-------------------------------------   ----- 
End-of-path arrival time (ps)           13289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell93  12039  13289  609868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609868p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13289
-------------------------------------   ----- 
End-of-path arrival time (ps)           13289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell95  12039  13289  609868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13248
-------------------------------------   ----- 
End-of-path arrival time (ps)           13248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell80  11998  13248  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13248
-------------------------------------   ----- 
End-of-path arrival time (ps)           13248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell85  11998  13248  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13248
-------------------------------------   ----- 
End-of-path arrival time (ps)           13248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell89  11998  13248  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13248
-------------------------------------   ----- 
End-of-path arrival time (ps)           13248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell92  11998  13248  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13200
-------------------------------------   ----- 
End-of-path arrival time (ps)           13200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell133  11950  13200  609956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell133        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13200
-------------------------------------   ----- 
End-of-path arrival time (ps)           13200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell164  11950  13200  609956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell164        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13200
-------------------------------------   ----- 
End-of-path arrival time (ps)           13200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell171  11950  13200  609956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell171        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610125p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13032
-------------------------------------   ----- 
End-of-path arrival time (ps)           13032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell46  11782  13032  610125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610125p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13032
-------------------------------------   ----- 
End-of-path arrival time (ps)           13032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell75  11782  13032  610125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610125p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13032
-------------------------------------   ----- 
End-of-path arrival time (ps)           13032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell100  11782  13032  610125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12970
-------------------------------------   ----- 
End-of-path arrival time (ps)           12970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell59  11720  12970  610187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12970
-------------------------------------   ----- 
End-of-path arrival time (ps)           12970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell72  11720  12970  610187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12970
-------------------------------------   ----- 
End-of-path arrival time (ps)           12970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell77  11720  12970  610187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12970
-------------------------------------   ----- 
End-of-path arrival time (ps)           12970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell83  11720  12970  610187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610191p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12966
-------------------------------------   ----- 
End-of-path arrival time (ps)           12966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell59  11716  12966  610191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610191p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12966
-------------------------------------   ----- 
End-of-path arrival time (ps)           12966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell72  11716  12966  610191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610191p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12966
-------------------------------------   ----- 
End-of-path arrival time (ps)           12966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell77  11716  12966  610191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610191p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12966
-------------------------------------   ----- 
End-of-path arrival time (ps)           12966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell83  11716  12966  610191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610202p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell74  11704  12954  610202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610202p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell93  11704  12954  610202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610202p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell95  11704  12954  610202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12945
-------------------------------------   ----- 
End-of-path arrival time (ps)           12945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell80  11695  12945  610212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12945
-------------------------------------   ----- 
End-of-path arrival time (ps)           12945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell85  11695  12945  610212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12945
-------------------------------------   ----- 
End-of-path arrival time (ps)           12945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell89  11695  12945  610212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12945
-------------------------------------   ----- 
End-of-path arrival time (ps)           12945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell92  11695  12945  610212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12688
-------------------------------------   ----- 
End-of-path arrival time (ps)           12688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell59  11438  12688  610469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12688
-------------------------------------   ----- 
End-of-path arrival time (ps)           12688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell72  11438  12688  610469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12688
-------------------------------------   ----- 
End-of-path arrival time (ps)           12688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell77  11438  12688  610469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12688
-------------------------------------   ----- 
End-of-path arrival time (ps)           12688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell83  11438  12688  610469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12676
-------------------------------------   ----- 
End-of-path arrival time (ps)           12676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell51  11426  12676  610480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12676
-------------------------------------   ----- 
End-of-path arrival time (ps)           12676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell69  11426  12676  610480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12676
-------------------------------------   ----- 
End-of-path arrival time (ps)           12676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell71  11426  12676  610480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12676
-------------------------------------   ----- 
End-of-path arrival time (ps)           12676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell101  11426  12676  610480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12663
-------------------------------------   ----- 
End-of-path arrival time (ps)           12663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell133  11413  12663  610493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell133        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12663
-------------------------------------   ----- 
End-of-path arrival time (ps)           12663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell164  11413  12663  610493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell164        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12663
-------------------------------------   ----- 
End-of-path arrival time (ps)           12663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell171  11413  12663  610493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell171        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12621
-------------------------------------   ----- 
End-of-path arrival time (ps)           12621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell120  11371  12621  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell120        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12621
-------------------------------------   ----- 
End-of-path arrival time (ps)           12621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell132  11371  12621  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell132        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12621
-------------------------------------   ----- 
End-of-path arrival time (ps)           12621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell167  11371  12621  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell167        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12621
-------------------------------------   ----- 
End-of-path arrival time (ps)           12621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell177  11371  12621  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell177        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610637p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell68  11270  12520  610637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610637p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell70  11270  12520  610637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610637p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell86  11270  12520  610637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610637p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell94  11270  12520  610637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610647p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12510
-------------------------------------   ----- 
End-of-path arrival time (ps)           12510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell53  11260  12510  610647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610647p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12510
-------------------------------------   ----- 
End-of-path arrival time (ps)           12510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell55  11260  12510  610647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610647p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12510
-------------------------------------   ----- 
End-of-path arrival time (ps)           12510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell57  11260  12510  610647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610647p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12510
-------------------------------------   ----- 
End-of-path arrival time (ps)           12510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell62  11260  12510  610647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610665p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12492
-------------------------------------   ----- 
End-of-path arrival time (ps)           12492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell60  11242  12492  610665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12489
-------------------------------------   ----- 
End-of-path arrival time (ps)           12489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell41  11239  12489  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12489
-------------------------------------   ----- 
End-of-path arrival time (ps)           12489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell50  11239  12489  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12489
-------------------------------------   ----- 
End-of-path arrival time (ps)           12489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell78  11239  12489  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12489
-------------------------------------   ----- 
End-of-path arrival time (ps)           12489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell99  11239  12489  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610684p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12473
-------------------------------------   ----- 
End-of-path arrival time (ps)           12473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell76  11223  12473  610684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610684p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12473
-------------------------------------   ----- 
End-of-path arrival time (ps)           12473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell88  11223  12473  610684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610684p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12473
-------------------------------------   ----- 
End-of-path arrival time (ps)           12473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell90  11223  12473  610684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610688p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12469
-------------------------------------   ----- 
End-of-path arrival time (ps)           12469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell44  11219  12469  610688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610688p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12469
-------------------------------------   ----- 
End-of-path arrival time (ps)           12469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell58  11219  12469  610688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610688p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12469
-------------------------------------   ----- 
End-of-path arrival time (ps)           12469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell67  11219  12469  610688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610688p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12469
-------------------------------------   ----- 
End-of-path arrival time (ps)           12469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell102  11219  12469  610688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12243
-------------------------------------   ----- 
End-of-path arrival time (ps)           12243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell74  10993  12243  610914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12243
-------------------------------------   ----- 
End-of-path arrival time (ps)           12243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell93  10993  12243  610914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12243
-------------------------------------   ----- 
End-of-path arrival time (ps)           12243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell95  10993  12243  610914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610989p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12168
-------------------------------------   ----- 
End-of-path arrival time (ps)           12168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell133  10918  12168  610989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell133        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610989p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12168
-------------------------------------   ----- 
End-of-path arrival time (ps)           12168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell164  10918  12168  610989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell164        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610989p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12168
-------------------------------------   ----- 
End-of-path arrival time (ps)           12168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell171  10918  12168  610989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell171        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11959
-------------------------------------   ----- 
End-of-path arrival time (ps)           11959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell118  10709  11959  611197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell118        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11959
-------------------------------------   ----- 
End-of-path arrival time (ps)           11959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell153  10709  11959  611197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell153        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11959
-------------------------------------   ----- 
End-of-path arrival time (ps)           11959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell163  10709  11959  611197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell163        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11959
-------------------------------------   ----- 
End-of-path arrival time (ps)           11959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell173  10709  11959  611197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell173        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611219p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11938
-------------------------------------   ----- 
End-of-path arrival time (ps)           11938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell51  10688  11938  611219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611219p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11938
-------------------------------------   ----- 
End-of-path arrival time (ps)           11938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell69  10688  11938  611219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611219p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11938
-------------------------------------   ----- 
End-of-path arrival time (ps)           11938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell71  10688  11938  611219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611219p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11938
-------------------------------------   ----- 
End-of-path arrival time (ps)           11938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell101  10688  11938  611219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11808
-------------------------------------   ----- 
End-of-path arrival time (ps)           11808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell49  10558  11808  611348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11808
-------------------------------------   ----- 
End-of-path arrival time (ps)           11808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell91  10558  11808  611348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11808
-------------------------------------   ----- 
End-of-path arrival time (ps)           11808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell97  10558  11808  611348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611424p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11732
-------------------------------------   ----- 
End-of-path arrival time (ps)           11732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell49  10482  11732  611424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611424p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11732
-------------------------------------   ----- 
End-of-path arrival time (ps)           11732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell91  10482  11732  611424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611424p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11732
-------------------------------------   ----- 
End-of-path arrival time (ps)           11732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell97  10482  11732  611424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611440p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell124  10467  11717  611440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell124        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611440p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell142  10467  11717  611440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell142        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611440p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell143  10467  11717  611440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell143        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611440p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell147  10467  11717  611440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell147        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611442p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11715
-------------------------------------   ----- 
End-of-path arrival time (ps)           11715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell49  10465  11715  611442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611442p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11715
-------------------------------------   ----- 
End-of-path arrival time (ps)           11715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell91  10465  11715  611442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611442p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11715
-------------------------------------   ----- 
End-of-path arrival time (ps)           11715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell97  10465  11715  611442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611444p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell51  10462  11712  611444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611444p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell69  10462  11712  611444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611444p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell71  10462  11712  611444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611444p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell101  10462  11712  611444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell49  10428  11678  611479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell91  10428  11678  611479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell97  10428  11678  611479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11643
-------------------------------------   ----- 
End-of-path arrival time (ps)           11643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell51  10393  11643  611513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11643
-------------------------------------   ----- 
End-of-path arrival time (ps)           11643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell69  10393  11643  611513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11643
-------------------------------------   ----- 
End-of-path arrival time (ps)           11643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell71  10393  11643  611513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11643
-------------------------------------   ----- 
End-of-path arrival time (ps)           11643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell101  10393  11643  611513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11602
-------------------------------------   ----- 
End-of-path arrival time (ps)           11602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell133  10352  11602  611555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell133        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11602
-------------------------------------   ----- 
End-of-path arrival time (ps)           11602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell164  10352  11602  611555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell164        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611555p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11602
-------------------------------------   ----- 
End-of-path arrival time (ps)           11602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell171  10352  11602  611555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell171        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611754p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell136  10152  11402  611754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell136        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611754p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell138  10152  11402  611754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell138        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611754p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell144  10152  11402  611754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell144        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611754p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell162  10152  11402  611754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell162        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611778p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11379
-------------------------------------   ----- 
End-of-path arrival time (ps)           11379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell48  10129  11379  611778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611778p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11379
-------------------------------------   ----- 
End-of-path arrival time (ps)           11379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell54  10129  11379  611778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611778p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11379
-------------------------------------   ----- 
End-of-path arrival time (ps)           11379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell65  10129  11379  611778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611778p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11379
-------------------------------------   ----- 
End-of-path arrival time (ps)           11379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell104  10129  11379  611778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell133  10124  11374  611783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell133        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell164  10124  11374  611783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell164        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell171  10124  11374  611783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell171        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611864p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11293
-------------------------------------   ----- 
End-of-path arrival time (ps)           11293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell61  10043  11293  611864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611864p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11293
-------------------------------------   ----- 
End-of-path arrival time (ps)           11293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell63  10043  11293  611864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611864p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11293
-------------------------------------   ----- 
End-of-path arrival time (ps)           11293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell64  10043  11293  611864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611867p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell56  10040  11290  611867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611867p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell79  10040  11290  611867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611867p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell81  10040  11290  611867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611867p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell82  10040  11290  611867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11140
-------------------------------------   ----- 
End-of-path arrival time (ps)           11140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell136   9890  11140  612017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell136        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11140
-------------------------------------   ----- 
End-of-path arrival time (ps)           11140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell138   9890  11140  612017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell138        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11140
-------------------------------------   ----- 
End-of-path arrival time (ps)           11140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell144   9890  11140  612017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell144        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11140
-------------------------------------   ----- 
End-of-path arrival time (ps)           11140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell162   9890  11140  612017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell162        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11075
-------------------------------------   ----- 
End-of-path arrival time (ps)           11075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell42   9825  11075  612082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11075
-------------------------------------   ----- 
End-of-path arrival time (ps)           11075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell43   9825  11075  612082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11075
-------------------------------------   ----- 
End-of-path arrival time (ps)           11075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell73   9825  11075  612082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11075
-------------------------------------   ----- 
End-of-path arrival time (ps)           11075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell96   9825  11075  612082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612092p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11065
-------------------------------------   ----- 
End-of-path arrival time (ps)           11065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell61   9815  11065  612092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612092p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11065
-------------------------------------   ----- 
End-of-path arrival time (ps)           11065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell63   9815  11065  612092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612092p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11065
-------------------------------------   ----- 
End-of-path arrival time (ps)           11065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell64   9815  11065  612092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612095p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell56   9811  11061  612095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612095p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell79   9811  11061  612095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612095p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell81   9811  11061  612095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612095p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell82   9811  11061  612095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612108p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell130   9799  11049  612108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell130        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612108p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell135   9799  11049  612108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell135        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612108p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell140   9799  11049  612108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell140        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612123p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11034
-------------------------------------   ----- 
End-of-path arrival time (ps)           11034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell120   9784  11034  612123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell120        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612123p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11034
-------------------------------------   ----- 
End-of-path arrival time (ps)           11034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell132   9784  11034  612123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell132        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612123p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11034
-------------------------------------   ----- 
End-of-path arrival time (ps)           11034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell167   9784  11034  612123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell167        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612123p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11034
-------------------------------------   ----- 
End-of-path arrival time (ps)           11034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell177   9784  11034  612123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell177        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612210p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10947
-------------------------------------   ----- 
End-of-path arrival time (ps)           10947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell129   9697  10947  612210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell129        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612210p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10947
-------------------------------------   ----- 
End-of-path arrival time (ps)           10947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell154   9697  10947  612210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell154        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612210p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10947
-------------------------------------   ----- 
End-of-path arrival time (ps)           10947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell156   9697  10947  612210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell156        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612210p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10947
-------------------------------------   ----- 
End-of-path arrival time (ps)           10947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell158   9697  10947  612210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell158        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell47   9694  10944  612212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell52   9694  10944  612212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell66   9694  10944  612212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell87   9694  10944  612212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell45   9685  10935  612222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell84   9685  10935  612222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell98   9685  10935  612222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell103   9685  10935  612222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612229p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10928
-------------------------------------   ----- 
End-of-path arrival time (ps)           10928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell123   9678  10928  612229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell123        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612229p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10928
-------------------------------------   ----- 
End-of-path arrival time (ps)           10928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell125   9678  10928  612229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell125        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612229p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10928
-------------------------------------   ----- 
End-of-path arrival time (ps)           10928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell127   9678  10928  612229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell127        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612229p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10928
-------------------------------------   ----- 
End-of-path arrival time (ps)           10928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell159   9678  10928  612229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell159        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612246p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell45   9661  10911  612246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612246p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell84   9661  10911  612246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612246p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell98   9661  10911  612246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612246p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell103   9661  10911  612246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612257p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10900
-------------------------------------   ----- 
End-of-path arrival time (ps)           10900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell126   9650  10900  612257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell126        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612257p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10900
-------------------------------------   ----- 
End-of-path arrival time (ps)           10900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell161   9650  10900  612257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell161        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612257p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10900
-------------------------------------   ----- 
End-of-path arrival time (ps)           10900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell166   9650  10900  612257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell166        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612265p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell47   9642  10892  612265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612265p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell52   9642  10892  612265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612265p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell66   9642  10892  612265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612265p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell87   9642  10892  612265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612272p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell136   9635  10885  612272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell136        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612272p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell138   9635  10885  612272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell138        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612272p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell144   9635  10885  612272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell144        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612272p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell162   9635  10885  612272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell162        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612280p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell124   9626  10876  612280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell124        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612280p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell142   9626  10876  612280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell142        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612280p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell143   9626  10876  612280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell143        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612280p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell147   9626  10876  612280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell147        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10827
-------------------------------------   ----- 
End-of-path arrival time (ps)           10827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell124   9577  10827  612330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell124        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10827
-------------------------------------   ----- 
End-of-path arrival time (ps)           10827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell142   9577  10827  612330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell142        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10827
-------------------------------------   ----- 
End-of-path arrival time (ps)           10827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell143   9577  10827  612330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell143        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10827
-------------------------------------   ----- 
End-of-path arrival time (ps)           10827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell147   9577  10827  612330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell147        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612373p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10784
-------------------------------------   ----- 
End-of-path arrival time (ps)           10784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell45   9534  10784  612373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612373p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10784
-------------------------------------   ----- 
End-of-path arrival time (ps)           10784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell84   9534  10784  612373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612373p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10784
-------------------------------------   ----- 
End-of-path arrival time (ps)           10784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell98   9534  10784  612373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612373p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10784
-------------------------------------   ----- 
End-of-path arrival time (ps)           10784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell103   9534  10784  612373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612377p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10780
-------------------------------------   ----- 
End-of-path arrival time (ps)           10780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell129   9530  10780  612377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell129        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612377p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10780
-------------------------------------   ----- 
End-of-path arrival time (ps)           10780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell154   9530  10780  612377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell154        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612377p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10780
-------------------------------------   ----- 
End-of-path arrival time (ps)           10780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell156   9530  10780  612377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell156        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612377p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10780
-------------------------------------   ----- 
End-of-path arrival time (ps)           10780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell158   9530  10780  612377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell158        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612399p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell123   9507  10757  612399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell123        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612399p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell125   9507  10757  612399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell125        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612399p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell127   9507  10757  612399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell127        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612399p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell159   9507  10757  612399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell159        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10731
-------------------------------------   ----- 
End-of-path arrival time (ps)           10731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell47   9481  10731  612425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10731
-------------------------------------   ----- 
End-of-path arrival time (ps)           10731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell52   9481  10731  612425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10731
-------------------------------------   ----- 
End-of-path arrival time (ps)           10731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell66   9481  10731  612425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10731
-------------------------------------   ----- 
End-of-path arrival time (ps)           10731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell87   9481  10731  612425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell129   9455  10705  612452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell129        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell154   9455  10705  612452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell154        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell156   9455  10705  612452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell156        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell158   9455  10705  612452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell158        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 612465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -4060
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10141
-------------------------------------   ----- 
End-of-path arrival time (ps)           10141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1      controlcell4   1210   1210  612465  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:cnt_enable\/main_1      macrocell17    2647   3857  612465  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:cnt_enable\/q           macrocell17    3350   7207  612465  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2934  10141  612465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10691
-------------------------------------   ----- 
End-of-path arrival time (ps)           10691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell123   9441  10691  612465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell123        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10691
-------------------------------------   ----- 
End-of-path arrival time (ps)           10691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell125   9441  10691  612465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell125        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10691
-------------------------------------   ----- 
End-of-path arrival time (ps)           10691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell127   9441  10691  612465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell127        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10691
-------------------------------------   ----- 
End-of-path arrival time (ps)           10691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell159   9441  10691  612465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell159        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10640
-------------------------------------   ----- 
End-of-path arrival time (ps)           10640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell45   9390  10640  612517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10640
-------------------------------------   ----- 
End-of-path arrival time (ps)           10640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell84   9390  10640  612517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10640
-------------------------------------   ----- 
End-of-path arrival time (ps)           10640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell98   9390  10640  612517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10640
-------------------------------------   ----- 
End-of-path arrival time (ps)           10640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell103   9390  10640  612517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612537p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10620
-------------------------------------   ----- 
End-of-path arrival time (ps)           10620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell47   9370  10620  612537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612537p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10620
-------------------------------------   ----- 
End-of-path arrival time (ps)           10620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell52   9370  10620  612537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612537p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10620
-------------------------------------   ----- 
End-of-path arrival time (ps)           10620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell66   9370  10620  612537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612537p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10620
-------------------------------------   ----- 
End-of-path arrival time (ps)           10620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell87   9370  10620  612537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 612624p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -4060
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9982
-------------------------------------   ---- 
End-of-path arrival time (ps)           9982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  612624  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\/main_1      macrocell15    3115   4325  612624  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\/q           macrocell15    3350   7675  612624  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2308   9982  612624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell119   8993  10243  612914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell119        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell149   8993  10243  612914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell149        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell155   8993  10243  612914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell155        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell157   8993  10243  612914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell157        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612934p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10223
-------------------------------------   ----- 
End-of-path arrival time (ps)           10223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell48   8973  10223  612934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612934p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10223
-------------------------------------   ----- 
End-of-path arrival time (ps)           10223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell54   8973  10223  612934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612934p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10223
-------------------------------------   ----- 
End-of-path arrival time (ps)           10223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell65   8973  10223  612934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612934p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10223
-------------------------------------   ----- 
End-of-path arrival time (ps)           10223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell104   8973  10223  612934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612957p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell122   8949  10199  612957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell122        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612957p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell148   8949  10199  612957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell148        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612957p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell150   8949  10199  612957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell150        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612957p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell165   8949  10199  612957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell165        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612990p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10167
-------------------------------------   ----- 
End-of-path arrival time (ps)           10167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell128   8917  10167  612990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell128        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612990p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10167
-------------------------------------   ----- 
End-of-path arrival time (ps)           10167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell139   8917  10167  612990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell139        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612990p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10167
-------------------------------------   ----- 
End-of-path arrival time (ps)           10167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell151   8917  10167  612990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell151        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612990p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10167
-------------------------------------   ----- 
End-of-path arrival time (ps)           10167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell170   8917  10167  612990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell170        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613072p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10084
-------------------------------------   ----- 
End-of-path arrival time (ps)           10084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell122   8834  10084  613072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell122        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613072p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10084
-------------------------------------   ----- 
End-of-path arrival time (ps)           10084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell148   8834  10084  613072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell148        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613072p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10084
-------------------------------------   ----- 
End-of-path arrival time (ps)           10084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell150   8834  10084  613072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell150        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613072p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10084
-------------------------------------   ----- 
End-of-path arrival time (ps)           10084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell165   8834  10084  613072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell165        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell136   8821  10071  613085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell136        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell138   8821  10071  613085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell138        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell144   8821  10071  613085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell144        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell162   8821  10071  613085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell162        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613098p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10059
-------------------------------------   ----- 
End-of-path arrival time (ps)           10059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell124   8809  10059  613098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell124        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613098p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10059
-------------------------------------   ----- 
End-of-path arrival time (ps)           10059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell142   8809  10059  613098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell142        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613098p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10059
-------------------------------------   ----- 
End-of-path arrival time (ps)           10059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell143   8809  10059  613098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell143        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613098p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10059
-------------------------------------   ----- 
End-of-path arrival time (ps)           10059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell147   8809  10059  613098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell147        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613100p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10057
-------------------------------------   ----- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell61   8807  10057  613100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613100p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10057
-------------------------------------   ----- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell63   8807  10057  613100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613100p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10057
-------------------------------------   ----- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell64   8807  10057  613100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613103p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell45   8804  10054  613103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613103p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell84   8804  10054  613103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613103p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell98   8804  10054  613103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613103p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell103   8804  10054  613103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613119p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell47   8788  10038  613119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613119p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell52   8788  10038  613119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613119p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell66   8788  10038  613119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613119p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell87   8788  10038  613119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell122   8679   9929  613227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell122        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell148   8679   9929  613227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell148        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell150   8679   9929  613227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell150        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell165   8679   9929  613227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell165        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613241p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9916
-------------------------------------   ---- 
End-of-path arrival time (ps)           9916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell128   8666   9916  613241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell128        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613241p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9916
-------------------------------------   ---- 
End-of-path arrival time (ps)           9916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell139   8666   9916  613241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell139        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613241p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9916
-------------------------------------   ---- 
End-of-path arrival time (ps)           9916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell151   8666   9916  613241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell151        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613241p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9916
-------------------------------------   ---- 
End-of-path arrival time (ps)           9916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell170   8666   9916  613241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell170        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613321p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell46   8585   9835  613321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613321p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell75   8585   9835  613321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613321p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell100   8585   9835  613321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613324p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell48   8582   9832  613324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613324p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell54   8582   9832  613324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613324p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell65   8582   9832  613324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613324p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell104   8582   9832  613324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613379p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell128   8528   9778  613379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell128        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613379p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell139   8528   9778  613379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell139        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613379p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell151   8528   9778  613379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell151        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613379p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell170   8528   9778  613379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell170        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613456p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell122   8450   9700  613456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell122        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613456p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell148   8450   9700  613456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell148        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613456p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell150   8450   9700  613456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell150        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613456p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell165   8450   9700  613456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell165        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell128   8442   9692  613465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell128        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell139   8442   9692  613465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell139        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell151   8442   9692  613465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell151        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell170   8442   9692  613465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell170        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell146   8416   9666  613491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell146        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell160   8416   9666  613491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell160        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell168   8416   9666  613491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell168        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell176   8416   9666  613491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell176        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613592p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell46   8315   9565  613592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613592p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell75   8315   9565  613592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613592p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell100   8315   9565  613592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613595p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9562
-------------------------------------   ---- 
End-of-path arrival time (ps)           9562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell48   8312   9562  613595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613595p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9562
-------------------------------------   ---- 
End-of-path arrival time (ps)           9562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell54   8312   9562  613595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613595p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9562
-------------------------------------   ---- 
End-of-path arrival time (ps)           9562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell65   8312   9562  613595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613595p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9562
-------------------------------------   ---- 
End-of-path arrival time (ps)           9562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell104   8312   9562  613595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613653p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell146   8253   9503  613653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell146        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613653p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell160   8253   9503  613653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell160        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613653p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell168   8253   9503  613653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell168        0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613653p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell176   8253   9503  613653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell176        0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613663p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9494
-------------------------------------   ---- 
End-of-path arrival time (ps)           9494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell119   8244   9494  613663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell119        0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613663p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9494
-------------------------------------   ---- 
End-of-path arrival time (ps)           9494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell149   8244   9494  613663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell149        0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613663p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9494
-------------------------------------   ---- 
End-of-path arrival time (ps)           9494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell155   8244   9494  613663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell155        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613663p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9494
-------------------------------------   ---- 
End-of-path arrival time (ps)           9494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell157   8244   9494  613663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell157        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613683p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell126   8224   9474  613683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell126        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613683p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell161   8224   9474  613683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell161        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613683p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell166   8224   9474  613683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell166        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613692p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9465
-------------------------------------   ---- 
End-of-path arrival time (ps)           9465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell130   8215   9465  613692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell130        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613692p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9465
-------------------------------------   ---- 
End-of-path arrival time (ps)           9465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell135   8215   9465  613692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell135        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613692p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9465
-------------------------------------   ---- 
End-of-path arrival time (ps)           9465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell140   8215   9465  613692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell140        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9368
-------------------------------------   ---- 
End-of-path arrival time (ps)           9368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell68   8118   9368  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9368
-------------------------------------   ---- 
End-of-path arrival time (ps)           9368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell70   8118   9368  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9368
-------------------------------------   ---- 
End-of-path arrival time (ps)           9368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell86   8118   9368  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613789p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9368
-------------------------------------   ---- 
End-of-path arrival time (ps)           9368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell94   8118   9368  613789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell53   8112   9362  613795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell55   8112   9362  613795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell57   8112   9362  613795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell62   8112   9362  613795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613882p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell123   8024   9274  613882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell123        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613882p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell125   8024   9274  613882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell125        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613882p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell127   8024   9274  613882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell127        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613882p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell159   8024   9274  613882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell159        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell68   8007   9257  613900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell70   8007   9257  613900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell86   8007   9257  613900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell94   8007   9257  613900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613908p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell129   7999   9249  613908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell129        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613908p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell154   7999   9249  613908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell154        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613908p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell156   7999   9249  613908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell156        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613908p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell158   7999   9249  613908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell158        0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell53   7993   9243  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell55   7993   9243  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell57   7993   9243  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell62   7993   9243  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614007p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell146   7900   9150  614007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell146        0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614007p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell160   7900   9150  614007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell160        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614007p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell168   7900   9150  614007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell168        0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614007p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell176   7900   9150  614007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell176        0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614015p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell119   7892   9142  614015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell119        0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614015p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell149   7892   9142  614015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell149        0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614015p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell155   7892   9142  614015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell155        0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614015p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell157   7892   9142  614015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell157        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell46   7794   9044  614112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell75   7794   9044  614112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell100   7794   9044  614112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614149p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9008
-------------------------------------   ---- 
End-of-path arrival time (ps)           9008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell134   7758   9008  614149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell134        0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614149p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9008
-------------------------------------   ---- 
End-of-path arrival time (ps)           9008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell137   7758   9008  614149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell137        0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614149p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9008
-------------------------------------   ---- 
End-of-path arrival time (ps)           9008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell145   7758   9008  614149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell145        0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614149p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9008
-------------------------------------   ---- 
End-of-path arrival time (ps)           9008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell175   7758   9008  614149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell175        0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614157p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9000
-------------------------------------   ---- 
End-of-path arrival time (ps)           9000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell116   7750   9000  614157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell116        0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614157p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9000
-------------------------------------   ---- 
End-of-path arrival time (ps)           9000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell117   7750   9000  614157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell117        0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614157p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9000
-------------------------------------   ---- 
End-of-path arrival time (ps)           9000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell121   7750   9000  614157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell121        0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8978
-------------------------------------   ---- 
End-of-path arrival time (ps)           8978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell46   7728   8978  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8978
-------------------------------------   ---- 
End-of-path arrival time (ps)           8978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell75   7728   8978  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8978
-------------------------------------   ---- 
End-of-path arrival time (ps)           8978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell100   7728   8978  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614186p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell146   7720   8970  614186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell146        0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614186p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell160   7720   8970  614186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell160        0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614186p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell168   7720   8970  614186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell168        0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614186p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell176   7720   8970  614186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell176        0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8967
-------------------------------------   ---- 
End-of-path arrival time (ps)           8967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell130   7717   8967  614189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell130        0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8967
-------------------------------------   ---- 
End-of-path arrival time (ps)           8967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell135   7717   8967  614189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell135        0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8967
-------------------------------------   ---- 
End-of-path arrival time (ps)           8967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell140   7717   8967  614189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell140        0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614278p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell41   7629   8879  614278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614278p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell50   7629   8879  614278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614278p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell78   7629   8879  614278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614278p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell99   7629   8879  614278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614282p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell76   7625   8875  614282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 614282p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell88   7625   8875  614282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614282p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell90   7625   8875  614282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614291p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8866
-------------------------------------   ---- 
End-of-path arrival time (ps)           8866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell44   7616   8866  614291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614291p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8866
-------------------------------------   ---- 
End-of-path arrival time (ps)           8866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell58   7616   8866  614291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614291p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8866
-------------------------------------   ---- 
End-of-path arrival time (ps)           8866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell67   7616   8866  614291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614291p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8866
-------------------------------------   ---- 
End-of-path arrival time (ps)           8866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell102   7616   8866  614291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614644p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell56   7263   8513  614644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614644p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell79   7263   8513  614644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614644p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell81   7263   8513  614644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614644p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell82   7263   8513  614644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614718p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8439
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell42   7189   8439  614718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614718p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8439
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell43   7189   8439  614718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614718p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8439
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell73   7189   8439  614718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 735 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614718p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8439
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell96   7189   8439  614718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 736 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614742p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell119   7164   8414  614742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell119        0      0  RISE       1



++++ Path 737 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614742p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell149   7164   8414  614742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell149        0      0  RISE       1



++++ Path 738 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614742p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell155   7164   8414  614742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell155        0      0  RISE       1



++++ Path 739 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614742p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell157   7164   8414  614742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell157        0      0  RISE       1



++++ Path 740 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614871p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell152   7036   8286  614871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell152        0      0  RISE       1



++++ Path 741 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614871p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell169   7036   8286  614871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell169        0      0  RISE       1



++++ Path 742 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614871p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell172   7036   8286  614871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell172        0      0  RISE       1



++++ Path 743 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell48   7017   8267  614890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 744 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell54   7017   8267  614890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 745 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell65   7017   8267  614890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 746 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell104   7017   8267  614890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 747 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell46   7015   8265  614892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 748 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell75   7015   8265  614892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 749 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell100   7015   8265  614892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 750 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell48   6818   8068  615088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 751 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell54   6818   8068  615088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 752 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell65   6818   8068  615088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 753 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell104   6818   8068  615088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 754 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615095p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell120   6812   8062  615095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell120        0      0  RISE       1



++++ Path 755 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615095p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell132   6812   8062  615095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell132        0      0  RISE       1



++++ Path 756 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615095p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell167   6812   8062  615095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell167        0      0  RISE       1



++++ Path 757 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615095p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell177   6812   8062  615095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell177        0      0  RISE       1



++++ Path 758 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615151p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell126   6756   8006  615151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell126        0      0  RISE       1



++++ Path 759 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615151p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell161   6756   8006  615151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell161        0      0  RISE       1



++++ Path 760 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615151p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell166   6756   8006  615151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell166        0      0  RISE       1



++++ Path 761 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615170p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell120   6737   7987  615170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell120        0      0  RISE       1



++++ Path 762 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615170p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell132   6737   7987  615170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell132        0      0  RISE       1



++++ Path 763 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615170p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell167   6737   7987  615170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell167        0      0  RISE       1



++++ Path 764 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615170p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell177   6737   7987  615170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell177        0      0  RISE       1



++++ Path 765 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615174p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell115   6733   7983  615174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell115        0      0  RISE       1



++++ Path 766 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615174p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell174   6733   7983  615174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell174        0      0  RISE       1



++++ Path 767 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615376p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell152   6530   7780  615376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell152        0      0  RISE       1



++++ Path 768 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615376p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell169   6530   7780  615376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell169        0      0  RISE       1



++++ Path 769 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615376p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell172   6530   7780  615376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell172        0      0  RISE       1



++++ Path 770 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4023/q
Path End       : \OSC2_ADC_SAR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \OSC2_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 615380p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                 -500
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             626167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4023/clock_0                                           macrocell178        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_4023/q                               macrocell178   1250   1250  615380  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:EOCSts\/status_0  statuscell2    9536  10786  615380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell2         0      0  RISE       1



++++ Path 771 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell56   6433   7683  615474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 772 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell79   6433   7683  615474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 773 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell81   6433   7683  615474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 774 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell82   6433   7683  615474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 775 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell42   6417   7667  615490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 776 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell43   6417   7667  615490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 777 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell73   6417   7667  615490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 778 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell96   6417   7667  615490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 779 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615541p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7615
-------------------------------------   ---- 
End-of-path arrival time (ps)           7615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell115   6365   7615  615541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell115        0      0  RISE       1



++++ Path 780 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615541p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7615
-------------------------------------   ---- 
End-of-path arrival time (ps)           7615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell174   6365   7615  615541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell174        0      0  RISE       1



++++ Path 781 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 615768p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  595105  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell37   5449   7389  615768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1



++++ Path 782 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615808p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7349
-------------------------------------   ---- 
End-of-path arrival time (ps)           7349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell114   6099   7349  615808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell114        0      0  RISE       1



++++ Path 783 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615808p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7349
-------------------------------------   ---- 
End-of-path arrival time (ps)           7349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell131   6099   7349  615808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell131        0      0  RISE       1



++++ Path 784 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615808p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7349
-------------------------------------   ---- 
End-of-path arrival time (ps)           7349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell141   6099   7349  615808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell141        0      0  RISE       1



++++ Path 785 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell120   6086   7336  615821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell120        0      0  RISE       1



++++ Path 786 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell132   6086   7336  615821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell132        0      0  RISE       1



++++ Path 787 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell167   6086   7336  615821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell167        0      0  RISE       1



++++ Path 788 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell177   6086   7336  615821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell177        0      0  RISE       1



++++ Path 789 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615853p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell118   6054   7304  615853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell118        0      0  RISE       1



++++ Path 790 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615853p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell153   6054   7304  615853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell153        0      0  RISE       1



++++ Path 791 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615853p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell163   6054   7304  615853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell163        0      0  RISE       1



++++ Path 792 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615853p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell173   6054   7304  615853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell173        0      0  RISE       1



++++ Path 793 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615864p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell114   6043   7293  615864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell114        0      0  RISE       1



++++ Path 794 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615864p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell131   6043   7293  615864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell131        0      0  RISE       1



++++ Path 795 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615864p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell141   6043   7293  615864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell141        0      0  RISE       1



++++ Path 796 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615866p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell134   6040   7290  615866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell134        0      0  RISE       1



++++ Path 797 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615866p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell137   6040   7290  615866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell137        0      0  RISE       1



++++ Path 798 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615866p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell145   6040   7290  615866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell145        0      0  RISE       1



++++ Path 799 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615866p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell175   6040   7290  615866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell175        0      0  RISE       1



++++ Path 800 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell61   6017   7267  615890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 801 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell63   6017   7267  615890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 802 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell64   6017   7267  615890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 803 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615897p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell116   6010   7260  615897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell116        0      0  RISE       1



++++ Path 804 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615897p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell117   6010   7260  615897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell117        0      0  RISE       1



++++ Path 805 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615897p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell121   6010   7260  615897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell121        0      0  RISE       1



++++ Path 806 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615899p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell136   6008   7258  615899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell136        0      0  RISE       1



++++ Path 807 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615899p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell138   6008   7258  615899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell138        0      0  RISE       1



++++ Path 808 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615899p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell144   6008   7258  615899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell144        0      0  RISE       1



++++ Path 809 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615899p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell162   6008   7258  615899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell162        0      0  RISE       1



++++ Path 810 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell124   5994   7244  615913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell124        0      0  RISE       1



++++ Path 811 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell142   5994   7244  615913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell142        0      0  RISE       1



++++ Path 812 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell143   5994   7244  615913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell143        0      0  RISE       1



++++ Path 813 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell147   5994   7244  615913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell147        0      0  RISE       1



++++ Path 814 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 615962p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4   count7cell     1940   1940  587684  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell109   5254   7194  615962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1



++++ Path 815 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616058p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell114   5848   7098  616058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell114        0      0  RISE       1



++++ Path 816 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616058p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell131   5848   7098  616058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell131        0      0  RISE       1



++++ Path 817 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616058p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell141   5848   7098  616058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell141        0      0  RISE       1



++++ Path 818 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616071p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell152   5836   7086  616071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell152        0      0  RISE       1



++++ Path 819 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616071p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell169   5836   7086  616071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell169        0      0  RISE       1



++++ Path 820 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616071p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell172   5836   7086  616071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell172        0      0  RISE       1



++++ Path 821 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616075p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell42   5831   7081  616075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 822 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616075p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell43   5831   7081  616075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 823 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616075p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell73   5831   7081  616075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 824 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616075p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell96   5831   7081  616075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 825 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616078p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell118   5829   7079  616078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell118        0      0  RISE       1



++++ Path 826 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616078p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell153   5829   7079  616078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell153        0      0  RISE       1



++++ Path 827 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616078p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell163   5829   7079  616078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell163        0      0  RISE       1



++++ Path 828 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616078p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell173   5829   7079  616078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell173        0      0  RISE       1



++++ Path 829 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7074
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell116   5824   7074  616082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell116        0      0  RISE       1



++++ Path 830 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7074
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell117   5824   7074  616082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell117        0      0  RISE       1



++++ Path 831 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7074
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell121   5824   7074  616082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell121        0      0  RISE       1



++++ Path 832 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616125p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell60   5782   7032  616125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 833 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616200p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6956
-------------------------------------   ---- 
End-of-path arrival time (ps)           6956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell134   5706   6956  616200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell134        0      0  RISE       1



++++ Path 834 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616200p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6956
-------------------------------------   ---- 
End-of-path arrival time (ps)           6956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell137   5706   6956  616200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell137        0      0  RISE       1



++++ Path 835 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616200p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6956
-------------------------------------   ---- 
End-of-path arrival time (ps)           6956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell145   5706   6956  616200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell145        0      0  RISE       1



++++ Path 836 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616200p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6956
-------------------------------------   ---- 
End-of-path arrival time (ps)           6956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell175   5706   6956  616200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell175        0      0  RISE       1



++++ Path 837 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616251p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell60   5655   6905  616251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 838 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616302p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell152   5605   6855  616302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell152        0      0  RISE       1



++++ Path 839 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616302p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell169   5605   6855  616302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell169        0      0  RISE       1



++++ Path 840 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616302p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell172   5605   6855  616302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell172        0      0  RISE       1



++++ Path 841 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell56   5468   6718  616439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 842 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell79   5468   6718  616439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 843 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell81   5468   6718  616439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 844 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell82   5468   6718  616439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 845 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell116   5439   6689  616467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell116        0      0  RISE       1



++++ Path 846 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell117   5439   6689  616467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell117        0      0  RISE       1



++++ Path 847 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell121   5439   6689  616467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell121        0      0  RISE       1



++++ Path 848 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell115   5278   6528  616629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell115        0      0  RISE       1



++++ Path 849 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell174   5278   6528  616629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell174        0      0  RISE       1



++++ Path 850 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 616649p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  616649  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    6708   7918  616649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 851 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4412/clk_en
Capture Clock  : Net_4412/clock_0
Path slack     : 616649p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  616649  RISE       1
Net_4412/clk_en                            macrocell105   6708   7918  616649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 852 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 616649p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  616649  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en     macrocell107   6708   7918  616649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 853 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell76   5252   6502  616654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 854 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell88   5252   6502  616654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 855 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell90   5252   6502  616654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 856 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 616687p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -5360
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1    controlcell4   1210   1210  612465  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/load  count7cell     3410   4620  616687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 857 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616768p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell130   5139   6389  616768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell130        0      0  RISE       1



++++ Path 858 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616768p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell135   5139   6389  616768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell135        0      0  RISE       1



++++ Path 859 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616768p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell140   5139   6389  616768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell140        0      0  RISE       1



++++ Path 860 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616768p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell126   5139   6389  616768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell126        0      0  RISE       1



++++ Path 861 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616768p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell161   5139   6389  616768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell161        0      0  RISE       1



++++ Path 862 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616768p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell166   5139   6389  616768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell166        0      0  RISE       1



++++ Path 863 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell152   5070   6320  616837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell152        0      0  RISE       1



++++ Path 864 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell169   5070   6320  616837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell169        0      0  RISE       1



++++ Path 865 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell172   5070   6320  616837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell172        0      0  RISE       1



++++ Path 866 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616883p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell134   5023   6273  616883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell134        0      0  RISE       1



++++ Path 867 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616883p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell137   5023   6273  616883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell137        0      0  RISE       1



++++ Path 868 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616883p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell145   5023   6273  616883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell145        0      0  RISE       1



++++ Path 869 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616883p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell175   5023   6273  616883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell175        0      0  RISE       1



++++ Path 870 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell42   5015   6265  616892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 871 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell43   5015   6265  616892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 872 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell73   5015   6265  616892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 873 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell96   5015   6265  616892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 874 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell130   4965   6215  616941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell130        0      0  RISE       1



++++ Path 875 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell135   4965   6215  616941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell135        0      0  RISE       1



++++ Path 876 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell140   4965   6215  616941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell140        0      0  RISE       1



++++ Path 877 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell41   4914   6164  616993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 878 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell50   4914   6164  616993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 879 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell78   4914   6164  616993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 880 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell99   4914   6164  616993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 881 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616994p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6162
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell60   4912   6162  616994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 882 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell146   4910   6160  616997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell146        0      0  RISE       1



++++ Path 883 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell160   4910   6160  616997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell160        0      0  RISE       1



++++ Path 884 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell168   4910   6160  616997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell168        0      0  RISE       1



++++ Path 885 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell176   4910   6160  616997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell176        0      0  RISE       1



++++ Path 886 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 617006p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -5360
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4301
-------------------------------------   ---- 
End-of-path arrival time (ps)           4301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  612624  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/load  count7cell     3091   4301  617006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 887 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 617010p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell119   4896   6146  617010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell119        0      0  RISE       1



++++ Path 888 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 617010p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell149   4896   6146  617010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell149        0      0  RISE       1



++++ Path 889 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 617010p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell155   4896   6146  617010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell155        0      0  RISE       1



++++ Path 890 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 617010p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell111   1250   1250  583959  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell157   4896   6146  617010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell157        0      0  RISE       1



++++ Path 891 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 617020p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell115   4887   6137  617020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell115        0      0  RISE       1



++++ Path 892 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 617020p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell174   4887   6137  617020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell174        0      0  RISE       1



++++ Path 893 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 617034p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell44   4873   6123  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 894 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 617034p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell58   4873   6123  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 895 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 617034p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell67   4873   6123  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 896 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 617034p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell102   4873   6123  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 897 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 617054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell41   4852   6102  617054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 898 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 617054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell50   4852   6102  617054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 899 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 617054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell78   4852   6102  617054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 900 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 617054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  591564  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell99   4852   6102  617054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 901 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 617085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                 -500
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             626167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_4412/q                               macrocell105   1250   1250  617085  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/status_0  statuscell1    7832   9082  617085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 902 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 617197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell61   4710   5960  617197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 903 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 617197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell63   4710   5960  617197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 904 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 617197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  592359  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell64   4710   5960  617197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 905 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 617212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell118   4695   5945  617212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell118        0      0  RISE       1



++++ Path 906 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 617212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell153   4695   5945  617212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell153        0      0  RISE       1



++++ Path 907 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 617212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell163   4695   5945  617212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell163        0      0  RISE       1



++++ Path 908 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 617212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell173   4695   5945  617212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell173        0      0  RISE       1



++++ Path 909 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 617215p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell116   4692   5942  617215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell116        0      0  RISE       1



++++ Path 910 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 617215p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell117   4692   5942  617215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell117        0      0  RISE       1



++++ Path 911 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 617215p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell121   4692   5942  617215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell121        0      0  RISE       1



++++ Path 912 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 617262p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell76   4644   5894  617262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 913 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617262p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell88   4644   5894  617262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 914 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 617262p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell90   4644   5894  617262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 915 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 617296p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell152   4610   5860  617296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell152        0      0  RISE       1



++++ Path 916 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 617296p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell169   4610   5860  617296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell169        0      0  RISE       1



++++ Path 917 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 617296p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell113   1250   1250  585917  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell172   4610   5860  617296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell172        0      0  RISE       1



++++ Path 918 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 617318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell61   4589   5839  617318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 919 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 617318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell63   4589   5839  617318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 920 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 617318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell64   4589   5839  617318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 921 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 617318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell56   4589   5839  617318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 922 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 617318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell79   4589   5839  617318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 923 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 617318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell81   4589   5839  617318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 924 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 617318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell82   4589   5839  617318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 925 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 617343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell42   4563   5813  617343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 926 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 617343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell43   4563   5813  617343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 927 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 617343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell73   4563   5813  617343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 928 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 617343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell96   4563   5813  617343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 929 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 617778p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell44   4129   5379  617778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 930 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 617778p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell58   4129   5379  617778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 931 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 617778p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell67   4129   5379  617778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 932 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 617778p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell102   4129   5379  617778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 933 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 617779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell76   4128   5378  617779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 934 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell88   4128   5378  617779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 935 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 617779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  589654  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell90   4128   5378  617779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 936 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 617794p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell60   4112   5362  617794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 937 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 617852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell114   4054   5304  617852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell114        0      0  RISE       1



++++ Path 938 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 617852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell131   4054   5304  617852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell131        0      0  RISE       1



++++ Path 939 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 617852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell141   4054   5304  617852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell141        0      0  RISE       1



++++ Path 940 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 617859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell134   4048   5298  617859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell134        0      0  RISE       1



++++ Path 941 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 617859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell137   4048   5298  617859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell137        0      0  RISE       1



++++ Path 942 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 617859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell145   4048   5298  617859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell145        0      0  RISE       1



++++ Path 943 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 617859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell108   1250   1250  585437  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell175   4048   5298  617859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell175        0      0  RISE       1



++++ Path 944 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 617919p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell126   3987   5237  617919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell126        0      0  RISE       1



++++ Path 945 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617919p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell161   3987   5237  617919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell161        0      0  RISE       1



++++ Path 946 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 617919p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell166   3987   5237  617919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell166        0      0  RISE       1



++++ Path 947 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 617963p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3   count7cell     1940   1940  588273  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell110   3254   5194  617963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1



++++ Path 948 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 617964p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2   count7cell     1940   1940  588993  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell111   3253   5193  617964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell111        0      0  RISE       1



++++ Path 949 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 617984p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  595147  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell35   3232   5172  617984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1



++++ Path 950 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 617997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  596072  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell39   3220   5160  617997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1



++++ Path 951 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 618011p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell115   3896   5146  618011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell115        0      0  RISE       1



++++ Path 952 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 618011p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell110   1250   1250  582274  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell174   3896   5146  618011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell174        0      0  RISE       1



++++ Path 953 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 618271p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0   count7cell     1940   1940  589478  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell113   2946   4886  618271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell113        0      0  RISE       1



++++ Path 954 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 618305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  596372  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell40   2912   4852  618305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1



++++ Path 955 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 618316p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  595472  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell38   2901   4841  618316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1



++++ Path 956 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 618433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell41   3474   4724  618433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 957 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 618433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell50   3474   4724  618433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 958 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 618433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell78   3474   4724  618433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 959 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 618433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell99   3474   4724  618433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 960 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 618434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell44   3473   4723  618434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 961 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 618434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell58   3473   4723  618434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 962 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 618434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell67   3473   4723  618434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 963 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 618434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  593169  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell102   3473   4723  618434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 964 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 618447p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell76   3460   4710  618447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 965 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 618447p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell88   3460   4710  618447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 966 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 618447p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell90   3460   4710  618447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 967 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 618453p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell60   3454   4704  618453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 968 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 618488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell120   3419   4669  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell120        0      0  RISE       1



++++ Path 969 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 618488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell132   3419   4669  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell132        0      0  RISE       1



++++ Path 970 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 618488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell167   3419   4669  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell167        0      0  RISE       1



++++ Path 971 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 618488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell109        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell109   1250   1250  588655  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell177   3419   4669  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell177        0      0  RISE       1



++++ Path 972 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 618513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell114   3393   4643  618513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell114        0      0  RISE       1



++++ Path 973 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 618513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell131   3393   4643  618513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell131        0      0  RISE       1



++++ Path 974 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 618513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell141   3393   4643  618513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell141        0      0  RISE       1



++++ Path 975 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 618514p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell134   3393   4643  618514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell134        0      0  RISE       1



++++ Path 976 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 618514p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell137   3393   4643  618514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell137        0      0  RISE       1



++++ Path 977 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 618514p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell145   3393   4643  618514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell145        0      0  RISE       1



++++ Path 978 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 618514p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell175   3393   4643  618514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell175        0      0  RISE       1



++++ Path 979 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 618514p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell116   3392   4642  618514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell116        0      0  RISE       1



++++ Path 980 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 618514p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell117   3392   4642  618514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell117        0      0  RISE       1



++++ Path 981 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 618514p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell121   3392   4642  618514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell121        0      0  RISE       1



++++ Path 982 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 618562p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell44   3345   4595  618562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 983 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 618562p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell58   3345   4595  618562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 984 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 618562p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell67   3345   4595  618562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 985 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 618562p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell102   3345   4595  618562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 986 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 618565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell41   3341   4591  618565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 987 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 618565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell50   3341   4591  618565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 988 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 618565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell78   3341   4591  618565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 989 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 618565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  593641  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell99   3341   4591  618565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 990 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 618586p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1   count7cell     1940   1940  589009  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell112   2631   4571  618586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1



++++ Path 991 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 618586p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  594998  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell36   2630   4570  618586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1



++++ Path 992 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 618627p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell74   3280   4530  618627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 993 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 618627p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell93   3280   4530  618627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 994 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 618627p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell95   3280   4530  618627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 995 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 618629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell80   3278   4528  618629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 996 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 618629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell85   3278   4528  618629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 997 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 618629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell89   3278   4528  618629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 998 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 618629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell92   3278   4528  618629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 999 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 618649p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell59   3258   4508  618649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 1000 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 618649p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell72   3258   4508  618649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 1001 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 618649p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell77   3258   4508  618649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 1002 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 618649p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  592088  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell83   3258   4508  618649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 1003 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 618775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell118   3132   4382  618775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell118        0      0  RISE       1



++++ Path 1004 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 618775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell153   3132   4382  618775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell153        0      0  RISE       1



++++ Path 1005 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 618775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell163   3132   4382  618775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell163        0      0  RISE       1



++++ Path 1006 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 618775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell112   1250   1250  587533  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell173   3132   4382  618775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell173        0      0  RISE       1



++++ Path 1007 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 618875p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5   count7cell     1940   1940  588261  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell108   2342   4282  618875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell108        0      0  RISE       1



++++ Path 1008 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC2_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \OSC2_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 618994p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell4   1210   1210  618994  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en      statuscell2    4362   5572  618994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell2         0      0  RISE       1



++++ Path 1009 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4023/clk_en
Capture Clock  : Net_4023/clock_0
Path slack     : 618994p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell4   1210   1210  618994  RISE       1
Net_4023/clk_en                            macrocell178   4362   5572  618994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4023/clock_0                                           macrocell178        0      0  RISE       1



++++ Path 1010 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC2_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \OSC2_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618994p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell4   1210   1210  618994  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en     macrocell180   4362   5572  618994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell180        0      0  RISE       1



++++ Path 1011 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4412/main_1
Capture Clock  : Net_4412/clock_0
Path slack     : 619612p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/q  macrocell107   1250   1250  619612  RISE       1
Net_4412/main_1                    macrocell105   2295   3545  619612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 1012 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4023/main_1
Capture Clock  : Net_4023/clock_0
Path slack     : 619672p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell180        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:nrq_reg\/q  macrocell180   1250   1250  619672  RISE       1
Net_4023/main_1                    macrocell178   2235   3485  619672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4023/clock_0                                           macrocell178        0      0  RISE       1



++++ Path 1013 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 620129p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  616649  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3228   4438  620129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 1014 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 620430p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC2_ADC_SAR_IntClock:R#1 vs. OSC2_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC2_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0      controlcell4   1210   1210  618994  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2926   4136  620430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC2_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 1015 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2805/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7992045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2805/q                          macrocell24   1250   1250  7992045  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell26   3195   4445  7992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 1016 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2896/q
Path End       : \PulseConvert_2:out_sample\/main_2
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7992650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2896/q                          macrocell30   1250   1250  7992650  RISE       1
\PulseConvert_2:out_sample\/main_2  macrocell32   2590   3840  7992650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 1017 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_2805/main_3
Capture Clock  : Net_2805/clock_0
Path slack     : 7992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell26   1250   1250  7992941  RISE       1
Net_2805/main_3                macrocell24   2299   3549  7992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 1018 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_4
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell26   1250   1250  7992941  RISE       1
\PulseConvert_1:out_sample\/main_4  macrocell26   2299   3549  7992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 1019 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_2896/main_3
Capture Clock  : Net_2896/clock_0
Path slack     : 7992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell32   1250   1250  7992949  RISE       1
Net_2896/main_3                macrocell30   2291   3541  7992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 1020 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_4
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q       macrocell32   1250   1250  7992949  RISE       1
\PulseConvert_2:out_sample\/main_4  macrocell32   2291   3541  7992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

