// This is the memory map header file for 'ddc_model'
// Generated by High Level Design Compiler for Intel(R) FPGAs Version 23.3 (Release Build #f9894c94f4) on Thu Jan  9 15:36:33 2025

// This file contains the address of each register in the design, with the block name, 
// read/write mode, and description in the block parameters as comments for each.

// Each section denotes one ModelIP/ModelBus block and is laid out as follows:
// <block name> : <description from block>
// <REGISTER_NAME>_BIT_WIDTH <bit width from block>
// <REGISTER_NAME>_FRAC_WIDTH <frac width from block>
// <REGISTER_NAME>_PRIVATE_SPACE <is the private register space box checked?>
// Then, for each addressable word of the block:
// <REGISTER_NAME>_LSB <LSB of word>
// <REGISTER_NAME>_MSB <MSB of word>
// <REGISTER_NAME>_WIDTH <width of word>
// <REGISTER_NAME> <word address in hex format> <read/write mode>

#define AVALON_BUS_WIDTH 32
#define AVALON_ADDRESS_WIDTH 14
// ddc_model_DUT_DUT_COMPLEX_MIXER1_Complex_NCO : NCO Phase Increment Registers (sin Inversion@MSB cos Inversion@MSB-1)
#define DDC_MODEL_DUT_DUT_COMPLEX_MIXER1_COMPLEX_NCO_BIT_WIDTH 34
#define DDC_MODEL_DUT_DUT_COMPLEX_MIXER1_COMPLEX_NCO_FRAC_WIDTH 0
#define DDC_MODEL_DUT_DUT_COMPLEX_MIXER1_COMPLEX_NCO_PRIVATE_SPACE false
#define DDC_MODEL_DUT_DUT_COMPLEX_MIXER1_COMPLEX_NCO_LSB 0
#define DDC_MODEL_DUT_DUT_COMPLEX_MIXER1_COMPLEX_NCO_MSB 31
#define DDC_MODEL_DUT_DUT_COMPLEX_MIXER1_COMPLEX_NCO_WIDTH 32
#define DDC_MODEL_DUT_DUT_COMPLEX_MIXER1_COMPLEX_NCO_STARTADDR 0x320 // Read/Write 
#define DDC_MODEL_DUT_DUT_COMPLEX_MIXER1_COMPLEX_NCO_LENGTH 4 

// ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im : FIR Coefficient Registers
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_IM_BIT_WIDTH 16
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_IM_FRAC_WIDTH 15
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_IM_PRIVATE_SPACE false
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_IM_LSB 0
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_IM_MSB 15
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_IM_WIDTH 16
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_IM_STARTADDR 0x190 // Read/Write 
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_IM_LENGTH 312 

// ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_re : FIR Coefficient Registers
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_RE_BIT_WIDTH 16
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_RE_FRAC_WIDTH 15
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_RE_PRIVATE_SPACE false
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_RE_LSB 0
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_RE_MSB 15
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_RE_WIDTH 16
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_RE_STARTADDR 0x0 // Read/Write 
#define DDC_MODEL_DUT_DUT_CHAN_FILTER_L1_CHAN_FILTER_CHAN_FILTER_RE_LENGTH 312 

// ddc_model/DUT/RegField : Version_Output
#define DDC_MODEL_DUT_REGFIELD_BIT_WIDTH 32
#define DDC_MODEL_DUT_REGFIELD_FRAC_WIDTH 0
#define DDC_MODEL_DUT_REGFIELD_PRIVATE_SPACE false
#define DDC_MODEL_DUT_REGFIELD_LSB 0
#define DDC_MODEL_DUT_REGFIELD_MSB 31
#define DDC_MODEL_DUT_REGFIELD_WIDTH 32
#define DDC_MODEL_DUT_REGFIELD 0x328 // Read/Write 

