Running: xsim.dir/uart_receiver_tb_time_synth/xsimk -simmode gui -wdb uart_receiver_tb_time_synth.wdb -simrunnum 0 -socket 47107
Design successfully loaded
Design Loading Memory Usage: 34908 KB (Peak: 34908 KB)
Design Loading CPU Usage: 50 ms
Simulation completed
Simulation Memory Usage: 117164 KB (Peak: 182180 KB)
Simulation CPU Usage: 10850 ms
