<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1614764985">
  <File Type="PA-TCL" Name="ALU_1bit.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="ALU_1bit_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="ALU_1bit_reports.tcl"/>
  <File Type="RDS-RDS" Name="ALU_1bit.vds"/>
  <File Type="RDS-UTIL" Name="ALU_1bit_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="ALU_1bit_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="ALU_1bit.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="ALU_1bit_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="ALU_1bit_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/combinational_components.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Vivado/Project_01/Project_01.srcs/sources_1/new/AND_GATE.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Project_01/Project_01.srcs/sources_1/new/AND_GATE.vhd"/>
        <Attr Name="ImportTime" Val="1613554218"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Vivado/Project_6/Project_6.srcs/sources_1/new/FULL_ADDER.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Project_6/Project_6.srcs/sources_1/new/FULL_ADDER.vhd"/>
        <Attr Name="ImportTime" Val="1614161479"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Vivado/Project_7/Project_7.srcs/sources_1/new/MUX4.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Project_7/Project_7.srcs/sources_1/new/MUX4.vhd"/>
        <Attr Name="ImportTime" Val="1614183103"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Vivado/Project_03/Project_03.srcs/sources_1/new/XOR_GATE.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Project_03/Project_03.srcs/sources_1/new/XOR_GATE.vhd"/>
        <Attr Name="ImportTime" Val="1613562609"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALU_1bit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FULL_ADDER.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../Project_6/Project_6.srcs/sources_1/new/FULL_ADDER.vhd"/>
        <Attr Name="ImportTime" Val="1614161479"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FULL_ADDER_tp.vho"/>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ALU_1bit"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
