//RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu \
//RUN:  -emit-llvm -disable-llvm-passes \
//RUN:  -fopenmp -fopenmp-targets=spir64,spir \
//RUN:  -fopenmp-late-outline -fintel-compatibility \
//RUN:  -Werror -Wsource-uses-openmp -o - %s

//RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu \
//RUN:  -emit-llvm-bc -disable-llvm-passes \
//RUN:  -fopenmp -fopenmp-targets=spir64,spir \
//RUN:  -fopenmp-late-outline -fintel-compatibility \
//RUN:  -Werror -Wsource-uses-openmp -o %t_host.bc %s

//RUN: %clang_cc1 -triple spir64 \
//RUN:  -emit-llvm -disable-llvm-passes \
//RUN:  -fopenmp -fopenmp-targets=spir64,spir \
//RUN:  -fopenmp-late-outline -fintel-compatibility \
//RUN:  -fopenmp-is-device -fopenmp-host-ir-file-path %t_host.bc \
//RUN:  -verify -Wsource-uses-openmp -o - %s \
//RUN:  | FileCheck %s

//RUN: %clang_cc1 -triple spir \
//RUN:  -emit-llvm -disable-llvm-passes \
//RUN:  -fopenmp -fopenmp-targets=spir64,spir \
//RUN:  -fopenmp-late-outline -fintel-compatibility \
//RUN:  -fopenmp-is-device -fopenmp-host-ir-file-path %t_host.bc \
//RUN:  -verify -Wsource-uses-openmp -o - %s \
//RUN:  | FileCheck %s
//expected-no-diagnostics

// The CodeGen for combined directives should be the same as the
// non-combined directives.

void bar(int,int,...);

// CHECK-LABEL: foo1
void foo1() {
  int j = 20;
  // CHECK: [[J:%j.*]] = alloca i32,
  // CHECK: [[J_CAST:%[0-9]+]] = addrspacecast i32* [[J]] to i32 addrspace(4)*
  // CHECK: [[OMP_LB:%.omp.lb.*]] = alloca i32,
  // CHECK: [[OMP_LB_CAST:%[0-9]+]] = addrspacecast i32* [[OMP_LB]] to i32 addrspace(4)*
  // CHECK: [[OMP_UB:%.omp.ub.*]] = alloca i32,
  // CHECK: [[OMP_UB_CAST:%[0-9]+]] = addrspacecast i32* [[OMP_UB]] to i32 addrspace(4)*
  // CHECK: [[OMP_IV:%.omp.iv.*]] = alloca i32,
  // CHECK: [[OMP_IV_CAST:%[0-9]+]] = addrspacecast i32* [[OMP_IV]] to i32 addrspace(4)*
  // CHECK: [[I:%i.*]] = alloca i32,
  // CHECK: [[I_CAST:%[0-9]+]] = addrspacecast i32* [[I]] to i32 addrspace(4)*
  // CHECK: store i32 0, i32 addrspace(4)* [[OMP_LB_CAST]],
  // CHECK: store i32 15, i32 addrspace(4)* [[OMP_UB_CAST]],

  // CHECK: [[T0:%[0-9]+]] = call token @llvm.directive.region.entry()
  // CHECK-SAME: "DIR.OMP.TARGET"()
  // CHECK-SAME: "QUAL.OMP.FIRSTPRIVATE"(i32 addrspace(4)* [[J_CAST]]

  // CHECK: [[T1:%[0-9]+]] = call token @llvm.directive.region.entry()
  // CHECK-SAME: "DIR.OMP.PARALLEL.LOOP"()
  // CHECK-SAME: "QUAL.OMP.FIRSTPRIVATE"(i32 addrspace(4)* [[OMP_LB_CAST]]),
  // CHECK-SAME: "QUAL.OMP.NORMALIZED.IV"(i32 addrspace(4)* [[OMP_IV_CAST]]),
  // CHECK-SAME: "QUAL.OMP.NORMALIZED.UB"(i32 addrspace(4)* [[OMP_UB_CAST]]),
  // CHECK-SAME: "QUAL.OMP.SHARED"(i32 addrspace(4)* [[J_CAST]])

  // CHECK: [[T2:%[0-9]+]] = call token @llvm.directive.region.entry()
  // CHECK-SAME: "DIR.OMP.SIMD"()

  // CHECK: [[L1:%[0-9]+]] = load i32, i32 addrspace(4)* [[OMP_IV_CAST]], align 4
  // CHECK-NEXT: [[L2:%[0-9]+]] = load i32, i32 addrspace(4)* [[OMP_UB_CAST]], align 4
  // CHECK-NEXT: icmp sle i32 [[L1]], [[L2]]
  // CHECK: [[L1:%[0-9]+]] = load i32, i32 addrspace(4)* [[OMP_IV_CAST]], align 4
  // CHECK: store i32 {{.*}} i32 addrspace(4)* [[I_CAST]], align 4
  // CHECK: [[L2:%[0-9]+]] = load i32, i32 addrspace(4)* [[I_CAST]], align 4
  // CHECK: [[L3:%[0-9]+]] = load i32, i32 addrspace(4)* [[J_CAST]], align 4
  // CHECK-NEXT: {{call|invoke}} spir_func void {{.*}}bar
  // CHECK-SAME: (i32 43, i32 [[L2]], i32 [[L3]])

#ifdef SPLIT
  #pragma omp target
  #pragma omp parallel for simd
#else
  #pragma omp target parallel for simd
#endif
  for(int i=0;i<16;++i) {
    bar(43,i,j);
  }
  // CHECK: directive.region.exit(token [[T2]]) [ "DIR.OMP.END.SIMD"
  // CHECK: directive.region.exit(token [[T1]]) [ "DIR.OMP.END.PARALLEL.LOOP"
  // CHECK: directive.region.exit(token [[T0]]) [ "DIR.OMP.END.TARGET"
}
