set ::env(PROJECT_NAME) minimips_superscalar
set ::env(DESIGN_TOP) minimips
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/minimips_superscalar/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/minimips_superscalar/rtlminimips.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor