{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 19 12:14:50 2020 " "Info: Processing started: Sat Sep 19 12:14:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PLIS -c PLIS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PLIS -c PLIS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_IN " "Info: Assuming node \"CLK_IN\" is an undefined clock" {  } { { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 128 136 304 144 "CLK_IN" "" } } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK_IN register register block1:inst\|counter:inst2\|tmp\[0\] block1:inst\|counter:inst2\|tmp\[6\] 500.0 MHz Internal " "Info: Clock \"CLK_IN\" Internal fmax is restricted to 500.0 MHz between source register \"block1:inst\|counter:inst2\|tmp\[0\]\" and destination register \"block1:inst\|counter:inst2\|tmp\[6\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.892 ns + Longest register register " "Info: + Longest register to register delay is 0.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns block1:inst\|counter:inst2\|tmp\[0\] 1 REG LCFF_X39_Y19_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y19_N27; Fanout = 3; REG Node = 'block1:inst\|counter:inst2\|tmp\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block1:inst|counter:inst2|tmp[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.309 ns) 0.530 ns block1:inst\|counter:inst2\|Add0~2 2 COMB LCCOMB_X39_Y19_N0 2 " "Info: 2: + IC(0.221 ns) + CELL(0.309 ns) = 0.530 ns; Loc. = LCCOMB_X39_Y19_N0; Fanout = 2; COMB Node = 'block1:inst\|counter:inst2\|Add0~2'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { block1:inst|counter:inst2|tmp[0] block1:inst|counter:inst2|Add0~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.565 ns block1:inst\|counter:inst2\|Add0~6 3 COMB LCCOMB_X39_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.565 ns; Loc. = LCCOMB_X39_Y19_N2; Fanout = 2; COMB Node = 'block1:inst\|counter:inst2\|Add0~6'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { block1:inst|counter:inst2|Add0~2 block1:inst|counter:inst2|Add0~6 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.600 ns block1:inst\|counter:inst2\|Add0~10 4 COMB LCCOMB_X39_Y19_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.600 ns; Loc. = LCCOMB_X39_Y19_N4; Fanout = 2; COMB Node = 'block1:inst\|counter:inst2\|Add0~10'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { block1:inst|counter:inst2|Add0~6 block1:inst|counter:inst2|Add0~10 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.635 ns block1:inst\|counter:inst2\|Add0~14 5 COMB LCCOMB_X39_Y19_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.635 ns; Loc. = LCCOMB_X39_Y19_N6; Fanout = 2; COMB Node = 'block1:inst\|counter:inst2\|Add0~14'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { block1:inst|counter:inst2|Add0~10 block1:inst|counter:inst2|Add0~14 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.670 ns block1:inst\|counter:inst2\|Add0~18 6 COMB LCCOMB_X39_Y19_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.670 ns; Loc. = LCCOMB_X39_Y19_N8; Fanout = 1; COMB Node = 'block1:inst\|counter:inst2\|Add0~18'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { block1:inst|counter:inst2|Add0~14 block1:inst|counter:inst2|Add0~18 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.795 ns block1:inst\|counter:inst2\|Add0~21 7 COMB LCCOMB_X39_Y19_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 0.795 ns; Loc. = LCCOMB_X39_Y19_N10; Fanout = 1; COMB Node = 'block1:inst\|counter:inst2\|Add0~21'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { block1:inst|counter:inst2|Add0~18 block1:inst|counter:inst2|Add0~21 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.892 ns block1:inst\|counter:inst2\|tmp\[6\] 8 REG LCFF_X39_Y19_N11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.097 ns) = 0.892 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 2; REG Node = 'block1:inst\|counter:inst2\|tmp\[6\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { block1:inst|counter:inst2|Add0~21 block1:inst|counter:inst2|tmp[6] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.671 ns ( 75.22 % ) " "Info: Total cell delay = 0.671 ns ( 75.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.221 ns ( 24.78 % ) " "Info: Total interconnect delay = 0.221 ns ( 24.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.892 ns" { block1:inst|counter:inst2|tmp[0] block1:inst|counter:inst2|Add0~2 block1:inst|counter:inst2|Add0~6 block1:inst|counter:inst2|Add0~10 block1:inst|counter:inst2|Add0~14 block1:inst|counter:inst2|Add0~18 block1:inst|counter:inst2|Add0~21 block1:inst|counter:inst2|tmp[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.892 ns" { block1:inst|counter:inst2|tmp[0] {} block1:inst|counter:inst2|Add0~2 {} block1:inst|counter:inst2|Add0~6 {} block1:inst|counter:inst2|Add0~10 {} block1:inst|counter:inst2|Add0~14 {} block1:inst|counter:inst2|Add0~18 {} block1:inst|counter:inst2|Add0~21 {} block1:inst|counter:inst2|tmp[6] {} } { 0.000ns 0.221ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.485 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_IN\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_IN 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 128 136 304 144 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 128 136 304 144 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns block1:inst\|counter:inst2\|tmp\[6\] 3 REG LCFF_X39_Y19_N11 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 2; REG Node = 'block1:inst\|counter:inst2\|tmp\[6\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.288 ns" { CLK_IN~clkctrl block1:inst|counter:inst2|tmp[6] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl block1:inst|counter:inst2|tmp[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} block1:inst|counter:inst2|tmp[6] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.485 ns - Longest register " "Info: - Longest clock path from clock \"CLK_IN\" to source register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_IN 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 128 136 304 144 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 128 136 304 144 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns block1:inst\|counter:inst2\|tmp\[0\] 3 REG LCFF_X39_Y19_N27 3 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X39_Y19_N27; Fanout = 3; REG Node = 'block1:inst\|counter:inst2\|tmp\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.288 ns" { CLK_IN~clkctrl block1:inst|counter:inst2|tmp[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl block1:inst|counter:inst2|tmp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} block1:inst|counter:inst2|tmp[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl block1:inst|counter:inst2|tmp[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} block1:inst|counter:inst2|tmp[6] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl block1:inst|counter:inst2|tmp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} block1:inst|counter:inst2|tmp[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.892 ns" { block1:inst|counter:inst2|tmp[0] block1:inst|counter:inst2|Add0~2 block1:inst|counter:inst2|Add0~6 block1:inst|counter:inst2|Add0~10 block1:inst|counter:inst2|Add0~14 block1:inst|counter:inst2|Add0~18 block1:inst|counter:inst2|Add0~21 block1:inst|counter:inst2|tmp[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.892 ns" { block1:inst|counter:inst2|tmp[0] {} block1:inst|counter:inst2|Add0~2 {} block1:inst|counter:inst2|Add0~6 {} block1:inst|counter:inst2|Add0~10 {} block1:inst|counter:inst2|Add0~14 {} block1:inst|counter:inst2|Add0~18 {} block1:inst|counter:inst2|Add0~21 {} block1:inst|counter:inst2|tmp[6] {} } { 0.000ns 0.221ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl block1:inst|counter:inst2|tmp[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} block1:inst|counter:inst2|tmp[6] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl block1:inst|counter:inst2|tmp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} block1:inst|counter:inst2|tmp[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { block1:inst|counter:inst2|tmp[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { block1:inst|counter:inst2|tmp[6] {} } {  } {  } "" } } { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "block1:inst\|counter:inst2\|tmp\[1\] EN_IN CLK_IN 2.622 ns register " "Info: tsu for register \"block1:inst\|counter:inst2\|tmp\[1\]\" (data pin = \"EN_IN\", clock pin = \"CLK_IN\") is 2.622 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.017 ns + Longest pin register " "Info: + Longest pin to register delay is 5.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns EN_IN 1 PIN PIN_J3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_J3; Fanout = 7; PIN Node = 'EN_IN'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN_IN } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 152 136 304 168 "EN_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.451 ns) + CELL(0.746 ns) 5.017 ns block1:inst\|counter:inst2\|tmp\[1\] 2 REG LCFF_X39_Y19_N1 2 " "Info: 2: + IC(3.451 ns) + CELL(0.746 ns) = 5.017 ns; Loc. = LCFF_X39_Y19_N1; Fanout = 2; REG Node = 'block1:inst\|counter:inst2\|tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.197 ns" { EN_IN block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.566 ns ( 31.21 % ) " "Info: Total cell delay = 1.566 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.451 ns ( 68.79 % ) " "Info: Total interconnect delay = 3.451 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.017 ns" { EN_IN block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "5.017 ns" { EN_IN {} EN_IN~combout {} block1:inst|counter:inst2|tmp[1] {} } { 0.000ns 0.000ns 3.451ns } { 0.000ns 0.820ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.485 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_IN\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_IN 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 128 136 304 144 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 128 136 304 144 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns block1:inst\|counter:inst2\|tmp\[1\] 3 REG LCFF_X39_Y19_N1 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X39_Y19_N1; Fanout = 2; REG Node = 'block1:inst\|counter:inst2\|tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.288 ns" { CLK_IN~clkctrl block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} block1:inst|counter:inst2|tmp[1] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.017 ns" { EN_IN block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "5.017 ns" { EN_IN {} EN_IN~combout {} block1:inst|counter:inst2|tmp[1] {} } { 0.000ns 0.000ns 3.451ns } { 0.000ns 0.820ns 0.746ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} block1:inst|counter:inst2|tmp[1] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_IN OUT switch:inst4\|DOUT 5.046 ns register " "Info: tco from clock \"CLK_IN\" to destination pin \"OUT\" through register \"switch:inst4\|DOUT\" is 5.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.485 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to source register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_IN 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 128 136 304 144 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 128 136 304 144 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns switch:inst4\|DOUT 3 REG LCFF_X39_Y19_N29 1 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X39_Y19_N29; Fanout = 1; REG Node = 'switch:inst4\|DOUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.288 ns" { CLK_IN~clkctrl switch:inst4|DOUT } "NODE_NAME" } } { "switch.vhd" "" { Text "C:/Users/Admin/Desktop/проект/switch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl switch:inst4|DOUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} switch:inst4|DOUT {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "switch.vhd" "" { Text "C:/Users/Admin/Desktop/проект/switch.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.467 ns + Longest register pin " "Info: + Longest register to pin delay is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns switch:inst4\|DOUT 1 REG LCFF_X39_Y19_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y19_N29; Fanout = 1; REG Node = 'switch:inst4\|DOUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switch:inst4|DOUT } "NODE_NAME" } } { "switch.vhd" "" { Text "C:/Users/Admin/Desktop/проект/switch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(2.144 ns) 2.467 ns OUT 2 PIN PIN_J2 0 " "Info: 2: + IC(0.323 ns) + CELL(2.144 ns) = 2.467 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'OUT'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.467 ns" { switch:inst4|DOUT OUT } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 184 672 848 200 "OUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 86.91 % ) " "Info: Total cell delay = 2.144 ns ( 86.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.323 ns ( 13.09 % ) " "Info: Total interconnect delay = 0.323 ns ( 13.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.467 ns" { switch:inst4|DOUT OUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.467 ns" { switch:inst4|DOUT {} OUT {} } { 0.000ns 0.323ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl switch:inst4|DOUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} switch:inst4|DOUT {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.467 ns" { switch:inst4|DOUT OUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.467 ns" { switch:inst4|DOUT {} OUT {} } { 0.000ns 0.323ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "block1:inst\|counter:inst2\|tmp\[1\] EN_IN CLK_IN -2.383 ns register " "Info: th for register \"block1:inst\|counter:inst2\|tmp\[1\]\" (data pin = \"EN_IN\", clock pin = \"CLK_IN\") is -2.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_IN 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 128 136 304 144 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 128 136 304 144 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns block1:inst\|counter:inst2\|tmp\[1\] 3 REG LCFF_X39_Y19_N1 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X39_Y19_N1; Fanout = 2; REG Node = 'block1:inst\|counter:inst2\|tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.288 ns" { CLK_IN~clkctrl block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} block1:inst|counter:inst2|tmp[1] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.017 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns EN_IN 1 PIN PIN_J3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_J3; Fanout = 7; PIN Node = 'EN_IN'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN_IN } "NODE_NAME" } } { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 152 136 304 168 "EN_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.451 ns) + CELL(0.746 ns) 5.017 ns block1:inst\|counter:inst2\|tmp\[1\] 2 REG LCFF_X39_Y19_N1 2 " "Info: 2: + IC(3.451 ns) + CELL(0.746 ns) = 5.017 ns; Loc. = LCFF_X39_Y19_N1; Fanout = 2; REG Node = 'block1:inst\|counter:inst2\|tmp\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.197 ns" { EN_IN block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.566 ns ( 31.21 % ) " "Info: Total cell delay = 1.566 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.451 ns ( 68.79 % ) " "Info: Total interconnect delay = 3.451 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.017 ns" { EN_IN block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "5.017 ns" { EN_IN {} EN_IN~combout {} block1:inst|counter:inst2|tmp[1] {} } { 0.000ns 0.000ns 3.451ns } { 0.000ns 0.820ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK_IN CLK_IN~clkctrl block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} block1:inst|counter:inst2|tmp[1] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.017 ns" { EN_IN block1:inst|counter:inst2|tmp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "5.017 ns" { EN_IN {} EN_IN~combout {} block1:inst|counter:inst2|tmp[1] {} } { 0.000ns 0.000ns 3.451ns } { 0.000ns 0.820ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4385 " "Info: Peak virtual memory: 4385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 19 12:14:50 2020 " "Info: Processing ended: Sat Sep 19 12:14:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
