{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543537094404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543537094922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 18:18:14 2018 " "Processing started: Thu Nov 29 18:18:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543537094922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543537094922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RelojDigital -c RelojDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off RelojDigital -c RelojDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543537094922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543537097622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543537097622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojdigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojdigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelojDigital-rtl " "Found design unit 1: RelojDigital-rtl" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543537116614 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelojDigital " "Found entity 1: RelojDigital" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543537116614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543537116614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RelojDigital " "Elaborating entity \"RelojDigital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543537116701 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk1 RelojDigital.vhd(85) " "VHDL Process Statement warning at RelojDigital.vhd(85): signal \"clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543537116704 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk2 RelojDigital.vhd(100) " "VHDL Process Statement warning at RelojDigital.vhd(100): signal \"clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543537116705 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ajuste_sync RelojDigital.vhd(100) " "VHDL Process Statement warning at RelojDigital.vhd(100): signal \"ajuste_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543537116711 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_a1 RelojDigital.vhd(104) " "VHDL Process Statement warning at RelojDigital.vhd(104): signal \"clk_a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543537116711 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk3 RelojDigital.vhd(114) " "VHDL Process Statement warning at RelojDigital.vhd(114): signal \"clk3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543537116711 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk4 RelojDigital.vhd(125) " "VHDL Process Statement warning at RelojDigital.vhd(125): signal \"clk4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543537116711 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ajuste_sync RelojDigital.vhd(125) " "VHDL Process Statement warning at RelojDigital.vhd(125): signal \"ajuste_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543537116712 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_a2 RelojDigital.vhd(129) " "VHDL Process Statement warning at RelojDigital.vhd(129): signal \"clk_a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543537116712 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk5 RelojDigital.vhd(137) " "VHDL Process Statement warning at RelojDigital.vhd(137): signal \"clk5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543537116712 "|RelojDigital"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_a1 RelojDigital.vhd(56) " "VHDL Process Statement warning at RelojDigital.vhd(56): inferring latch(es) for signal or variable \"clk_a1\", which holds its previous value in one or more paths through the process" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543537116759 "|RelojDigital"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_a2 RelojDigital.vhd(56) " "VHDL Process Statement warning at RelojDigital.vhd(56): inferring latch(es) for signal or variable \"clk_a2\", which holds its previous value in one or more paths through the process" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543537116760 "|RelojDigital"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_a2 RelojDigital.vhd(56) " "Inferred latch for \"clk_a2\" at RelojDigital.vhd(56)" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543537116761 "|RelojDigital"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_a1 RelojDigital.vhd(56) " "Inferred latch for \"clk_a1\" at RelojDigital.vhd(56)" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543537116761 "|RelojDigital"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "RelojDigital.vhd" "" { Text "F:/ProyectoRelojAnalogico/RelojDigital.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543537119058 "|RelojDigital|hex5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543537119058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543537119206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543537121028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543537121028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543537121592 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543537121592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543537121592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543537121592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543537121952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 18:18:41 2018 " "Processing ended: Thu Nov 29 18:18:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543537121952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543537121952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543537121952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543537121952 ""}
