,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/computer,computer,computer,flow_completed,2h23m41s,0h11m39s,7335.600907029478,4.41,3667.800453514739,4.84,3079.82,16175,0,0,0,0,0,0,0,95,0,0,-1,1746426,224433,-120.49,-136.33,-94.46,-92.45,-114.56,-136651.11,-333029.25,-56068.07,-166887.73,-149857.89,1139455316.0,0.02,7.74,9.2,0.03,0.0,-1,9613,14566,639,5519,0,0,0,13351,0,0,0,0,0,0,0,4,4936,5123,42,1528,62046,0,63574,7.431629013079667,134.56,20,AREA 0,5,50,1,153.6,153.18,0.1,0.0,sky130_fd_sc_hd,4,3
