

Implementation tool: Xilinx Vivado v.2019.1.3
Project:             FFT_test_3
Solution:            Array_p
Device target:       xc7z010-clg400-1
Report date:         Mon Nov 09 17:34:49 -0600 2020

#=== Post-Implementation Resource usage ===
SLICE:          778
LUT:           2180
FF:            2096
DSP:             12
BRAM:             2
SRL:              4
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.254
CP achieved post-implementation:    8.628
Timing met
