// Seed: 2755955515
module module_0 (
    id_1
);
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd5
) (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire _id_3;
  wire [~  (  1  ) : -1] id_4;
  wire [id_3 : -1] id_5;
  logic \id_6 ;
  wire id_7;
  module_0 modCall_1 (id_4);
  logic id_8;
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    output wor id_5
);
  wire id_7, id_8;
  logic id_9;
  ;
  always @({-1,
    -1
  }, posedge 1)
  begin : LABEL_0
    $clog2(75);
    ;
  end
  xnor primCall (id_3, id_0, id_4, id_8, id_1, id_9, id_7, id_2);
  module_0 modCall_1 (id_8);
endmodule
