<pragmas>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="355" pragmaType="unroll" parentfunction="scheduler_hls" factor="-1" skip_exit_check="0"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="425" pragmaType="unroll" parentfunction="scheduler_hls" factor="-1" skip_exit_check="0"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="409" pragmaType="unroll" parentfunction="scheduler_hls" factor="-1" skip_exit_check="0"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="176" pragmaType="unroll" parentfunction="scheduler_hls" factor="-1" skip_exit_check="0"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="78" pragmaType="array_partition" parentfunction="scheduler_hls" dim="1" factor="0" mode="complete" dynamic="0" variable="head_ctx_ref"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="82" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE2st"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="84" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE9layer_idx"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="88" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE12attn_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="90" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE9attn_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="92" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE17attn_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="94" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE19concat_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="96" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE20outproj_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="98" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE19resid0_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="100" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE16ln0_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="102" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE19ffn_w1_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="104" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE20ffn_act_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="106" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE19ffn_w2_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="108" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE19resid1_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="110" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE16ln1_compute_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="115" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE15attn_group_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="117" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE9group_idx"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="119" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE16start_head_group"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="125" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE14concat_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="127" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE15outproj_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="129" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE14resid0_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="131" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE11ln0_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="134" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE9ffn_stage"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="136" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE11ffn_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="138" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE14resid1_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="140" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE11ln1_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="142" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE14stream_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="144" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE7wo_tile"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="146" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE11wo_dma_busy"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="148" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE12wo_comp_busy"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="150" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE7w1_tile"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="152" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE11w1_dma_busy"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="154" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE12w1_comp_busy"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="156" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE7w2_tile"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="158" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE11w2_dma_busy"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="160" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbRA4_7HeadCtxS0_S1_S0_S1_bS0_bS0_S_R10SchedStateE12w2_comp_busy"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp" line="405" pragmaType="array_partition" parentfunction="scheduler_hls" dim="1" factor="0" mode="complete" dynamic="0" variable="head_group"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp" line="45" pragmaType="inline" parentfunction="run_single_head" off="1" region="0" recursive="0"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp" line="202" pragmaType="unroll" parentfunction="drive_group_head_phase" factor="-1" skip_exit_check="0"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp" line="197" pragmaType="array_partition" parentfunction="drive_group_head_phase" dim="1" factor="0" mode="complete" dynamic="0" variable="head_ctx_ref"/>
</pragmas>
