{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713341098687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713341098687 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "example1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"example1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713341098690 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1713341098707 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1713341098707 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713341098836 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713341098839 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713341098864 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713341098864 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713341098865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713341098865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713341098865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713341098865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713341098865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713341098865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713341098865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713341098865 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713341098865 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713341098866 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713341098866 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713341098866 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713341098866 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_A8 IOPAD_X46_Y54_N0 " "Can't place multiple pins assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[0\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[0\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[0] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[1\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[1\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[1] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[2\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[2\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[2] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[3\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[3\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[3] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[4\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[4\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[4] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[5\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[5\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[5] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[6\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[6\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[6] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[7\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[7\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[7] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[8\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[8\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[8] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[9\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[9\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[9] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[10\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[10\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[10] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[11\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[11\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[11] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[12\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[12\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[12] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[13\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[13\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[13] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[14\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[14\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[14] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[15\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[15\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[15] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[16\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[16\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[16] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[17\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[17\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[17] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[18\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[18\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[18] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[19\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[19\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[19] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[20\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[20\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[20] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[21\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[21\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[21] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[22\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[22\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[22] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[23\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[23\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[23] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Q\[24\] Pin_A8 IOPAD_X46_Y54_N0 " "Pin Q\[24\] is assigned to pin location Pin_A8 (IOPAD_X46_Y54_N0)" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { Q[24] } } } { "../verilog/clk_divider.v" "" { Text "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/verilog/clk_divider.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/lazz/Uni/Sem2/LD/laborator/lab9/temp/source/fpga/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713341098866 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1713341098866 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713341098867 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1713341098879 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713341098908 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 17 11:04:58 2024 " "Processing ended: Wed Apr 17 11:04:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713341098908 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713341098908 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713341098908 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713341098908 ""}
