# ERROR: No extended dataflow license exists
# do graphicionado_rtl_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /software/quartus-std-18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/atsmith3/cs598jt/final_proj {/home/atsmith3/cs598jt/final_proj/types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:55 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/atsmith3/cs598jt/final_proj" /home/atsmith3/cs598jt/final_proj/types.sv 
# 
# Top level modules:
# 	--none--
# End time: 12:34:55 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/atsmith3/cs598jt/final_proj {/home/atsmith3/cs598jt/final_proj/readSrcProperty.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:56 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/atsmith3/cs598jt/final_proj" /home/atsmith3/cs598jt/final_proj/readSrcProperty.sv 
# -- Compiling package readSrcProperty_sv_unit
# -- Compiling module ReadSrcProperty
# 
# Top level modules:
# 	ReadSrcProperty
# End time: 12:34:56 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/atsmith3/cs598jt/final_proj {/home/atsmith3/cs598jt/final_proj/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:56 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/atsmith3/cs598jt/final_proj" /home/atsmith3/cs598jt/final_proj/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:34:56 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 12:34:56 on Dec 07,2019
# Loading sv_std.std
# Loading work.testbench_sv_unit
# Loading work.tb
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ps
#          5,        10,        20,        30,        40
# 
#         10,         1,         2,         3,         4
# 
#         15,        53,      2345,         1,         0
# 
# ** Error (suppressible): (vsim-PLI-3085) /home/atsmith3/cs598jt/final_proj/testbench.sv(75): $fscanf : Argument 1 is an unknown file descriptor.
#    Time: 31 ps  Iteration: 0  Instance: /tb
run
restart
run
#          5,        10,        20,        30,        40
# 
#         10,         1,         2,         3,         4
# 
#         15,        53,      2345,         1,         0
# 
# ** Error (suppressible): (vsim-PLI-3085) /home/atsmith3/cs598jt/final_proj/testbench.sv(75): $fscanf : Argument 1 is an unknown file descriptor.
#    Time: 31 ps  Iteration: 0  Instance: /tb
# End time: 12:42:22 on Dec 07,2019, Elapsed time: 0:07:26
# Errors: 2, Warnings: 0
