# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:45:46 on Oct 20,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 12:45:46 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:45:54 on Oct 20,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_decode
# -- Compiling architecture rtl of uut_decode
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(51): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(54): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(55): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(56): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 12:45:54 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Optimization canceled
# Load canceled
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:46:15 on Oct 20,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 12:46:16 on Oct 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:46:21 on Oct 20,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 12:46:21 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:46:23 on Oct 20,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 12:46:23 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:46:24 on Oct 20,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_decode
# -- Compiling architecture rtl of uut_decode
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(51): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(54): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(55): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(56): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 12:46:24 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vsim work.uut_fetch
# vsim work.uut_fetch 
# Start time: 12:46:36 on Oct 20,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/fetch_en 0 0
force -freeze sim:/uut_fetch/new_pc_in 32'h00000000 0
run
force -freeze sim:/uut_fetch/fetch_en 1 0
run
quit -sim
# End time: 12:56:39 on Oct 20,2022, Elapsed time: 0:10:03
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:56:47 on Oct 20,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 12:56:47 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uut_fetch
# vsim work.uut_fetch 
# Start time: 12:56:56 on Oct 20,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/uut_fetch_out 0 0
force -freeze sim:/uut_fetch/fetch_en 1 0
force -freeze sim:/uut_fetch/new_pc_in 32'h00000000 0
force -freeze sim:/uut_fetch/fetch_en 0 0
run
force -freeze sim:/uut_fetch/fetch_en 1 0
run
run
run
run
run
run
run
run
run
force -freeze sim:/uut_fetch/uut_fetch_out 1 0
force -freeze sim:/uut_fetch/fetch_en 0 0
run
run
quit -sim
# End time: 13:03:43 on Oct 20,2022, Elapsed time: 0:06:47
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:03:51 on Oct 20,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 13:03:51 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uut_fetch
# vsim work.uut_fetch 
# Start time: 13:03:59 on Oct 20,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 1 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/uut_fetch_out 0 0
force -freeze sim:/uut_fetch/fetch_en 0 0
force -freeze sim:/uut_fetch/new_pc_in 32'h00000004 0
run
force -freeze sim:/uut_fetch/fetch_en 1 0
run
run
run
run
run
run
run
run
run
force -freeze sim:/uut_fetch/fetch_en 0 0
force -freeze sim:/uut_fetch/uut_fetch_out 1 0
run
run
quit -sim
# End time: 13:08:49 on Oct 20,2022, Elapsed time: 0:04:50
# Errors: 0, Warnings: 0
vsim work.uut_decode
# vsim work.uut_decode 
# Start time: 13:08:56 on Oct 20,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_decode(rtl)#1
add wave -position insertpoint sim:/uut_decode/*
force -freeze sim:/uut_decode/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_decode/uut_decode_en 1 0
force -freeze sim:/uut_decode/uut_decode_clr 0 0
force -freeze sim:/uut_decode/rd_address_alu 5'h05 0
force -freeze sim:/uut_decode/rd_address_mem 5'h06 0
force -freeze sim:/uut_decode/instruction 32'h00800293 0
force -freeze sim:/uut_decode/pc_in 32'h00000004 0
force -freeze sim:/uut_decode/pc4_in 32'h00000008 0
run
run
quit -sim
# End time: 14:08:45 on Oct 20,2022, Elapsed time: 0:59:49
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:08:50 on Oct 20,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity uut_decode
# -- Compiling architecture rtl of uut_decode
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(54): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(55): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(56): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(57): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 14:08:50 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:09:00 on Oct 20,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_register
# -- Compiling architecture rtl of uut_register
# End time: 14:09:00 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uut_decode
# vsim work.uut_decode 
# Start time: 14:09:11 on Oct 20,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.uut_decode(rtl)#1
add wave -position insertpoint sim:/uut_decode/*
force -freeze sim:/uut_decode/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_decode/uut_decode_en 1 0
force -freeze sim:/uut_decode/uut_decode_clr 0 0
force -freeze sim:/uut_decode/uut_decode_out 0 0
force -freeze sim:/uut_decode/rd_address_alu 5'h05 0
force -freeze sim:/uut_decode/rd_address_mem 5'h06 0
force -freeze sim:/uut_decode/instruction 32'h00800293 0
force -freeze sim:/uut_decode/pc_in 32'h00000004 0
force -freeze sim:/uut_decode/pc4_in 32'h00000008 0
run
run
force -freeze sim:/uut_decode/uut_decode_out 1 0
run
run
quit -sim
# End time: 14:11:45 on Oct 20,2022, Elapsed time: 0:02:34
# Errors: 0, Warnings: 0
vsim work.uut_register
# vsim work.uut_register 
# Start time: 14:11:55 on Oct 20,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_register(rtl)#1
add wave -position insertpoint sim:/uut_register/*
force -freeze sim:/uut_register/uut_register_re_en 0 0
force -freeze sim:/uut_register/uut_register_wb_en 1 0
force -freeze sim:/uut_register/wb_en 1 0
force -freeze sim:/uut_register/wb_selector 2'h0 0
force -freeze sim:/uut_register/rd_address 5'h07 0
force -freeze sim:/uut_register/rs2_address 5'h08 0
force -freeze sim:/uut_register/rs1_address 5'h00 0
force -freeze sim:/uut_register/alu_output 32'h12345678 0
force -freeze sim:/uut_register/loaded_data 32'h01234567 0
force -freeze sim:/uut_register/pc4 32'00123456 0
# Invalid radix for based number: 0.
# ** UI-Msg: (vsim-4011) Invalid force value: 32'00123456 0.
# 
force -freeze sim:/uut_register/pc4 32'h00123456 0
force -freeze sim:/uut_register/clk 1 0, 0 {50 ns} -r 100
run
force -freeze sim:/uut_register/uut_register_wb_en 0 0
force -freeze sim:/uut_register/uut_register_re_en 1 0
run
run
quit -sim
# End time: 14:15:13 on Oct 20,2022, Elapsed time: 0:03:18
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:41:33 on Oct 20,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_register
# -- Compiling architecture rtl of uut_register
# End time: 14:41:33 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uut_register
# vsim work.uut_register 
# Start time: 14:41:47 on Oct 20,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_register(rtl)#1
add wave -position insertpoint sim:/uut_register/*
force -freeze sim:/uut_register/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_register/uut_register_re_en 0 0
force -freeze sim:/uut_register/uut_register_wb_en 1 0
force -freeze sim:/uut_register/uut_register_clr 0 0
force -freeze sim:/uut_register/uut_register_out 0 0
force -freeze sim:/uut_register/wb_en 1 0
force -freeze sim:/uut_register/wb_selector 2'h1 0
force -freeze sim:/uut_register/rd_address 5'h07 0
force -freeze sim:/uut_register/rs2_address 5'h08 0
force -freeze sim:/uut_register/rs1_address 5'h01 0
force -freeze sim:/uut_register/alu_output 32'h12345678 0
force -freeze sim:/uut_register/loaded_data 32'h01234567 0
force -freeze sim:/uut_register/pc4 32'h00123456 0
run
force -freeze sim:/uut_register/uut_register_re_en 1 0
force -freeze sim:/uut_register/uut_register_out 1 0
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
force -freeze sim:/uut_register/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_register/uut_register_re_en 0 0
force -freeze sim:/uut_register/uut_register_wb_en 1 0
force -freeze sim:/uut_register/uut_register_clr 0 0
force -freeze sim:/uut_register/uut_register_out 0 0
force -freeze sim:/uut_register/wb_en 1 0
force -freeze sim:/uut_register/wb_selector 2'h1 0
force -freeze sim:/uut_register/rd_address 5'h07 0
force -freeze sim:/uut_register/rs2_address 5'h08 0
force -freeze sim:/uut_register/rs1_address 5'h01 0
force -freeze sim:/uut_register/alu_output 32'h12345678 0
force -freeze sim:/uut_register/loaded_data 32'h01234567 0
force -freeze sim:/uut_register/pc4 32'h00123456 0
run
force -freeze sim:/uut_register/uut_register_re_en 1 0
force -freeze sim:/uut_register/uut_register_wb_en 0 0
force -freeze sim:/uut_register/uut_register_out 1 0
run
run
# End time: 14:46:58 on Oct 20,2022, Elapsed time: 0:05:11
# Errors: 0, Warnings: 0
