================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Nov 09 20:56:29 +0530 2022
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         gp5
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1209
FF:               1512
DSP:              25
BRAM:             0
URAM:             0
SRL:              48


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 7.458       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+----------------+
| Name                                | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl    | Latency | Variable | Source         |
+-------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+----------------+
| inst                                | 1209 | 1512 | 25  |      |      |     |        |         |         |          |                |
|   (inst)                            | 17   | 367  |     |      |      |     |        |         |         |          |                |
|   dadd_64ns_64ns_64_7_full_dsp_1_U4 | 774  | 572  | 3   |      |      |     |        |         |         |          |                |
|     bind_op dadd                    |      |      |     |      |      |     |        | fulldsp | 6       | add      | ../core.cpp:23 |
|     bind_op dadd                    |      |      |     |      |      |     |        | fulldsp | 6       | add7     | ../core.cpp:23 |
|     bind_op dadd                    |      |      |     |      |      |     |        | fulldsp | 6       | add1     | ../core.cpp:23 |
|     bind_op dadd                    |      |      |     |      |      |     |        | fulldsp | 6       | add2     | ../core.cpp:23 |
|     bind_op dadd                    |      |      |     |      |      |     |        | fulldsp | 6       | sub      | ../core.cpp:23 |
|   dmul_64ns_64ns_64_7_max_dsp_1_U5  | 108  | 230  | 11  |      |      |     |        |         |         |          |                |
|     bind_op dmul                    |      |      |     |      |      |     |        | maxdsp  | 6       | mul      | ../core.cpp:23 |
|     bind_op dmul                    |      |      |     |      |      |     |        | maxdsp  | 6       | mul6     | ../core.cpp:23 |
|     bind_op dmul                    |      |      |     |      |      |     |        | maxdsp  | 6       | mul1     | ../core.cpp:23 |
|     bind_op dmul                    |      |      |     |      |      |     |        | maxdsp  | 6       | mul2     | ../core.cpp:23 |
|   dmul_64ns_64ns_64_7_max_dsp_1_U6  | 100  | 215  | 11  |      |      |     |        |         |         |          |                |
|     bind_op dmul                    |      |      |     |      |      |     |        | maxdsp  | 6       | mul3     | ../core.cpp:23 |
|   fpext_32ns_64_2_no_dsp_1_U2       | 99   | 32   |     |      |      |     |        |         |         |          |                |
|     (fpext_32ns_64_2_no_dsp_1_U2)   | 32   | 32   |     |      |      |     |        |         |         |          |                |
|   fpext_32ns_64_2_no_dsp_1_U3       | 67   | 32   |     |      |      |     |        |         |         |          |                |
|     (fpext_32ns_64_2_no_dsp_1_U3)   |      | 32   |     |      |      |     |        |         |         |          |                |
|   fptrunc_64ns_32_2_no_dsp_1_U1     | 44   | 64   |     |      |      |     |        |         |         |          |                |
|     (fptrunc_64ns_32_2_no_dsp_1_U1) |      | 64   |     |      |      |     |        |         |         |          |                |
+-------------------------------------+------+------+-----+------+------+-----+--------+---------+---------+----------+----------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.27%  | OK     |
| FD                                                        | 50%       | 1.42%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.28%  | OK     |
| MUXF7                                                     | 15%       | 0.06%  | OK     |
| DSP                                                       | 80%       | 11.36% | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 11.36% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 17     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                      | ENDPOINT PIN                                                                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                     |                                                                               |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.542 | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D  |            7 |          7 |          7.483 |          4.801 |        2.682 |
| Path2 | 2.623 | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D |            7 |          7 |          7.402 |          4.720 |        2.682 |
| Path3 | 2.647 | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D  |            7 |          7 |          7.378 |          4.696 |        2.682 |
| Path4 | 2.659 | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D  |            6 |          7 |          7.366 |          4.684 |        2.682 |
| Path5 | 2.665 | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D  |            6 |          7 |          7.360 |          4.678 |        2.682 |
+-------+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]                           | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0                    | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4 | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP                          | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6                                              | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1                                          | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1                                          | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1                                         | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]                                                                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]                           | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0                    | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4 | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP                          | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6                                              | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1                                          | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1                                          | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1                                         | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]                                                                 | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]                           | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0                    | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4 | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP                          | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6                                              | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1                                          | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1                                          | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1                                         | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]                                                                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]                           | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0                    | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4 | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP                          | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6                                              | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1                                          | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1                                          | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]                                                                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]                           | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0                    | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4 | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP                          | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6                                              | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1                                          | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1                                          | CARRY.others.CARRY4  |
    | i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]                                                                  | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/hand_num_nn_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/hand_num_nn_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/hand_num_nn_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/hand_num_nn_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/hand_num_nn_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/hand_num_nn_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


