

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:35:08 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Pool_Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.580|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15379|  15379|  15379|  15379|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |  15378|  15378|      2563|          -|          -|     6|    no    |
        | + Row_Loop           |   2561|   2561|       197|          -|          -|    13|    no    |
        |  ++ Col_Loop         |    195|    195|        15|          -|          -|    13|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    492|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    152|    -|
|Register         |        -|      -|     180|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     246|    883|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_fcmp_32nbkb_U1  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_1_fu_290_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln29_fu_274_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_244_p2       |     +    |      0|  0|  15|           8|           4|
    |add_ln23_1_fu_484_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln23_fu_326_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln27_1_fu_490_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln27_fu_332_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln29_1_fu_372_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_2_fu_499_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_3_fu_530_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_fu_341_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln36_1_fu_576_p2     |     +    |      0|  0|  11|          11|          11|
    |add_ln36_fu_544_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_302_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_230_p2              |     +    |      0|  0|  12|           3|           1|
    |r_fu_256_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_ln29_1_fu_524_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_fu_366_p2       |     -    |      0|  0|  11|          13|          13|
    |sub_ln36_fu_570_p2       |     -    |      0|  0|  11|          11|          11|
    |and_ln29_1_fu_460_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_658_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_664_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_454_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_224_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln13_fu_250_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_296_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln23_1_fu_478_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_320_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_1_fu_424_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_436_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_442_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_622_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_5_fu_628_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_6_fu_640_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_7_fu_646_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_418_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln26_fu_280_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_1_fu_448_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_2_fu_634_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_652_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_430_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln29_1_fu_670_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_fu_466_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 492|         299|         231|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  50|         11|    1|         11|
    |c_0_reg_154        |   9|          2|    4|          8|
    |conv_out_address0  |  15|          3|   12|         36|
    |f_0_reg_120        |   9|          2|    3|          6|
    |grp_fu_212_p1      |  15|          3|   32|         96|
    |max_1_0_reg_166    |   9|          2|   32|         64|
    |max_1_1_reg_189    |   9|          2|   32|         64|
    |mpc_0_0_reg_178    |   9|          2|    2|          4|
    |mpc_0_1_reg_201    |   9|          2|    2|          4|
    |phi_mul_reg_142    |   9|          2|    8|         16|
    |r_0_reg_131        |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 152|         33|  132|        317|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln13_reg_697     |   8|   0|    8|          0|
    |add_ln23_1_reg_755   |   2|   0|    2|          0|
    |add_ln23_reg_737     |   2|   0|    2|          0|
    |ap_CS_fsm            |  10|   0|   10|          0|
    |c_0_reg_154          |   4|   0|    4|          0|
    |c_reg_723            |   4|   0|    4|          0|
    |f_0_reg_120          |   3|   0|    3|          0|
    |f_reg_681            |   3|   0|    3|          0|
    |max_1_0_reg_166      |  32|   0|   32|          0|
    |max_1_1_reg_189      |  32|   0|   32|          0|
    |mpc_0_0_reg_178      |   2|   0|    2|          0|
    |mpc_0_1_reg_201      |   2|   0|    2|          0|
    |mul_ln29_1_reg_715   |   9|   0|   10|          1|
    |mul_ln29_reg_710     |   9|   0|   10|          1|
    |phi_mul_reg_142      |   8|   0|    8|          0|
    |r_0_reg_131          |   4|   0|    4|          0|
    |r_reg_705            |   4|   0|    4|          0|
    |reg_219              |  32|   0|   32|          0|
    |shl_ln1_reg_728      |   4|   0|    5|          1|
    |zext_ln13_1_reg_692  |   3|   0|   11|          8|
    |zext_ln13_reg_686    |   3|   0|   13|         10|
    +---------------------+----+----+-----+-----------+
    |Total                | 180|   0|  201|         21|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   max_pool   | return value |
|conv_out_address0      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 4 
9 --> 10 
10 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 15 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [maxpool/max_pool.cpp:10]   --->   Operation 16 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [maxpool/max_pool.cpp:10]   --->   Operation 18 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %6, label %Filter_Loop_begin" [maxpool/max_pool.cpp:10]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %f_0 to i13" [maxpool/max_pool.cpp:13]   --->   Operation 22 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i3 %f_0 to i11" [maxpool/max_pool.cpp:13]   --->   Operation 23 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %2" [maxpool/max_pool.cpp:13]   --->   Operation 24 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 25 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 26 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [maxpool/max_pool.cpp:13]   --->   Operation 27 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul, 13" [maxpool/max_pool.cpp:13]   --->   Operation 28 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [maxpool/max_pool.cpp:13]   --->   Operation 29 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [maxpool/max_pool.cpp:13]   --->   Operation 31 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [maxpool/max_pool.cpp:13]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 34 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %shl_ln to i10" [maxpool/max_pool.cpp:29]   --->   Operation 36 'zext' 'zext_ln29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 %zext_ln29, 26" [maxpool/max_pool.cpp:29]   --->   Operation 37 'mul' 'mul_ln29' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [maxpool/max_pool.cpp:26]   --->   Operation 38 'or' 'or_ln26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %or_ln26 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 39 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.78ns)   --->   "%mul_ln29_1 = mul i10 %zext_ln29_1, 26" [maxpool/max_pool.cpp:29]   --->   Operation 40 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "br label %3" [maxpool/max_pool.cpp:16]   --->   Operation 41 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 42 'specregionend' 'empty_11' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 43 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Pool_Row_Loop_end ]"   --->   Operation 44 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [maxpool/max_pool.cpp:16]   --->   Operation 45 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 46 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [maxpool/max_pool.cpp:16]   --->   Operation 47 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Pool_Row_Loop_begin" [maxpool/max_pool.cpp:16]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 50 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 51 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.76ns)   --->   "br label %4" [maxpool/max_pool.cpp:23]   --->   Operation 52 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 53 'specregionend' 'empty_10' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [maxpool/max_pool.cpp:13]   --->   Operation 54 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%max_1_0 = phi float [ 0x3810000000000000, %Pool_Row_Loop_begin ], [ %select_ln29, %._crit_edge.0 ]" [maxpool/max_pool.cpp:29]   --->   Operation 55 'phi' 'max_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]" [maxpool/max_pool.cpp:23]   --->   Operation 56 'phi' 'mpc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0_0 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 57 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0_0, -2" [maxpool/max_pool.cpp:23]   --->   Operation 58 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 59 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.56ns)   --->   "%add_ln23 = add i2 %mpc_0_0, 1" [maxpool/max_pool.cpp:23]   --->   Operation 60 'add' 'add_ln23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop, label %._crit_edge.0" [maxpool/max_pool.cpp:23]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln27 = add i5 %zext_ln23, %shl_ln1" [maxpool/max_pool.cpp:27]   --->   Operation 62 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i5 %add_ln27 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 63 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %mul_ln29, %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 64 'add' 'add_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 65 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 66 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i11 %tmp_10 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 67 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl_cast, %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 68 'sub' 'sub_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_1 = add i13 %sub_ln29, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 69 'add' 'add_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 70 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 71 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 72 'load' 'conv_out_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_3) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 73 'specregionend' 'empty_6' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 74 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.76ns)   --->   "br label %5" [maxpool/max_pool.cpp:23]   --->   Operation 75 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 76 [1/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 76 'load' 'conv_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 77 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_load, %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 77 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 78 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_out_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 79 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 80 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 81 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %max_1_0 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 82 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 83 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 84 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_1, -1" [maxpool/max_pool.cpp:29]   --->   Operation 85 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 86 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 87 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_5, -1" [maxpool/max_pool.cpp:29]   --->   Operation 88 'icmp' 'icmp_ln29_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_1, 0" [maxpool/max_pool.cpp:29]   --->   Operation 89 'icmp' 'icmp_ln29_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 90 'or' 'or_ln29_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 91 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_load, %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 92 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, %tmp_6" [maxpool/max_pool.cpp:29]   --->   Operation 93 'and' 'and_ln29_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29_1, float %conv_out_load, float %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 94 'select' 'select_ln29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "br label %4" [maxpool/max_pool.cpp:23]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 10.5>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%max_1_1 = phi float [ %max_1_0, %Pool_Row_Loop ], [ %select_ln29_1, %._crit_edge.1 ]" [maxpool/max_pool.cpp:29]   --->   Operation 96 'phi' 'max_1_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop ], [ %add_ln23_1, %._crit_edge.1 ]" [maxpool/max_pool.cpp:23]   --->   Operation 97 'phi' 'mpc_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i2 %mpc_0_1 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 98 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.95ns)   --->   "%icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2" [maxpool/max_pool.cpp:23]   --->   Operation 99 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 100 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.56ns)   --->   "%add_ln23_1 = add i2 %mpc_0_1, 1" [maxpool/max_pool.cpp:23]   --->   Operation 101 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %Pool_Row_Loop_end, label %._crit_edge.1" [maxpool/max_pool.cpp:23]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.78ns)   --->   "%add_ln27_1 = add i5 %zext_ln23_1, %shl_ln1" [maxpool/max_pool.cpp:27]   --->   Operation 103 'add' 'add_ln27_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i5 %add_ln27_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 104 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (1.73ns)   --->   "%add_ln29_2 = add i10 %mul_ln29_1, %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 105 'add' 'add_ln29_2' <Predicate = (!icmp_ln23_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_2, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 106 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_2, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 107 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i11 %tmp_12 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 108 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i13 %p_shl4_cast, %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 109 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 110 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_3 = add i13 %sub_ln29_1, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 110 'add' 'add_ln29_3' <Predicate = (!icmp_ln23_1)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i13 %add_ln29_3 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 111 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 112 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 113 [2/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 113 'load' 'conv_out_load_1' <Predicate = (!icmp_ln23_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_4) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 114 'specregionend' 'empty_8' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %c_0 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 115 'zext' 'zext_ln36' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %zext_ln36, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 116 'add' 'add_ln36' <Predicate = (icmp_ln23_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 117 'bitconcatenate' 'p_shl2_cast' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 118 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i9 %tmp_11 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 119 'zext' 'zext_ln36_1' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i11 %p_shl2_cast, %zext_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 120 'sub' 'sub_ln36' <Predicate = (icmp_ln23_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 121 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_1 = add i11 %zext_ln13_1, %sub_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 121 'add' 'add_ln36_1' <Predicate = (icmp_ln23_1)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i11 %add_ln36_1 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 122 'zext' 'zext_ln36_2' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 123 'getelementptr' 'max_pool_out_addr' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (3.25ns)   --->   "store float %max_1_1, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 124 'store' <Predicate = (icmp_ln23_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "br label %3" [maxpool/max_pool.cpp:16]   --->   Operation 125 'br' <Predicate = (icmp_ln23_1)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 8.68>
ST_9 : Operation 126 [1/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 126 'load' 'conv_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 127 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_load_1, %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 127 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.10>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 128 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %conv_out_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 129 'bitcast' 'bitcast_ln29_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 130 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 131 'trunc' 'trunc_ln29_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %max_1_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 132 'bitcast' 'bitcast_ln29_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 133 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 134 'trunc' 'trunc_ln29_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_7, -1" [maxpool/max_pool.cpp:29]   --->   Operation 135 'icmp' 'icmp_ln29_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_2, 0" [maxpool/max_pool.cpp:29]   --->   Operation 136 'icmp' 'icmp_ln29_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 137 'or' 'or_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_8, -1" [maxpool/max_pool.cpp:29]   --->   Operation 138 'icmp' 'icmp_ln29_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_3, 0" [maxpool/max_pool.cpp:29]   --->   Operation 139 'icmp' 'icmp_ln29_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 140 'or' 'or_ln29_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_2 = and i1 %or_ln29_2, %or_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 141 'and' 'and_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_load_1, %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 142 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_3 = and i1 %and_ln29_2, %tmp_9" [maxpool/max_pool.cpp:29]   --->   Operation 143 'and' 'and_ln29_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_3, float %conv_out_load_1, float %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 144 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "br label %5" [maxpool/max_pool.cpp:23]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000]
br_ln10           (br               ) [ 01111111111]
f_0               (phi              ) [ 00100000000]
icmp_ln10         (icmp             ) [ 00111111111]
empty             (speclooptripcount) [ 00000000000]
f                 (add              ) [ 01111111111]
br_ln10           (br               ) [ 00000000000]
specloopname_ln11 (specloopname     ) [ 00000000000]
tmp               (specregionbegin  ) [ 00011111111]
zext_ln13         (zext             ) [ 00011111111]
zext_ln13_1       (zext             ) [ 00011111111]
br_ln13           (br               ) [ 00111111111]
ret_ln40          (ret              ) [ 00000000000]
r_0               (phi              ) [ 00010000000]
phi_mul           (phi              ) [ 00010111111]
add_ln13          (add              ) [ 00111111111]
icmp_ln13         (icmp             ) [ 00111111111]
empty_4           (speclooptripcount) [ 00000000000]
r                 (add              ) [ 00111111111]
br_ln13           (br               ) [ 00000000000]
specloopname_ln14 (specloopname     ) [ 00000000000]
tmp_2             (specregionbegin  ) [ 00001111111]
shl_ln            (bitconcatenate   ) [ 00000000000]
zext_ln29         (zext             ) [ 00000000000]
mul_ln29          (mul              ) [ 00001111111]
or_ln26           (or               ) [ 00000000000]
zext_ln29_1       (zext             ) [ 00000000000]
mul_ln29_1        (mul              ) [ 00001111111]
br_ln16           (br               ) [ 00111111111]
empty_11          (specregionend    ) [ 00000000000]
br_ln10           (br               ) [ 01111111111]
c_0               (phi              ) [ 00001111111]
icmp_ln16         (icmp             ) [ 00111111111]
empty_5           (speclooptripcount) [ 00000000000]
c                 (add              ) [ 00111111111]
br_ln16           (br               ) [ 00000000000]
specloopname_ln17 (specloopname     ) [ 00000000000]
shl_ln1           (bitconcatenate   ) [ 00000111111]
tmp_3             (specregionbegin  ) [ 00000111000]
br_ln23           (br               ) [ 00111111111]
empty_10          (specregionend    ) [ 00000000000]
br_ln13           (br               ) [ 00111111111]
max_1_0           (phi              ) [ 00000111111]
mpc_0_0           (phi              ) [ 00000100000]
zext_ln23         (zext             ) [ 00000000000]
icmp_ln23         (icmp             ) [ 00111111111]
empty_7           (speclooptripcount) [ 00000000000]
add_ln23          (add              ) [ 00111111111]
br_ln23           (br               ) [ 00000000000]
add_ln27          (add              ) [ 00000000000]
zext_ln29_2       (zext             ) [ 00000000000]
add_ln29          (add              ) [ 00000000000]
p_shl_cast        (bitconcatenate   ) [ 00000000000]
tmp_10            (bitconcatenate   ) [ 00000000000]
zext_ln29_3       (zext             ) [ 00000000000]
sub_ln29          (sub              ) [ 00000000000]
add_ln29_1        (add              ) [ 00000000000]
zext_ln29_4       (zext             ) [ 00000000000]
conv_out_addr     (getelementptr    ) [ 00000010000]
empty_6           (specregionend    ) [ 00000000000]
tmp_4             (specregionbegin  ) [ 00000000111]
br_ln23           (br               ) [ 00111111111]
conv_out_load     (load             ) [ 00000001000]
specloopname_ln24 (specloopname     ) [ 00000000000]
bitcast_ln29      (bitcast          ) [ 00000000000]
tmp_1             (partselect       ) [ 00000000000]
trunc_ln29        (trunc            ) [ 00000000000]
bitcast_ln29_1    (bitcast          ) [ 00000000000]
tmp_5             (partselect       ) [ 00000000000]
trunc_ln29_1      (trunc            ) [ 00000000000]
icmp_ln29         (icmp             ) [ 00000000000]
icmp_ln29_1       (icmp             ) [ 00000000000]
or_ln29           (or               ) [ 00000000000]
icmp_ln29_2       (icmp             ) [ 00000000000]
icmp_ln29_3       (icmp             ) [ 00000000000]
or_ln29_1         (or               ) [ 00000000000]
and_ln29          (and              ) [ 00000000000]
tmp_6             (fcmp             ) [ 00000000000]
and_ln29_1        (and              ) [ 00000000000]
select_ln29       (select           ) [ 00111111111]
br_ln23           (br               ) [ 00111111111]
max_1_1           (phi              ) [ 00000000111]
mpc_0_1           (phi              ) [ 00000000100]
zext_ln23_1       (zext             ) [ 00000000000]
icmp_ln23_1       (icmp             ) [ 00111111111]
empty_9           (speclooptripcount) [ 00000000000]
add_ln23_1        (add              ) [ 00111111111]
br_ln23           (br               ) [ 00000000000]
add_ln27_1        (add              ) [ 00000000000]
zext_ln29_5       (zext             ) [ 00000000000]
add_ln29_2        (add              ) [ 00000000000]
p_shl4_cast       (bitconcatenate   ) [ 00000000000]
tmp_12            (bitconcatenate   ) [ 00000000000]
zext_ln29_6       (zext             ) [ 00000000000]
sub_ln29_1        (sub              ) [ 00000000000]
add_ln29_3        (add              ) [ 00000000000]
zext_ln29_7       (zext             ) [ 00000000000]
conv_out_addr_1   (getelementptr    ) [ 00000000010]
empty_8           (specregionend    ) [ 00000000000]
zext_ln36         (zext             ) [ 00000000000]
add_ln36          (add              ) [ 00000000000]
p_shl2_cast       (bitconcatenate   ) [ 00000000000]
tmp_11            (bitconcatenate   ) [ 00000000000]
zext_ln36_1       (zext             ) [ 00000000000]
sub_ln36          (sub              ) [ 00000000000]
add_ln36_1        (add              ) [ 00000000000]
zext_ln36_2       (zext             ) [ 00000000000]
max_pool_out_addr (getelementptr    ) [ 00000000000]
store_ln36        (store            ) [ 00000000000]
br_ln16           (br               ) [ 00111111111]
conv_out_load_1   (load             ) [ 00000000001]
specloopname_ln24 (specloopname     ) [ 00000000000]
bitcast_ln29_2    (bitcast          ) [ 00000000000]
tmp_7             (partselect       ) [ 00000000000]
trunc_ln29_2      (trunc            ) [ 00000000000]
bitcast_ln29_3    (bitcast          ) [ 00000000000]
tmp_8             (partselect       ) [ 00000000000]
trunc_ln29_3      (trunc            ) [ 00000000000]
icmp_ln29_4       (icmp             ) [ 00000000000]
icmp_ln29_5       (icmp             ) [ 00000000000]
or_ln29_2         (or               ) [ 00000000000]
icmp_ln29_6       (icmp             ) [ 00000000000]
icmp_ln29_7       (icmp             ) [ 00000000000]
or_ln29_3         (or               ) [ 00000000000]
and_ln29_2        (and              ) [ 00000000000]
tmp_9             (fcmp             ) [ 00000000000]
and_ln29_3        (and              ) [ 00000000000]
select_ln29_1     (select           ) [ 00111111111]
br_ln23           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="conv_out_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="13" slack="0"/>
<pin id="90" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="12" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_load/5 conv_out_load_1/8 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv_out_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="13" slack="0"/>
<pin id="103" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr_1/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="max_pool_out_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln36_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="120" class="1005" name="f_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="1"/>
<pin id="122" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="f_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="r_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="r_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="phi_mul_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="1"/>
<pin id="144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="phi_mul_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="c_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="c_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="166" class="1005" name="max_1_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="max_1_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="32" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_0/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="mpc_0_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="mpc_0_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_0/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="max_1_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_1 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="max_1_1_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="32" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_1/8 "/>
</bind>
</comp>

<comp id="201" class="1005" name="mpc_0_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="1"/>
<pin id="203" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="mpc_0_1_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_1/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/6 tmp_9/9 "/>
</bind>
</comp>

<comp id="219" class="1005" name="reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_load conv_out_load_1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln10_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="f_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln13_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln13_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln13_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln13_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="r_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="shl_ln_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln29_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mul_ln29_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="or_ln26_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln29_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mul_ln29_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_1/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln16_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="c_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="shl_ln1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln23_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln23_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln23_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln27_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="1"/>
<pin id="335" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln29_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln29_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="2"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_shl_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="0"/>
<pin id="348" dir="0" index="1" bw="10" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_10_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="0" index="1" bw="10" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln29_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sub_ln29_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="0"/>
<pin id="368" dir="0" index="1" bw="11" slack="0"/>
<pin id="369" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln29_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="0"/>
<pin id="374" dir="0" index="1" bw="3" slack="3"/>
<pin id="375" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln29_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="13" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln29_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="0" index="3" bw="6" slack="0"/>
<pin id="391" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln29_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="bitcast_ln29_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="2"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="0" index="3" bw="6" slack="0"/>
<pin id="409" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln29_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln29_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln29_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="23" slack="0"/>
<pin id="426" dir="0" index="1" bw="23" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln29_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln29_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln29_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="23" slack="0"/>
<pin id="444" dir="0" index="1" bw="23" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_3/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln29_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="and_ln29_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="and_ln29_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_1/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln29_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="1"/>
<pin id="469" dir="0" index="2" bw="32" slack="2"/>
<pin id="470" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln23_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln23_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln23_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln27_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="2"/>
<pin id="493" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln29_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_5/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln29_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="3"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_shl4_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="13" slack="0"/>
<pin id="506" dir="0" index="1" bw="10" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_12_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="0"/>
<pin id="514" dir="0" index="1" bw="10" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln29_6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="0"/>
<pin id="522" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_6/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sub_ln29_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="13" slack="0"/>
<pin id="526" dir="0" index="1" bw="11" slack="0"/>
<pin id="527" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln29_3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="13" slack="0"/>
<pin id="532" dir="0" index="1" bw="3" slack="4"/>
<pin id="533" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/8 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln29_7_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="13" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_7/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln36_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="2"/>
<pin id="542" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln36_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="3"/>
<pin id="547" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_shl2_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="11" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_11_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="9" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln36_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="9" slack="0"/>
<pin id="568" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sub_ln36_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="0"/>
<pin id="572" dir="0" index="1" bw="9" slack="0"/>
<pin id="573" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln36_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="4"/>
<pin id="578" dir="0" index="1" bw="11" slack="0"/>
<pin id="579" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln36_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="bitcast_ln29_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_2/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_7_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="6" slack="0"/>
<pin id="594" dir="0" index="3" bw="6" slack="0"/>
<pin id="595" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln29_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_2/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="bitcast_ln29_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="2"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_3/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_8_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="6" slack="0"/>
<pin id="612" dir="0" index="3" bw="6" slack="0"/>
<pin id="613" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="trunc_ln29_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_3/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln29_4_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_4/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln29_5_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="23" slack="0"/>
<pin id="630" dir="0" index="1" bw="23" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_5/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="or_ln29_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_2/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln29_6_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_6/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln29_7_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="23" slack="0"/>
<pin id="648" dir="0" index="1" bw="23" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_7/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="or_ln29_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_3/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="and_ln29_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_2/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="and_ln29_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_3/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="select_ln29_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="1"/>
<pin id="673" dir="0" index="2" bw="32" slack="2"/>
<pin id="674" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/10 "/>
</bind>
</comp>

<comp id="681" class="1005" name="f_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="3" slack="0"/>
<pin id="683" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="686" class="1005" name="zext_ln13_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="13" slack="3"/>
<pin id="688" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="692" class="1005" name="zext_ln13_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="11" slack="4"/>
<pin id="694" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="add_ln13_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="705" class="1005" name="r_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="0"/>
<pin id="707" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="710" class="1005" name="mul_ln29_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="2"/>
<pin id="712" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln29 "/>
</bind>
</comp>

<comp id="715" class="1005" name="mul_ln29_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="3"/>
<pin id="717" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln29_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="c_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="0"/>
<pin id="725" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="728" class="1005" name="shl_ln1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="1"/>
<pin id="730" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="add_ln23_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="2" slack="0"/>
<pin id="739" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="742" class="1005" name="conv_out_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="1"/>
<pin id="744" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="select_ln29_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="755" class="1005" name="add_ln23_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="2" slack="0"/>
<pin id="757" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="760" class="1005" name="conv_out_addr_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="12" slack="1"/>
<pin id="762" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="select_ln29_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="68" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="68" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="68" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="198"><net_src comp="166" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="114" pin=1"/></net>

<net id="200"><net_src comp="192" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="93" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="166" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="189" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="93" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="228"><net_src comp="124" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="124" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="124" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="124" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="146" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="135" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="135" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="135" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="262" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="158" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="158" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="158" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="182" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="182" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="182" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="62" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="316" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="341" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="346" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="385"><net_src comp="219" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="74" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="76" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="382" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="166" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="76" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="400" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="386" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="78" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="396" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="80" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="418" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="404" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="78" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="414" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="436" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="430" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="212" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="219" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="166" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="205" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="205" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="58" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="205" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="62" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="474" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="10" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="517"><net_src comp="66" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="499" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="42" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="512" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="504" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="543"><net_src comp="154" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="142" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="82" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="10" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="84" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="544" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="42" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="550" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="589"><net_src comp="219" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="72" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="74" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="76" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="603"><net_src comp="586" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="189" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="72" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="74" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="76" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="621"><net_src comp="604" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="590" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="78" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="600" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="80" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="622" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="608" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="78" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="618" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="80" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="640" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="634" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="212" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="219" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="189" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="684"><net_src comp="230" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="689"><net_src comp="236" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="695"><net_src comp="240" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="700"><net_src comp="244" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="708"><net_src comp="256" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="713"><net_src comp="274" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="718"><net_src comp="290" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="726"><net_src comp="302" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="731"><net_src comp="308" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="740"><net_src comp="326" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="745"><net_src comp="86" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="750"><net_src comp="466" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="758"><net_src comp="484" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="763"><net_src comp="99" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="768"><net_src comp="670" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="192" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {8 }
 - Input state : 
	Port: max_pool : conv_out | {5 6 8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
		zext_ln29 : 2
		mul_ln29 : 3
		or_ln26 : 2
		zext_ln29_1 : 2
		mul_ln29_1 : 3
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln1 : 1
	State 5
		zext_ln23 : 1
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		add_ln27 : 2
		zext_ln29_2 : 3
		add_ln29 : 4
		p_shl_cast : 5
		tmp_10 : 5
		zext_ln29_3 : 6
		sub_ln29 : 7
		add_ln29_1 : 8
		zext_ln29_4 : 9
		conv_out_addr : 10
		conv_out_load : 11
	State 6
		tmp_6 : 1
	State 7
		tmp_1 : 1
		trunc_ln29 : 1
		tmp_5 : 1
		trunc_ln29_1 : 1
		icmp_ln29 : 2
		icmp_ln29_1 : 2
		or_ln29 : 3
		icmp_ln29_2 : 2
		icmp_ln29_3 : 2
		or_ln29_1 : 3
		and_ln29 : 3
		and_ln29_1 : 3
		select_ln29 : 3
	State 8
		zext_ln23_1 : 1
		icmp_ln23_1 : 1
		add_ln23_1 : 1
		br_ln23 : 2
		add_ln27_1 : 2
		zext_ln29_5 : 3
		add_ln29_2 : 4
		p_shl4_cast : 5
		tmp_12 : 5
		zext_ln29_6 : 6
		sub_ln29_1 : 7
		add_ln29_3 : 8
		zext_ln29_7 : 9
		conv_out_addr_1 : 10
		conv_out_load_1 : 11
		add_ln36 : 1
		p_shl2_cast : 2
		tmp_11 : 2
		zext_ln36_1 : 3
		sub_ln36 : 4
		add_ln36_1 : 5
		zext_ln36_2 : 6
		max_pool_out_addr : 7
		store_ln36 : 8
	State 9
		tmp_9 : 1
	State 10
		tmp_7 : 1
		trunc_ln29_2 : 1
		tmp_8 : 1
		trunc_ln29_3 : 1
		icmp_ln29_4 : 2
		icmp_ln29_5 : 2
		or_ln29_2 : 3
		icmp_ln29_6 : 2
		icmp_ln29_7 : 2
		or_ln29_3 : 3
		and_ln29_2 : 3
		and_ln29_3 : 3
		select_ln29_1 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_212      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_230       |    0    |    0    |    12   |
|          |    add_ln13_fu_244   |    0    |    0    |    15   |
|          |       r_fu_256       |    0    |    0    |    13   |
|          |       c_fu_302       |    0    |    0    |    13   |
|          |    add_ln23_fu_326   |    0    |    0    |    10   |
|          |    add_ln27_fu_332   |    0    |    0    |    15   |
|    add   |    add_ln29_fu_341   |    0    |    0    |    14   |
|          |   add_ln29_1_fu_372  |    0    |    0    |    11   |
|          |   add_ln23_1_fu_484  |    0    |    0    |    10   |
|          |   add_ln27_1_fu_490  |    0    |    0    |    15   |
|          |   add_ln29_2_fu_499  |    0    |    0    |    14   |
|          |   add_ln29_3_fu_530  |    0    |    0    |    11   |
|          |    add_ln36_fu_544   |    0    |    0    |    15   |
|          |   add_ln36_1_fu_576  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_224   |    0    |    0    |    9    |
|          |   icmp_ln13_fu_250   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_296   |    0    |    0    |    9    |
|          |   icmp_ln23_fu_320   |    0    |    0    |    8    |
|          |   icmp_ln29_fu_418   |    0    |    0    |    11   |
|          |  icmp_ln29_1_fu_424  |    0    |    0    |    18   |
|   icmp   |  icmp_ln29_2_fu_436  |    0    |    0    |    11   |
|          |  icmp_ln29_3_fu_442  |    0    |    0    |    18   |
|          |  icmp_ln23_1_fu_478  |    0    |    0    |    8    |
|          |  icmp_ln29_4_fu_622  |    0    |    0    |    11   |
|          |  icmp_ln29_5_fu_628  |    0    |    0    |    18   |
|          |  icmp_ln29_6_fu_640  |    0    |    0    |    11   |
|          |  icmp_ln29_7_fu_646  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln29_fu_466  |    0    |    0    |    32   |
|          | select_ln29_1_fu_670 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln29_fu_274   |    0    |    0    |    26   |
|          |   mul_ln29_1_fu_290  |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln29_fu_366   |    0    |    0    |    11   |
|    sub   |   sub_ln29_1_fu_524  |    0    |    0    |    11   |
|          |    sub_ln36_fu_570   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln26_fu_280    |    0    |    0    |    0    |
|          |    or_ln29_fu_430    |    0    |    0    |    2    |
|    or    |   or_ln29_1_fu_448   |    0    |    0    |    2    |
|          |   or_ln29_2_fu_634   |    0    |    0    |    2    |
|          |   or_ln29_3_fu_652   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln29_fu_454   |    0    |    0    |    2    |
|    and   |   and_ln29_1_fu_460  |    0    |    0    |    2    |
|          |   and_ln29_2_fu_658  |    0    |    0    |    2    |
|          |   and_ln29_3_fu_664  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_236   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_240  |    0    |    0    |    0    |
|          |   zext_ln29_fu_270   |    0    |    0    |    0    |
|          |  zext_ln29_1_fu_286  |    0    |    0    |    0    |
|          |   zext_ln23_fu_316   |    0    |    0    |    0    |
|          |  zext_ln29_2_fu_337  |    0    |    0    |    0    |
|          |  zext_ln29_3_fu_362  |    0    |    0    |    0    |
|   zext   |  zext_ln29_4_fu_377  |    0    |    0    |    0    |
|          |  zext_ln23_1_fu_474  |    0    |    0    |    0    |
|          |  zext_ln29_5_fu_495  |    0    |    0    |    0    |
|          |  zext_ln29_6_fu_520  |    0    |    0    |    0    |
|          |  zext_ln29_7_fu_535  |    0    |    0    |    0    |
|          |   zext_ln36_fu_540   |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_566  |    0    |    0    |    0    |
|          |  zext_ln36_2_fu_581  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_262    |    0    |    0    |    0    |
|          |    shl_ln1_fu_308    |    0    |    0    |    0    |
|          |   p_shl_cast_fu_346  |    0    |    0    |    0    |
|bitconcatenate|     tmp_10_fu_354    |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_504  |    0    |    0    |    0    |
|          |     tmp_12_fu_512    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_550  |    0    |    0    |    0    |
|          |     tmp_11_fu_558    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_386     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_404     |    0    |    0    |    0    |
|          |     tmp_7_fu_590     |    0    |    0    |    0    |
|          |     tmp_8_fu_608     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln29_fu_396  |    0    |    0    |    0    |
|   trunc  |  trunc_ln29_1_fu_414 |    0    |    0    |    0    |
|          |  trunc_ln29_2_fu_600 |    0    |    0    |    0    |
|          |  trunc_ln29_3_fu_618 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    66   |   742   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln13_reg_697   |    8   |
|   add_ln23_1_reg_755  |    2   |
|    add_ln23_reg_737   |    2   |
|      c_0_reg_154      |    4   |
|       c_reg_723       |    4   |
|conv_out_addr_1_reg_760|   12   |
| conv_out_addr_reg_742 |   12   |
|      f_0_reg_120      |    3   |
|       f_reg_681       |    3   |
|    max_1_0_reg_166    |   32   |
|    max_1_1_reg_189    |   32   |
|    mpc_0_0_reg_178    |    2   |
|    mpc_0_1_reg_201    |    2   |
|   mul_ln29_1_reg_715  |   10   |
|    mul_ln29_reg_710   |   10   |
|    phi_mul_reg_142    |    8   |
|      r_0_reg_131      |    4   |
|       r_reg_705       |    4   |
|        reg_219        |   32   |
| select_ln29_1_reg_765 |   32   |
|  select_ln29_reg_747  |   32   |
|    shl_ln1_reg_728    |    5   |
|  zext_ln13_1_reg_692  |   11   |
|   zext_ln13_reg_686   |   13   |
+-----------------------+--------+
|         Total         |   279  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |   4  |  12  |   48   ||    21   |
|  phi_mul_reg_142 |  p0  |   2  |   8  |   16   ||    9    |
|    c_0_reg_154   |  p0  |   2  |   4  |    8   ||    9    |
|  max_1_0_reg_166 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_212    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_212    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   264  || 10.7055 ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   742  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   66   |
|  Register |    -   |    -   |   279  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   345  |   808  |
+-----------+--------+--------+--------+--------+
