

================================================================
== Vitis HLS Report for 'viterbi'
================================================================
* Date:           Fri Oct  3 11:20:11 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.150 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   703943|   703943|  7.039 ms|  7.039 ms|  703944|  703944|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                     |                                          |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_viterbi_Pipeline_L_init_fu_123                   |viterbi_Pipeline_L_init                   |       72|       72|   0.720 us|   0.720 us|      72|      72|       no|
        |grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_139  |viterbi_Pipeline_L_timestep_L_curr_state  |   693910|   693910|   6.939 ms|   6.939 ms|  693910|  693910|       no|
        |grp_viterbi_Pipeline_L_end_fu_155                    |viterbi_Pipeline_L_end                    |       66|       66|   0.660 us|   0.660 us|      66|      66|       no|
        |grp_viterbi_Pipeline_L_backtrack_fu_162              |viterbi_Pipeline_L_backtrack              |     9884|     9884|  98.840 us|  98.840 us|    9884|    9884|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%min_s_loc = alloca i64 1"   --->   Operation 13 'alloca' 'min_s_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.26ns)   --->   "%llike = alloca i64 1" [viterbi.c:5]   --->   Operation 14 'alloca' 'llike' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_1 : Operation 15 [1/1] (2.26ns)   --->   "%llike_1 = alloca i64 1" [viterbi.c:5]   --->   Operation 15 'alloca' 'llike_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%obs_addr = getelementptr i16 %obs, i64 0, i64 0"   --->   Operation 16 'getelementptr' 'obs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.26ns)   --->   "%obs_load = load i7 %obs_addr"   --->   Operation 17 'load' 'obs_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>

State 2 <SV = 1> <Delay = 5.87>
ST_2 : Operation 18 [1/2] (2.26ns)   --->   "%obs_load = load i7 %obs_addr"   --->   Operation 18 'load' 'obs_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = trunc i16 %obs_load"   --->   Operation 19 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.61ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_init, i128 %llike, i128 %init_0, i128 %init_1, i8 %empty, i8 %empty, i8 %empty, i128 %emission_0, i128 %emission_1"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_init, i128 %llike, i128 %init_0, i128 %init_1, i8 %empty, i8 %empty, i8 %empty, i128 %emission_0, i128 %emission_1"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_timestep_L_curr_state, i128 %llike, i128 %llike_1, i16 %obs, i128 %transition_0, i128 %emission_0, i128 %emission_1, i128 %transition_1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_timestep_L_curr_state, i128 %llike, i128 %llike_1, i16 %obs, i128 %transition_0, i128 %emission_0, i128 %emission_1, i128 %transition_1"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%llike_1_addr = getelementptr i128 %llike_1, i64 0, i64 2176" [viterbi.c:39]   --->   Operation 24 'getelementptr' 'llike_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [2/2] (2.26ns)   --->   "%llike_1_load = load i12 %llike_1_addr" [viterbi.c:39]   --->   Operation 25 'load' 'llike_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 26 [1/2] (2.26ns)   --->   "%llike_1_load = load i12 %llike_1_addr" [viterbi.c:39]   --->   Operation 26 'load' 'llike_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %llike_1_load, i32 64, i32 127" [viterbi.c:39]   --->   Operation 27 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.84>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%min_p = bitcast i64 %tmp_s" [viterbi.c:39]   --->   Operation 28 'bitcast' 'min_p' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [2/2] (0.84ns)   --->   "%call_ln39 = call void @viterbi_Pipeline_L_end, i64 %min_p, i128 %llike_1, i8 %min_s_loc" [viterbi.c:39]   --->   Operation 29 'call' 'call_ln39' <Predicate = true> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.26>
ST_9 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln39 = call void @viterbi_Pipeline_L_end, i64 %min_p, i128 %llike_1, i8 %min_s_loc" [viterbi.c:39]   --->   Operation 30 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%path_addr = getelementptr i16 %path, i64 0, i64 69" [viterbi.c:47]   --->   Operation 31 'getelementptr' 'path_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [2/2] (2.26ns)   --->   "%path_load = load i7 %path_addr" [viterbi.c:47]   --->   Operation 32 'load' 'path_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>

State 10 <SV = 9> <Delay = 4.53>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%min_s_loc_load = load i8 %min_s_loc"   --->   Operation 33 'load' 'min_s_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/2] (2.26ns)   --->   "%path_load = load i7 %path_addr" [viterbi.c:47]   --->   Operation 34 'load' 'path_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_552 = partset i16 @_ssdm_op_PartSet.i16.i16.i8.i32.i32, i16 %path_load, i8 %min_s_loc_load, i32 8, i32 15" [viterbi.c:47]   --->   Operation 35 'partset' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (2.26ns)   --->   "%store_ln47 = store i16 %tmp_552, i7 %path_addr" [viterbi.c:47]   --->   Operation 36 'store' 'store_ln47' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_backtrack, i128 %llike, i128 %llike_1, i16 %path, i128 %transition_0, i128 %transition_1"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_127"   --->   Operation 39 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obs, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obs"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %init_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %init_0"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %init_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %init_1"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %transition_0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %transition_1"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %emission_0"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %emission_1"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %path, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %path"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike"   --->   Operation 56 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike_1"   --->   Operation 57 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln8 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike_1, i64 666, i64 139, i64 18446744073709551615" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:8]   --->   Operation 58 'specmemcore' 'specmemcore_ln8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln8 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike, i64 666, i64 139, i64 18446744073709551615" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:8]   --->   Operation 59 'specmemcore' 'specmemcore_ln8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_backtrack, i128 %llike, i128 %llike_1, i16 %path, i128 %transition_0, i128 %transition_1"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i32 0" [viterbi.c:63]   --->   Operation 61 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ obs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ init_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ init_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ transition_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ transition_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ emission_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ emission_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ path]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_s_loc                  (alloca                ) [ 0011111111100]
llike                      (alloca                ) [ 0011111111111]
llike_1                    (alloca                ) [ 0011111111111]
obs_addr                   (getelementptr         ) [ 0010000000000]
obs_load                   (load                  ) [ 0000000000000]
empty                      (trunc                 ) [ 0001000000000]
call_ln0                   (call                  ) [ 0000000000000]
call_ln0                   (call                  ) [ 0000000000000]
llike_1_addr               (getelementptr         ) [ 0000000100000]
llike_1_load               (load                  ) [ 0000000000000]
tmp_s                      (partselect            ) [ 0000000010000]
min_p                      (bitcast               ) [ 0000000001000]
call_ln39                  (call                  ) [ 0000000000000]
path_addr                  (getelementptr         ) [ 0000000000100]
min_s_loc_load             (load                  ) [ 0000000000000]
path_load                  (load                  ) [ 0000000000000]
tmp_552                    (partset               ) [ 0000000000000]
store_ln47                 (store                 ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
spectopmodule_ln0          (spectopmodule         ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000000]
specmemcore_ln8            (specmemcore           ) [ 0000000000000]
specmemcore_ln8            (specmemcore           ) [ 0000000000000]
call_ln0                   (call                  ) [ 0000000000000]
ret_ln63                   (ret                   ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="obs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="init_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="init_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="transition_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transition_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="transition_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transition_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="emission_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="emission_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="emission_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="emission_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="path">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="path"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="viterbi_Pipeline_L_init"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="viterbi_Pipeline_L_timestep_L_curr_state"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="viterbi_Pipeline_L_end"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i16.i16.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="viterbi_Pipeline_L_backtrack"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_127"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_119"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_117"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="min_s_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_s_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="llike_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="llike/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="llike_1_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="llike_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="obs_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obs_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="obs_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="llike_1_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="13" slack="0"/>
<pin id="100" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llike_1_addr/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llike_1_load/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="path_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_addr/9 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="path_load/9 store_ln47/10 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_viterbi_Pipeline_L_init_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="128" slack="0"/>
<pin id="127" dir="0" index="3" bw="128" slack="0"/>
<pin id="128" dir="0" index="4" bw="8" slack="0"/>
<pin id="129" dir="0" index="5" bw="8" slack="0"/>
<pin id="130" dir="0" index="6" bw="8" slack="0"/>
<pin id="131" dir="0" index="7" bw="128" slack="0"/>
<pin id="132" dir="0" index="8" bw="128" slack="0"/>
<pin id="133" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="143" dir="0" index="3" bw="16" slack="0"/>
<pin id="144" dir="0" index="4" bw="128" slack="0"/>
<pin id="145" dir="0" index="5" bw="128" slack="0"/>
<pin id="146" dir="0" index="6" bw="128" slack="0"/>
<pin id="147" dir="0" index="7" bw="128" slack="0"/>
<pin id="148" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_viterbi_Pipeline_L_end_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="159" dir="0" index="3" bw="8" slack="7"/>
<pin id="160" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_viterbi_Pipeline_L_backtrack_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="166" dir="0" index="3" bw="16" slack="0"/>
<pin id="167" dir="0" index="4" bw="128" slack="0"/>
<pin id="168" dir="0" index="5" bw="128" slack="0"/>
<pin id="169" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="empty_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="128" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="0" index="3" bw="8" slack="0"/>
<pin id="186" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="min_p_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="min_p/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="min_s_loc_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="9"/>
<pin id="197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_s_loc_load/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_552_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="0" index="3" bw="5" slack="0"/>
<pin id="203" dir="0" index="4" bw="5" slack="0"/>
<pin id="204" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_552/10 "/>
</bind>
</comp>

<comp id="211" class="1005" name="min_s_loc_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="7"/>
<pin id="213" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="min_s_loc "/>
</bind>
</comp>

<comp id="217" class="1005" name="obs_addr_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="1"/>
<pin id="219" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="obs_addr "/>
</bind>
</comp>

<comp id="222" class="1005" name="empty_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="1"/>
<pin id="224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="229" class="1005" name="llike_1_addr_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="1"/>
<pin id="231" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="llike_1_addr "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_s_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="239" class="1005" name="min_p_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="min_p "/>
</bind>
</comp>

<comp id="244" class="1005" name="path_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="1"/>
<pin id="246" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="path_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="122"><net_src comp="109" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="123" pin=7"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="123" pin=8"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="139" pin=4"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="139" pin=5"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="139" pin=6"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="139" pin=7"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="162" pin=4"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="162" pin=5"/></net>

<net id="177"><net_src comp="90" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="123" pin=4"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="123" pin=5"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="123" pin=6"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="103" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="117" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="195" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="210"><net_src comp="198" pin="5"/><net_sink comp="117" pin=1"/></net>

<net id="214"><net_src comp="70" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="220"><net_src comp="82" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="225"><net_src comp="174" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="123" pin=4"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="123" pin=5"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="123" pin=6"/></net>

<net id="232"><net_src comp="96" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="237"><net_src comp="181" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="242"><net_src comp="191" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="247"><net_src comp="109" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="117" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: path | {10 11 12 }
 - Input state : 
	Port: viterbi : obs | {1 2 4 5 }
	Port: viterbi : init_0 | {2 3 }
	Port: viterbi : init_1 | {2 3 }
	Port: viterbi : transition_0 | {4 5 11 12 }
	Port: viterbi : transition_1 | {4 5 11 12 }
	Port: viterbi : emission_0 | {2 3 4 5 }
	Port: viterbi : emission_1 | {2 3 4 5 }
	Port: viterbi : path | {9 10 11 12 }
  - Chain level:
	State 1
		obs_load : 1
	State 2
		empty : 1
		call_ln0 : 2
	State 3
	State 4
	State 5
	State 6
		llike_1_load : 1
	State 7
		tmp_s : 1
	State 8
		call_ln39 : 1
	State 9
		path_load : 1
	State 10
		tmp_552 : 1
		store_ln47 : 2
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |          grp_viterbi_Pipeline_L_init_fu_123         |    3    |  3.376  |   694   |   2606  |
|   call   | grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_139 |    6    |  21.573 |  20767  |  70481  |
|          |          grp_viterbi_Pipeline_L_end_fu_155          |    0    |  2.532  |   228   |   201   |
|          |       grp_viterbi_Pipeline_L_backtrack_fu_162       |    6    |  17.974 |  21567  |  74834  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                     empty_fu_174                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|partselect|                     tmp_s_fu_181                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  partset |                    tmp_552_fu_198                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    15   |  45.455 |  43256  |  148122 |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| llike |   30   |    0   |    0   |
|llike_1|   30   |    0   |    0   |
+-------+--------+--------+--------+
| Total |   60   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    empty_reg_222   |    8   |
|llike_1_addr_reg_229|   12   |
|    min_p_reg_239   |   64   |
|  min_s_loc_reg_211 |    8   |
|  obs_addr_reg_217  |    7   |
|  path_addr_reg_244 |    7   |
|    tmp_s_reg_234   |   64   |
+--------------------+--------+
|        Total       |   170  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_90          |  p0  |   2  |   7  |   14   ||    9    |
|          grp_access_fu_103         |  p0  |   2  |  12  |   24   ||    9    |
|          grp_access_fu_117         |  p0  |   2  |   7  |   14   ||    9    |
| grp_viterbi_Pipeline_L_init_fu_123 |  p4  |   2  |   8  |   16   ||    9    |
| grp_viterbi_Pipeline_L_init_fu_123 |  p5  |   2  |   8  |   16   ||    9    |
| grp_viterbi_Pipeline_L_init_fu_123 |  p6  |   2  |   8  |   16   ||    9    |
|  grp_viterbi_Pipeline_L_end_fu_155 |  p1  |   2  |  64  |   128  ||    9    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |   228  ||  5.908  ||    63   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |   45   |  43256 | 148122 |
|   Memory  |   60   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   63   |
|  Register |    -   |    -   |    -   |   170  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   60   |   15   |   51   |  43426 | 148185 |
+-----------+--------+--------+--------+--------+--------+
