DEL: Dynamic Symbolic Execution-based Lifter for Enhanced Low-Level Intermediate Representation.	Hany Abdelmaksoud,Zain Alabedin Haj Hammadeh,Görschwin Fey,Daniel Lüdtke	10.23919/DATE56975.2023.10137253
SAFEXPLAIN: Safe and Explainable Critical Embedded Systems Based on AI.	Jaume Abella 0001,Jon Pérez 0001,Cristofer Englund,Bahram Zonooz,Gabriele Giordana,Carlo Donzella,Francisco J. Cazorla,Enrico Mezzetti,Isabel Serra,Axel Brando,Irune Agirre,Fernando Eizaguirre,Thanh Hai Bui,Elahe Arani,Fahad Sarfraz,Ajay Balasubramaniam,Ahmed Badar,Ilaria Bloise,Lorenzo Feruglio,Ilaria Cinelli,Davide Brighenti,Davide Cunial	10.23919/DATE56975.2023.10137128
Autonomous System Design Session - Benefits, Challenges and Risks in Various Application Domains.	Rasmus Adler	10.23919/DATE56975.2023.10137292
Chameleon: Dual Memory Replay for Online Continual Learning on Edge Devices.	Shivam Aggarwal,Kuluhan Binici,Tulika Mitra	10.23919/DATE56975.2023.10137046
Security-Aware Approximate Spiking Neural Networks.	Syed Tihaam Ahmad,Ayesha Siddique,Khaza Anuarul Hoque	10.23919/DATE56975.2023.10137269
Scalable Spintronics-based Bayesian Neural Network for Uncertainty Estimation.	Soyed Tuhin Ahmed,Kamal Danouchi,Michael Hefenbrock,Guillaume Prenat,Lorena Anghel,Mehdi B. Tahoori	10.23919/DATE56975.2023.10137167
A Linear-Time, Optimization-Free, and Edge Device-Compatible Hypervector Encoding.	Sercan Aygun,M. Hassan Najafi,Mohsen Imani	10.23919/DATE56975.2023.10137195
Twin ECC: A Data Duplication Based ECC for Strong DRAM Error Resilience.	Hyeong Kon Bae,Myung Jae Chung,Young-Ho Gong,Sung Woo Chung	10.23919/DATE56975.2023.10137096
Design of Large-Scale Stochastic Computing Adders and their Anomalous Behavior.	Timothy J. Baker,John P. Hayes	10.23919/DATE56975.2023.10137131
A Novel Fault-Tolerant Architecture for Tiled Matrix Multiplication.	Sandeep Bal,Chandra Sekhar Mummidi,Victor da Cruz Ferreira,Sudarshan Srinivasan,Sandip Kundu	10.23919/DATE56975.2023.10136985
Proteus : HLS-based NoC Generator and Simulator.	Abhimanyu Rajeshkumar Bambhaniya,Yangyu Chen,Anshuman,Rohan Banerjee,Tushar Krishna	10.23919/DATE56975.2023.10137173
Long Range Detection of Emanation from HDMI Cables Using CNN and Transfer Learning.	Md Faizul Bari,Meghna Roy Chowdhury,Shreyas Sen	10.23919/DATE56975.2023.10137263
Comprehensive Analysis of Hyperdimensional Computing Against Gradient Based Attacks.	Hamza Errahmouni Barkam,SungHeon Eavn Jeon,Calvin Yeung,Zhuowen Zou,Xun Jiao,Mohsen Imani	10.23919/DATE56975.2023.10137132
HDGIM: Hyperdimensional Genome Sequence Matching on Unreliable highly scaled FeFET.	Hamza Errahmouni Barkam,Sanggeon Yun,Paul R. Genssler,Zhuowen Zou,Che-Kai Liu,Hussam Amrouch,Mohsen Imani	10.23919/DATE56975.2023.10137331
The FORA European Training Network on Fog Computing for Robotics and Industrial Automation.	Mohammadreza Barzegaran,Paul Pop	10.23919/DATE56975.2023.10137067
Narrowing the Synthesis Gap: Academic FPGA Synthesis is Catching Up With the Industry.	Benjamin Lukas Cajus Barzen,Arya Reais-Parsi,Eddie Hung,Minwoo Kang,Alan Mishchenko,Jonathan W. Greene,John Wawrzynek	10.23919/DATE56975.2023.10137310
GEM-RL: Generalized Energy Management of Wearable Devices using Reinforcement Learning.	Toygun Basaklar,Yigit Tuncel,Suat Gumussoy,Ümit Y. Ogras	10.23919/DATE56975.2023.10137228
Establishing Dynamic Secure Sessions for ECQV Implicit Certificates in Embedded Systems.	Fikret Basic,Christian Steger,Robert Kofler	10.23919/DATE56975.2023.10137025
Efficient Parallelization of 5G-PUSCH on a Scalable RISC-V Many-Core Processor.	Marco Bertuletti,Yichao Zhang,Alessandro Vanelli-Coralli,Luca Benini	10.23919/DATE56975.2023.10137247
Real-Time Fully Unsupervised Domain Adaptation for Lane Detection in Autonomous Driving.	Kshitij Bhardwaj,Zishen Wan,Arijit Raychowdhury,Ryan Goldhahn	10.23919/DATE56975.2023.10136937
Exploiting Short Application Lifetimes for Low Cost Hardware Encryption in Flexible Electronics.	Nathaniel Bleier,Muhammad Husnain Mubarik,Suman Balaji,Francisco Rodriguez,Antony Sou,Scott White,Rakesh Kumar 0002	10.23919/DATE56975.2023.10137258
Metric Temporal Logic with Resettable Skewed Clocks.	Alberto Bombardelli,Stefano Tonetta	10.23919/DATE56975.2023.10137043
Autonomy-driven Emerging Directions in Software-defined Vehicles.	Unmesh D. Bordoloi,Samarjit Chakraborty,Markus Jochim,Prachi Joshi,Arvind Raghuraman,S. Ramesh	10.23919/DATE56975.2023.10136910
Exploiting assertions mining and fault analysis to guide RTL-level approximation.	Alberto Bosio,Samuele Germiniani,Graziano Pravadelli,Marcello Traiola	10.23919/DATE56975.2023.10136949
HADAS: Hardware-Aware Dynamic Neural Architecture Search for Edge Performance Scaling.	Halima Bouzidi,Mohanad Odema,Hamza Ouarnoughi,Mohammad Abdullah Al Faruque,Smaïl Niar	10.23919/DATE56975.2023.10137095
EuFRATE: European FPGA Radiation-hardened Architecture for Telecommunications.	Ludovica Bozzoli,Antonino Catanese,Emilio Fazzoletto,Eugenio Scarpa,Diana Goehringer,Sergio A. Pertuz,Lester Kalms,Cornelia Wulf,Najdet Charaf,Luca Sterpone,Sarah Azimi,Daniele Rizzieri,Salvatore Gabriele La Greca,David Merodio Codinachs,Stephen King	10.23919/DATE56975.2023.10137035
SAT-Based Quantum Circuit Adaptation.	Sebastian Brandhofer,Jinwoong Kim,Siyuan Niu,Nicholas T. Bronn	10.23919/DATE56975.2023.10137140
Processor Verification using Symbolic Execution: A RISC-V Case-Study.	Niklas Bruns,Vladimir Herdt,Rolf Drechsler	10.23919/DATE56975.2023.10137202
End-to-End DNN Inference on a Massively Parallel Analog In Memory Computing Architecture.	Nazareno Bruschi,Giuseppe Tagliavini,Angelo Garofalo,Francesco Conti 0001,Irem Boybat,Luca Benini,Davide Rossi	10.23919/DATE56975.2023.10137208
Energy-efficient Wearable-to-Mobile Offload of ML Inference for PPG-based Heart-Rate Estimation.	Alessio Burrello,Matteo Risso,Noemi Tomasello,Yukai Chen,Luca Benini,Enrico Macii,Massimo Poncino,Daniele Jahier Pagliari	10.23919/DATE56975.2023.10137129
EasiMask-Towards Efficient, Automated, and Secure Implementation of Masking in Hardware.	Fabian Buschkowski,Pascal Sasdrich,Tim Güneysu	10.23919/DATE56975.2023.10137330
Towards a Robust Multiply-Accumulate Cell in Photonics using Phase-Change Materials.	Raphael Cardoso,Clément Zrounba,Mohab Abdalla,Paul Jiménez,Mauricio Gomes de Queiroz,Benoît Charbonnier,Fabio Pavanello,Ian O&apos;Connor,Sébastien Le Beux	10.23919/DATE56975.2023.10137313
ISOP: Machine Learning-Assisted Inverse Stack-Up Optimization for Advanced Package Design.	Hyunsu Chae,Bhyrav Mutnury,Keren Zhu 0001,Douglas Wallace,Douglas Winterberg,Daniel De Araujo,Jay Reddy,Adam R. Klivans,David Z. Pan	10.23919/DATE56975.2023.10137055
Brain-Inspired Spatiotemporal Processing Algorithms for Efficient Event-Based Perception.	Biswadeep Chakraborty,Uday Kamal,Xueyuan She,Saurabh Dash,Saibal Mukhopadhyay	10.23919/DATE56975.2023.10136914
DTOC: integrating Deep-learning driven Timing Optimization into the state-of-the-art Commercial EDA tool.	Kyungjoon Chang,Jaehoon Ahn,Heechun Park,Kyu-Myung Choi,Taewhan Kim	10.23919/DATE56975.2023.10137234
An Ultra-Low-Power Serial Implementation for Sigmoid and Tanh Using CORDIC Algorithm.	Yaoxing Chang,Petar Jokic,Stéphane Emery,Luca Benini	10.23919/DATE56975.2023.10136960
A Safety-Guaranteed Framework for Neural-Network-Based Planners in Connected Vehicles under Communication Disturbance.	Kevin Kai-Chun Chang,Xiangguo Liu,Chung-Wei Lin,Chao Huang 0015,Qi Zhu 0002	10.23919/DATE56975.2023.10137184
ESRU: Extremely Low-Bit and Hardware-Efficient Stochastic Rounding Unit Design for Low-Bit DNN Training.	Sung-En Chang,Geng Yuan,Alec Lu,Mengshu Sun,Yanyu Li,Xiaolong Ma,Zhengang Li,Yanyue Xie,Minghai Qin,Xue Lin,Zhenman Fang,Yanzhi Wang	10.23919/DATE56975.2023.10137222
PEDAL: A Power Efficient GCN Accelerator with Multiple DAtafLows.	Yuhan Chen,Alireza Khadem,Xin He,Nishil Talati,Tanvir Ahmed Khan,Trevor N. Mudge	10.23919/DATE56975.2023.10137240
Smart Knowledge Transfer-based Runtime Power Management.	Lin Chen,Xiao Li,Fan Jiang,Chengeng Li,Jiang Xu 0001	10.23919/DATE56975.2023.10136902
Region-based Flash Caching with Joint Latency and Lifetime Optimization in Hybrid SMR Storage Systems.	Zhengang Chen,Guohui Wang,Zhi-Ping Shi 0002,Yong Guan,Tianyu Wang	10.23919/DATE56975.2023.10137148
Automated and Agile Design of Layout Hotspot Detector via Neural Architecture Search.	Zihao Chen,Fan Yang 0001,Li Shang,Xuan Zeng 0001	10.23919/DATE56975.2023.10137142
MA-Opt: Reinforcement Learning-based Analog Circuit Optimization using Multi-Actors.	Youngchang Choi,Minjeong Choi,Kyongsu Lee,Seokhyeong Kang	10.23919/DATE56975.2023.10136894
GraphIte: Accelerating Iterative Graph Algorithms on ReRAM Architectures via Approximate Computing.	Dwaipayan Choudhury,Ananth Kalyanaraman,Partha Pande 0001	10.23919/DATE56975.2023.10137001
Formal Analysis of Timing Diversity for Autonomous Systems.	Anika Christmann,Robin Hapka,Rolf Ernst	10.23919/DATE56975.2023.10137030
Equivalence Checking of System-Level and SPICE-Level Models of Static Nonlinear Circuits.	Kemal Çaglar Coskun,Muhammad Hassan 0002,Rolf Drechsler	10.23919/DATE56975.2023.10137179
Efficient Software Masking of AES through Instruction Set Extensions.	Songqiao Cui,Josep Balasch	10.23919/DATE56975.2023.10137150
A Hardware-Software Cooperative Interval-Replaying for FPGA-based Architecture Evaluation.	Hongwei Cui,Shuhao Liang,Yujie Cui,Weiqi Zhang,Honglan Zhan,Chun Yang,Xianhua Liu 0001,Xu Cheng 0001	10.23919/DATE56975.2023.10137049
Spoiler-Alert: Detecting Spoiler Attacks Using a Cuckoo Filter.	Jinhua Cui 0002,Yiyun Yin,Congcong Chen,Jiliang Zhang 0002	10.23919/DATE56975.2023.10137180
The Post-pandemic Effects on IoT for Safety: The Safe Place Project.	Federico Cunico,Luigi Capogrosso,Alberto Castellini,Francesco Setti,Patrik Pluchino,Filippo Zordan,Valeria Santus,Anna Spagnolli,Stefano Cordibella,Giambattista Gennari,Mauro Borgo,Alberto Sozza,Stefano Troiano,Roberto Flor,Andrea Zanella,Alessandro Farinelli,Luciano Gamberini,Marco Cristani	10.23919/DATE56975.2023.10136924
The CNN vs. SNN Event-camera Dichotomy and Perspectives For Event-Graph Neural Networks.	Thomas Dalgaty,Thomas Mesquida,Damien Joubert,Amos Sironi,Cyrille Soubeyrat,Pascal Vivet,Christoph Posch	10.23919/DATE56975.2023.10137023
Autonomous Hyperloop Control Architecture Design using MAPE-K.	Julian Demicoli,Laurin Prenzel,Sebastian Steinhorst	10.23919/DATE56975.2023.10137235
Exploration of Decision Sub-Network Architectures for FPGA-based Dynamic DNNs.	Anstasios Dimitriou,Mingyu Hu,Jonathon S. Hare,Geoff V. Merrett	10.23919/DATE56975.2023.10137302
Butterfly Effect Attack: Tiny and Seemingly Unrelated Perturbations for Object Detection.	Nguyen Anh Vu Doan,Arda Yüksel,Chih-Hong Cheng	10.23919/DATE56975.2023.10137164
Divide and Verify: Using a Divide-and-Conquer Strategy for Polynomial Formal Verification of Complex Circuits.	Rolf Drechsler,Alireza Mahzoon	10.23919/DATE56975.2023.10137149
CorrectNet: Robustness Enhancement of Analog In-Memory Computing for Neural Networks by Error Suppression and Compensation.	Amro Eldebiky,Grace Li Zhang,Georg Böcherer,Bing Li 0005,Ulf Schlichtmann	10.23919/DATE56975.2023.10137106
Countering Uncertainties in In-Memory-Computing Platforms with Statistical Training, Accuracy Compensation and Recursive Test.	Amro Eldebiky,Grace Li Zhang,Bing Li	10.23919/DATE56975.2023.10137328
The Cyber-Physical Metaverse - Where Digital Twins and Humans Come Together.	Dirk Elias,Dirk Ziegenbein,Philipp Mundhenk,Arne Hamann,Anthony Rowe 0001	10.23919/DATE56975.2023.10137285
Self-awareness in Cyber-Physical Systems: Recent Developments and Open Challenges.	Lukas Esterle,Nikil D. Dutt,Christian Gruhl,Peter R. Lewis 0001,Lucio Marcenaro,Carlo S. Regazzoni,Axel Jantsch	10.23919/DATE56975.2023.10137197
Binary ReRAM-based BNN first-layer implementation.	Mona Ezzadeen,Atreya Majumdar,Sigrid Thomas,Jean-Philippe Noël,Bastien Giraud,Marc Bocquet,François Andrieu,Damien Querlioz,Jean-Michel Portal	10.23919/DATE56975.2023.10137057
CEST: Computation-Efficient N:M Sparse Training for Deep Neural Networks.	Chao Fang,Wei Sun,Aojun Zhou,Zhongfeng Wang 0001	10.23919/DATE56975.2023.10137121
The SERRANO platform: Stepping towards seamless application development &amp; deployment in the heterogeneous edge-cloud continuum.	Aggelos Ferikoglou,Argyris Kokkinis,Dimitrios Danopoulos,Ioannis Oroutzoglou,Anastassios Nanos,Stathis Karanastasis,Márton Sipos,Javad Fadaie Ghotbi,Juan Jose Vegas Olmos,Dimosthenis Masouros,Kostas Siozios	10.23919/DATE56975.2023.10137039
Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory.	Bruno Ferres,O. Oulkaid,Ludovic Henrio,Mehdi Khosravian Ghadikolaei,Matthieu Moy,Gabriel Radanne,Pascal Raymond	10.23919/DATE56975.2023.10137147
Low-Throughput Event-Based Image Sensors and Processing.	Laurent Fesquet,Rosalie Tran,Xavier Lesage,Mohamed Akrarai,Stéphane Mancini,Gilles Sicard	10.23919/DATE56975.2023.10137168
Bitstream- Level Interconnect Fault Characterization for SRAM-based FPGAs.	Christian Fibich,Martin Horauer,Roman Obermaisser	10.23919/DATE56975.2023.10136911
WCET Analysis of Shared Caches in Multi -Core Architectures using Event-Arrival Curves.	Thilo L. Fischer,Heiko Falk	10.23919/DATE56975.2023.10137034
Hardware and Software Support for Mixed Precision Computing: a Roadmap for Embedded and HPC Systems.	William Fornaciari,Giovanni Agosta,Daniele Cattaneo 0002,Lev Denisov,Andrea Galimberti,Gabriele Magnani,Davide Zoni	10.23919/DATE56975.2023.10137092
Timing Predictability for SOME/IP-based Service-Oriented Automotive In-Vehicle Networks.	Enrico Fraccaroli,Prachi Joshi,Shengjie Xu,Khaja Shazzad,Markus Jochim,Samarjit Chakraborty	10.23919/DATE56975.2023.10137065
BOMIG: A Majority Logic Synthesis Framework for AQFP Logic.	Rongliang Fu,Junying Huang,Mengmeng Wang,Nobuyuki Yoshikawa,Bei Yu 0001,Tsung-Yi Ho,Olivia Chen	10.23919/DATE56975.2023.10137075
CLAP: Locality Aware and Parallel Triangle Counting with Content Addressable Memory.	Tianyu Fu 0004,Chiyue Wei,Zhenhua Zhu,Shang Yang,Zhongming Yu,Guohao Dai,Huazhong Yang,Yu Wang 0002	10.23919/DATE56975.2023.10136997
FastRW: A Dataflow-Efficient and Memory-Aware Accelerator for Graph Random Walk on FPGAs.	Yingxue Gao,Teng Wang,Lei Gong,Chao Wang 0003,Xi Li,Xuehai Zhou	10.23919/DATE56975.2023.10137297
Layer-Puzzle: Allocating and Scheduling Multi-task on Multi-core NPUs by Using Layer Heterogeneity.	Chengsi Gao,Ying Wang 0001,Cheng Liu 0008,Mengdi Wang,Weiwei Chen,Yinhe Han 0001,Lei Zhang	10.23919/DATE56975.2023.10137320
PumpChannel: An Efficient and Secure Communication Channel for Trusted Execution Environment on ARM-FPGA Embedded SoC.	Jingquan Ge,Yuekang Li,Yang Liu 0003,Yaowen Zheng,Yi Liu,Lida Zhao	10.23919/DATE56975.2023.10137170
Out-of-Step Pipeline for Gather/Scatter Instructions.	Yi Ge,Katsuhiro Yoda,Makiko Ito,Toshiyuki Ichiba,Takahide Yoshikawa,Ryota Shioya,Masahiro Goshima	10.23919/DATE56975.2023.10137119
Temperature Impact on Remote Power Side-Channel Attacks on Shared FPGAs.	Ognjen Glamocanin,Hajira Bazaz,Mathias Payer,Mirjana Stojilovic	10.23919/DATE56975.2023.10136979
REDRAW: Fast and Efficient Hardware Accelerator with Reduced Reads And Writes for 3D UNet.	Tom Glint,Manu Awasthi,Joycee Mekie	10.23919/DATE56975.2023.10137190
Analysis of Quantization Across DNN Accelerator Architecture Paradigms.	Tom Glint,Chandan Kumar Jha 0001,Manu Awasthi,Joycee Mekie	10.23919/DATE56975.2023.10136899
Synthesis with Explicit Dependencies.	Priyanka Golia,Subhajit Roy 0001,Kuldeep S. Meel	10.23919/DATE56975.2023.10137282
PetaOps/W edge-AI $\mu$ Processors: Myth or reality?	Manil Dev Gomony,Floran de Putter,Anteneh Gebregiorgis,Gianna Paulin,Linyan Mei,Vikram Jain,Said Hamdioui,Victor Sanchez,Tobias Grosser,Marc Geilen,Marian Verhelst,Friedemann Zenke,Frank K. Gürkaynak,Barry de Bruin,Sander Stuijk,Simon Davidson,Sayandip De,Mounir Ghogho,Alexandra Jimborean,Sherif Eissa,Luca Benini,Dimitrios Soudris,Rajendra Bishnoi,Sam Ainsworth 0001,Federico Corradi,Ouassim Karrakchou,Tim Güneysu,Henk Corporaal	10.23919/DATE56975.2023.10136926
Post-Silicon Optimization of a Highly Programmable 64-MHz PLL Achieving 2.7-5.7 μW.	Marco Gonzalez,David Bol	10.23919/DATE56975.2023.10137143
The First Concept and Real-world Deployment of a GPU-based Thermal Covert Channel: Attack and Countermeasures.	Jeferson González-Gómez,Kevin Cordero-Zuñiga,Lars Bauer,Jörg Henkel	10.23919/DATE56975.2023.10137090
Time Series-based Driving Event Recognition for Two Wheelers.	Sai Usha Nagasri Goparaju,L. Lakshmanan,Abhinav Navnit,Rahul B,Lovish B,Deepak Gangadharan,Aftab M. Hussain	10.23919/DATE56975.2023.10136944
Evaluation of heterogeneous AIoT Accelerators within VEDLIoT.	René Griessl,Florian Porrmann,Nils Kucza,Kevin Mika,Jens Hagemeyer,Martin Kaiser,Mario Porrmann,Marco Tassemeier,Marcel Flottmann,Fareed Qararyah,Muhammad Waqar Azhar,Pedro Trancoso,Daniel Ödman,Karol Gugala,Grzegorz Latosinski	10.23919/DATE56975.2023.10137021
HD-I-IoT: Hyperdimensional Computing for Resilient Industrial Internet of Things Analytics.	Onat Güngör,Tajana Rosing,Baris Aksanli	10.23919/DATE56975.2023.10137045
Fast STA Graph Partitioning Framework for Multi-GPU Acceleration.	Guannan Guo,Tsung-Wei Huang,Martin D. F. Wong	10.23919/DATE56975.2023.10137050
EvoLUTe: Evaluation of Look-Up-Table-based Fine-Grained IP Redaction.	Rui Guo,M. Sazadur Rahman,Hadi Mardani Kamali,Fahim Rahman,Farimah Farahmandi,Mark M. Tehranipoor	10.23919/DATE56975.2023.10137322
Maximizing Computing Accuracy on Resource-Constrained Architectures.	Van-Phu Ha,Olivier Sentieys	10.23919/DATE56975.2023.10136991
Reduce: A Framework for Reducing the Overheads of Fault-Aware Retraining.	Muhammad Abdullah Hanif,Muhammad Shafique 0001	10.23919/DATE56975.2023.10137268
On the Degree of Parallelism in Real-Time Scheduling of DAG Tasks.	Qingqiang He,Nan Guan,Mingsong Lv,Zonghua Gu 0001	10.23919/DATE56975.2023.10137259
Two-stage PCB Routing Using Polygon-based Dynamic Partitioning and MCTS.	Youbiao He,Hebi Li,Ge Luo 0002,Forrest Sheng Bao	10.23919/DATE56975.2023.10137062
PRIVE: Efficient RRAM Programming with Chip Verification for RRAM-based In-Memory Computing Acceleration.	Wangxin He,Jian Meng,Sujan Kumar Gonugondla,Shimeng Yu,Naresh R. Shanbhag,Jae-sun Seo	10.23919/DATE56975.2023.10137266
SoCFuzzer: SoC Vulnerability Detection using Cost Function enabled Fuzz Testing.	Muhammad Monir Hossain,Arash Vafaei,Kimia Zamiri Azar,Fahim Rahman,Farimah Farahmandi,Mark M. Tehranipoor	10.23919/DATE56975.2023.10137024
MAVFI: An End-to-End Fault Analysis Framework with Anomaly Detection and Recovery for Micro Aerial Vehicles.	Yu-Shun Hsiao,Zishen Wan,Tianyu Jia,Radhika Ghosal,Abdulrahman Mahmoud,Arijit Raychowdhury,David Brooks 0001,Gu-Yeon Wei,Vijay Janapa Reddi	10.23919/DATE56975.2023.10137246
A Decentralized Frontier Queue for Improving Scalability of Breadth-First-Search on GPUs.	Chou-Ying Hsieh,Po-Hsiu Cheng,Chia-Ming Chang,Sy-Yen Kuo	10.23919/DATE56975.2023.10137054
Accurate yet Efficient Stochastic Computing Neural Acceleration with High Precision Residual Fusion.	Yixuan Hu,Tengyu Zhang,Renjie Wei,Meng Li,Runsheng Wang,Yuan Wang 0001,Ru Huang	10.23919/DATE56975.2023.10136942
SERICO: Scheduling Real-Time I/O Requests in Computational Storage Drives.	Yun Huang,Nan Guan,Shuhan Bai,Tei-Wei Kuo,Chun Jason Xue	10.23919/DATE56975.2023.10137101
Reinforcement-Learning-Based Job-Shop Scheduling for Intelligent Intersection Management.	Shao-Ching Huang,Kai-En Lin,Cheng-Yen Kuo,Li-Heng Lin,Muhammed O. Sayin,Chung-Wei Lin	10.23919/DATE56975.2023.10137280
Data Freshness Optimization on Networked Intermittent Systems.	Hao-Jan Huang,Wen Sheng Lim,Chia-Heng Tu,Chun-Feng Wu,Yuan-Hao Chang 0001	10.23919/DATE56975.2023.10136912
ADEE-LID: Automated Design of Energy-Efficient Hardware Accelerators for Levodopa-Induced Dyskinesia Classifiers.	Martin Hurta,Vojtech Mrazek,Michaela Drahosova,Lukás Sekanina	10.23919/DATE56975.2023.10137079
HERMES: qualification of High pErformance pRogrammable Microprocessor and dEvelopment of Software ecosystem.	Nadia Ibellaatti,Edouard Lepape,Alp Kiliç,Kaya Akyel,Kassem Chouayakh,Fabrizio Ferrandi,Claudio Barone,Serena Curzel,Michele Fiorito,Giovanni Gozzi,Miguel Masmano,Ana Risquez Navarro,Manuel Muñoz,Vicente Nicolau Gallego,Patricia López Cueva,Jean-noel Letrillard,Franck Wartel	10.23919/DATE56975.2023.10136921
Content- and Lighting-Aware Adaptive Brightness Scaling for Improved Mobile User Experience.	Samuel Isuwa,David Amos,Amit Kumar Singh 0002,Bashir M. Al-Hashimi,Geoff V. Merrett	10.23919/DATE56975.2023.10136915
NimbleAI: Towards Neuromorphic Sensing-Processing 3D-integrated Chips.	Xabier Iturbe,Nassim Abderrahmane,Jaume Abella 0001,Sergi Alcaide,Eric Beyne,Henri-Pierre Charles,Christelle Charpin-Nicolle,Lars Chittka,Angélica Dávila,Arne Erdmann,Carles Estrada,Ander Fernández,Anna Fontanelli,José Flich,Gianluca Furano,Alejandro Hernán Gloriani,Erik Isusquiza,Radu Grosu,Carles Hernández 0001,Daniele Ielmini,David Jackson,Maha Kooli,Nicola Lepri,Bernabé Linares-Barranco,Jean-Loup Lachese,Eric Laurent,Menno Lindwer,Frank Linsenmaier,Mikel Luján,Karel Masarík,Nele Mentens,Orlando Moreira,Chinmay Nawghane,Luca Peres,Jean-Philippe Noel,Arash Pourtaherian,Christoph Posch,Peter Priller,Zdenek Prikryl,Felix Resch,Oliver Rhodes,Todor P. Stefanov,Moritz Storring,Michele Taliercio,Rafael Tornero,Marcel D. van de Burgwal,Geert Van der Plas,Elisa Vianello,Pavel Zaykov	10.23919/DATE56975.2023.10136952
Quo Vadis Signal? Automated Directionality Extraction for Post-Programming Verification of a Transistor-Level Programmable Fabric.	Apurva Jain,Thomas Broadfoot,Yiorgos Makris,Carl Sechen	10.23919/DATE56975.2023.10136928
Pipe-BD: Pipelined Parallel Blockwise Distillation.	Hongsun Jang,Jaewon Jung,Jaeyong Song,Joonsang Yu,Youngsok Kim,Jinho Lee	10.23919/DATE56975.2023.10137044
Synthesis and Utilization of Standard Cells Amenable to Gear Ratio of Gate-Metal Pitches for Improving Pin Accessibility.	Jooyeon Jeong,Sehyeon Chung,Kyeongrok Jo,Taewhan Kim	10.23919/DATE56975.2023.10137264
Jumping Shift: A Logarithmic Quantization Method for Low-Power CNN Acceleration.	Longxing Jiang,David Aledo,René van Leuken 0001	10.23919/DATE56975.2023.10137169
Accelerating Inference of 3D-CNN on ARMMany-core CPU via Hierarchical Model Partition.	Jiazhi Jiang,Zijiang Huang,Dan Huang,Jiangsu Du,Yutong Lu	10.23919/DATE56975.2023.10137299
Atomic but Lazy Updating with Memory-mapped Files for Persistent Memory.	Qisheng Jiang,Lei Jia,Chundong Wang 0001	10.23919/DATE56975.2023.10136994
Analysis and Optimization of Worst-Case Time Disparity in Cause-Effect Chains.	Xu Jiang 0004,Xiantong Luo,Nan Guan,Zheng Dong 0002,Shaoshan Liu,Wang Yi 0001	10.23919/DATE56975.2023.10137138
Scalable Scan-Chain-Based Extraction of Neural Network Models.	Shui Jiang,Seetal Potluri,Tsung-Yi Ho	10.23919/DATE56975.2023.10137156
Neural Network on the Edge: Efficient and Low Cost FPGA Implementation of Digital Predistortion in MIMO Systems.	Yiyue Jiang,Andrius Vaicaitis,Miriam Leeser,John Dooley	10.23919/DATE56975.2023.10137251
Warm-Boot Attack on Modern DRAMs.	Yichen Jiang,Shuo Wang,Renato Figueiredo,Yier Jin	10.23919/DATE56975.2023.10136888
A Novel Delay Calibration Method Considering Interaction between Cells and Wires.	Leilei Jin,Jiajie Xu,Wenjie Fu,Hao Yan,Xiao Shi,Ming Ling,Longxing Shi	10.23919/DATE56975.2023.10136932
Attacking ReRAM-based Architectures using Repeated Writes.	Biresh Kumar Joardar,Krishnendu Chakrabarty	10.23919/DATE56975.2023.10136903
TOFU: A Two-Step Floorplan Refinement Framework for Whitespace Reduction.	Shixiong Kai,Chak-Wa Pui,Fangzhou Wang,Shougao Jiang,Bin Wang 0034,Yu Huang,Jianye Hao	10.23919/DATE56975.2023.10137175
RoaD-RuNNer: Collaborative DNN partitioning and offloading on heterogeneous edge systems.	Andreas Kosmas Kakolyris,Manolis Katsaragakis,Dimosthenis Masouros,Dimitrios Soudris	10.23919/DATE56975.2023.10137279
SheLL: Shrinking eFPGA Fabrics for Logic Locking.	Hadi Mardani Kamali,Kimia Zamiri Azar,Farimah Farahmandi,Mark M. Tehranipoor	10.23919/DATE56975.2023.10137211
M5: Multi-modal Multi-task Model Mapping on Multi-FPGA with Accelerator Configuration Search.	Akshay Karkal Kamath,Stefan Abi-Karam,Ashwin Bhat,Cong Hao	10.23919/DATE56975.2023.10136962
AuxcellGen: A Framework for Autonomous Generation of Analog and Memory Unit Cells.	Sumanth Kamineni,Arvind K. Sharma,Ramesh Harjani,Sachin S. Sapatnekar,Benton H. Calhoun	10.23919/DATE56975.2023.10137270
High-Level Synthesis versus Hardware Construction.	Alexander Kamkin,Mikhail M. Chupilko,Mikhail Lebedev,Sergey A. Smolov,Georgi Gaydadjiev	10.23919/DATE56975.2023.10136904
A Coupled Battery State-of-Charge and Voltage Model for Optimal Control Applications.	Masoomeh Karami,Sajad Shahsavari,Eero Immonen,M. Hashem Haghbayan,Juha Plosila	10.23919/DATE56975.2023.10137028
Genetic Algorithm-based Framework for Layer-Fused Scheduling of Multiple DNNs on Multi-core Systems.	Sebastian Karl,Arne Symons,Nael Fasfous,Marian Verhelst	10.23919/DATE56975.2023.10137070
Minimum Unit Capacitance Calculation for Binary-Weighted Capacitor Arrays.	Nibedita Karmokar,Ramesh Harjani,Sachin S. Sapatnekar	10.23919/DATE56975.2023.10137063
The ZuSE-KI-Mobil AI Accelerator SoC: Overview and a Functional Safety Perspective.	Fabian Kempf,Julian Höfer,Tanja Harbaum,Jürgen Becker 0001,Nael Fasfous,Alexander Frickenstein,Hans-Jörg Vögel,Simon Friedrich,Robert Wittig,Emil Matús,Gerhard P. Fettweis,Matthias Lüders,Holger Blume,Jens Benndorf,Darius Grantz,Martin Zeller,Dietmar Engelke,Karl-Heinz Eickel	10.23919/DATE56975.2023.10137257
Quantised Neural Network Accelerators for Low-Power IDS in Automotive Networks.	Shashwat Khandelwal,Anneliese Walsh,Shanker Shreejith	10.23919/DATE56975.2023.10137016
Fast Performance Evaluation Methodology for High-speed Memory Interfaces.	Taehoon Kim,Yoona Lee,Woo-Seok Choi	10.23919/DATE56975.2023.10137192
Efficient Hyperdimensional Learning with Trainable, Quantizable, and Holistic Data Representation.	Jiseung Kim 0005,Hyunsei Lee,Mohsen Imani,Yeseong Kim	10.23919/DATE56975.2023.10137134
Routability Prediction using Deep Hierarchical Classification and Regression.	Daeyeon Kim,Jakang Lee,Seokhyeong Kang	10.23919/DATE56975.2023.10136974
Liveness-Aware Checkpointing of Arrays for Efficient Intermittent Computing.	Youngbin Kim,Yoojin Lim,Chaedeok Lim	10.23919/DATE56975.2023.10137060
Two-Stream Neural Network for Post-Layout Waveform Prediction.	Sanghwi Kim,Hyejin Shin,Hyunkyu Kim	10.23919/DATE56975.2023.10137286
Polynomial Formal Verification of Floating Point Adders.	Jan Kleinekathöfer,Alireza Mahzoon,Rolf Drechsler	10.23919/DATE56975.2023.10137166
Upheaving Self-Heating Effects from Transistor to Circuit Level using Conventional EDA Tool Flows.	Florian Klemme,Sami Salamin,Hussam Amrouch	10.23919/DATE56975.2023.10137162
Hardware-Aware Automated Neural Minimization for Printed Multilayer Perceptrons.	Argyris Kokkinis,Georgios Zervakis 0001,Kostas Siozios,Mehdi B. Tahoori,Jörg Henkel	10.23919/DATE56975.2023.10137161
Extending the Design Space of Dynamic Quantum Circuits for Toffoli based Network.	Abhoy Kole,Arighna Deb,Kamalika Datta,Rolf Drechsler	10.23919/DATE56975.2023.10137250
EMNAPE: Efficient Multi-Dimensional Neural Architecture Pruning for EdgeAI.	Hao Kong,Xiangzhong Luo,Shuo Huai,Di Liu 0002,Ravi Subramaniam,Christian Makaya,Qian Lin,Weichen Liu	10.23919/DATE56975.2023.10137122
Phalanx: Failure-Resilient Truck Platooning System.	Changjin Koo,Jaegeun Park,Taewook Ahn,Hongsuk Kim,Jong-Chan Kim,Yongsoon Eun	10.23919/DATE56975.2023.10137160
Pruning and Early-Exit Co-Optimization for CNN Acceleration on FPGAs.	Guilherme Korol,Michael Guilherme Jordan,Mateus Beck Rutzig,Jerónimo Castrillón,Antonio Carlos Schneider Beck	10.23919/DATE56975.2023.10137244
Multispectral Feature Fusion for Deep Object Detection on Embedded NVIDIA Platforms.	Thomas Kotrba,Martin Lechner,Omair Sarwar,Axel Jantsch	10.23919/DATE56975.2023.10137241
Cache Side-channel Attacks and Defenses of the Sliding Window Algorithm in TEEs.	Zili Kou,Sharad Sinha,Wenjian He,Wei Zhang 0012	10.23919/DATE56975.2023.10137116
Low-Cost First-Order Secure Boolean Masking in Glitchy Hardware.	Dilip S. V. Kumar,Josep Balasch,Benedikt Gierlichs,Ingrid Verbauwhede	10.23919/DATE56975.2023.10136920
Perspector: Benchmarking Benchmark Suites.	Sandeep Kumar,Abhisek Panda,Smruti R. Sarangi	10.23919/DATE56975.2023.10136940
Structural Generation of Virtual Prototypes for Smart Sensor Development in SystemC-AMS from Simulink Models.	Alexandra Küster,Rainer Dorsch,Christian Haubelt	10.23919/DATE56975.2023.10137224
Mobile Accelerator Exploiting Sparsity of Multi-Heads, Lines, and Blocks in Transformers in Computer Vision.	Eunji Kwon,Haena Song,Jihye Park,Seokhyeong Kang	10.23919/DATE56975.2023.10137099
Bio-inspired Autonomous Exploration Policies with CNN-based Object Detection on Nano-drones.	Lorenzo Lamberti,Luca Bompani,Victor Javier Kartsch,Manuele Rusci,Daniele Palossi,Luca Benini	10.23919/DATE56975.2023.10137154
Token Adaptive Vision Transformer with Efficient Deployment for Fine-Grained Image Recognition.	Chonghan Lee,Rita Brugarolas Brufau,Ke Ding,Vijaykrishnan Narayanan	10.23919/DATE56975.2023.10137239
Block Group Scheduling: A General Precision-scalable NPU Scheduling Technique with Capacity-aware Memory Allocation.	Seokho Lee,Younghyun Lee,Hyejun Kim,Taehoon Kim,Yongjun Park 0001	10.23919/DATE56975.2023.10137105
RL-Legalizer: Reinforcement Learning-based Cell Priority Optimization in Mixed-Height Standard Cell Legalization.	Sung-Yun Lee,Seonghyeon Park,Daeyeon Kim,Minjae Kim,Tuyen P. Le,Seokhyeong Kang	10.23919/DATE56975.2023.10136947
Co-Design of Topology, Scheduling, and Path Planning in Automated Warehouses.	Christopher Leet,Chanwook Oh,Michele Lora,Sven Koenig,Pierluigi Nuzzo 0002	10.23919/DATE56975.2023.10137069
Accelerating Gustavson-based SpMM on Embedded FPGAs with Element-wise Parallelism and Access Pattern-aware Caches.	Shiqing Li,Weichen Liu	10.23919/DATE56975.2023.10136958
MARB: Bridge the Semantic Gap between Operating System and Application Memory Access Behavior.	Haifeng Li,Ke Liu 0004,Ting Liang,Zuojun Li,Tianyue Lu,Yisong Chang,Hui Yuan,Yinben Xia,Yungang Bao,Mingyu Chen 0001,Yizhou Shan	10.23919/DATE56975.2023.10137018
RAWAtten: Reconfigurable Accelerator for Window Attention in Hierarchical Vision Transformers.	Wantong Li,Yandong Luo,Shimeng Yu	10.23919/DATE56975.2023.10137196
Maximizing the Potential of Custom RISC-V Vector Extensions for Speeding up SHA-3 Hash Functions.	Huimin Li 0004,Nele Mentens,Stjepan Picek	10.23919/DATE56975.2023.10137009
ObfusLock: An Efficient Obfuscated Locking Framework for Circuit IP Protection†.	You Li,Guannan Zhao,Yunqi He,Hai Zhou	10.23919/DATE56975.2023.10136964
VE-FIDES: Designing Trustworthy Supply Chains Using Innovative Fingerprinting Implementations.	Bernhard Lippmann,Joel Hatsch,Stefan Seidl,Detlef Houdeau,Niranjana Papagudi Subrahmanyam,Daniel Schneider,Malek Safieh,Anne Passarelli,Aliza Maftun,Michaela Brunner,Tim Music,Michael Pehl,Tauseef Siddiqui,Ralf Brederlow,Ulf Schlichtmann,Bjoern Driemeyer,Maurits Ortmanns,Robert Hesselbarth,Matthias Hiller	10.23919/DATE56975.2023.10137026
Privacy-by-Sensing with Time-domain Differentially-Private Compressed Sensing.	Jianbo Liu,Boyang Cheng,Pengyu Zeng,Steven Davis,Muya Chang,Ningyuan Cao	10.23919/DATE56975.2023.10137205
Fault Model Analysis of DRAM under Electromagnetic Fault Injection Attack.	Qiang Liu 0011,Longtao Guo,Honghui Tang	10.23919/DATE56975.2023.10137146
Light Flash Write for Efficient Firmware Update on Energy-harvesting IoT Devices.	Songran Liu,Mingsong Lv,Wei Zhang 0173,Xu Jiang,Chuancai Gu,Tao Yang,Wang Yi 0001,Nan Guan	10.23919/DATE56975.2023.10136990
A Lightweight and Adaptive Cache Allocation Scheme for Content Delivery Networks.	Ke Liu,Hua Wang,Ke Zhou,Cong Li	10.23919/DATE56975.2023.10136922
Computing Effective Resistances on Large Graphs Based on Approximate Inverse of Cholesky Factor.	Zhiqiang Liu,Wenjian Yu	10.23919/DATE56975.2023.10137201
Memristor-Spikelearn: A Spiking Neural Network Simulator for Studying Synaptic Plasticity under Realistic Device and Circuit Behaviors.	Yuming Liu,Angel Yanguas-Gil,Sandeep Madireddy,Yanjing Li	10.23919/DATE56975.2023.10136938
TBERT: Dynamic BERT Inference with Top-k Based Predictors.	Zejian Liu,Kun Zhao,Jian Cheng 0001	10.23919/DATE56975.2023.10136977
SIMSnn: A Weight-Agnostic ReRAM-based Search-In-Memory Engine for SNN Acceleration.	Fangxin Liu,Wenbo Zhao,Zongwu Wang,Xiaokang Yang,Li Jiang 0002	10.23919/DATE56975.2023.10136973
Lossless Sparse Temporal Coding for SNN-based Classification of Time-Continuous Signals.	Johnson Loh,Tobias Gemmeke	10.23919/DATE56975.2023.10137112
The Next Era for Chiplet Innovation.	Gabriel H. Loh,Raja Swaminathan	10.23919/DATE56975.2023.10137172
Fast Behavioural RTL Simulation of 10B Transistor SoC Designs with Metro-Mpi.	Guillem López-Paradís,Brian Li,Adrià Armejach,Stefan Wallentowitz,Miquel Moretó,Jonathan Balkind	10.23919/DATE56975.2023.10137080
NAF: Deeper Network/Accelerator Co-Exploration for Customizing CNNs on FPGA.	Wenqi Lou,Jiaming Qian,Lei Gong,Xuan Wang,Chao Wang 0003,Xuehai Zhou	10.23919/DATE56975.2023.10137094
An Efficient Fault Injection Algorithm for Identifying Unimportant FFs in Approximate Computing Circuits.	Jiaxuan Lu,Yutaka Masuda,Tohru Ishihara	10.23919/DATE56975.2023.10137272
Towards High-Level Synthesis of Quantum Circuits.	Chao Lu,Christian Pilato,Kanad Basu	10.23919/DATE56975.2023.10137010
Center-of-delay: a new metric to drive timing margin against spatial variation in complex SOCs.	Christian Lütkemeyer,Anton Belov	10.23919/DATE56975.2023.10137326
Smart Hammering: A practical method of pinhole detection in MRAM memories.	Sina Bakhtavari Mamaghani,Christopher Münch,Jongsin Yun,Martin Keim,Mehdi Baradaran Tahoori	10.23919/DATE56975.2023.10137267
RankSearch: An Automatic Rank Search Towards Optimal Tensor Compression for Video LSTM Networks on Edge.	Changhai Man,Cheng Chang,Chenchen Ding,Ao Shen,Hongwei Ren,Ziyi Guan,Yuan Cheng,Shaobo Luo,Rumin Zhang,Ngai Wong,Hao Yu 0001	10.23919/DATE56975.2023.10137115
Fanout-Bounded Logic Synthesis for Emerging Technologies - A Top-Down Approach.	Dewmini Sudara Marakkalage,Giovanni De Micheli	10.23919/DATE56975.2023.10137314
TURBULENCE: Complexity-effective Out-of-order Execution on GPU with Distance-based ISA.	Reoma Matsuo,Toru Koizumi 0001,Hidetsugu Irie,Shuichi Sakai,Ryota Shioya	10.23919/DATE56975.2023.10137216
Electromigration-aware design technology co-optimization for SRAM in advanced technology nodes.	Mahta Mayahinia,Hsiao-Hsuan Liu,Subrat Mishra,Zsolt Tokei,Francky Catthoor,Mehdi B. Tahoori	10.23919/DATE56975.2023.10137008
MECALS: A Maximum Error Checking Technique for Approximate Logic Synthesis.	Chang Meng,Jiajun Sun,Yuqi Mai,Weikang Qian	10.23919/DATE56975.2023.10136950
Extended Abstract: Monitoring-based Thermal Management for Mixed-Criticality Systems.	Marcel Mettler,Martin Rapp,Heba Khdr,Daniel Mueller-Gritschneder,Jörg Renkel,Ulf Schlichtmann	10.23919/DATE56975.2023.10137137
Lattice Quantization.	Clément Metz,Thibault Allenet,Johannes C. Thiele,Antoine Dupret,Olivier Bichler	10.23919/DATE56975.2023.10137188
A Step Toward Safe Unattended Train Operations: A Pioneer Vital Control Module.	Giovanni Mezzina,Arturo Amendola,Mario Barbareschi,Salvatore De Simone,Grazia Mascellaro,Alberto Moriconi,Cataldo Luciano Saragaglia,Diana Serra,Daniela De Venuto	10.23919/DATE56975.2023.10137186
Stateful Energy Management for Multi-Source Energy Harvesting Transient Computing Systems.	Sergey Mileiko,Oktay Cetinkaya,Rishad A. Shafik,Domenico Balsamo	10.23919/DATE56975.2023.10137108
Table Re-Computation Based Low Entropy Inner Product Masking Scheme.	Jingdian Ming,Yongbin Zhou,Wei Cheng 0003,Huizhong Li	10.23919/DATE56975.2023.10136981
TransLib: A Library to Explore Transprecision Floating-Point Arithmetic on Multi-Core IoT End-Nodes.	Seyed Ahmad Mirsalari,Giuseppe Tagliavini,Davide Rossi,Luca Benini	10.23919/DATE56975.2023.10136916
ViX: Analysis-driven Compiler for Efficient Low-Precision Variational Inference.	Ashitabh Misra,Jacob Laurel,Sasa Misailovic	10.23919/DATE56975.2023.10137324
Compact Test Pattern Generation For Multiple Faults In Deep Neural Networks.	Dina A. Moussa,Michael Hefenbrock,Mehdi B. Tahoori	10.23919/DATE56975.2023.10137004
Energy-efficient NTT Design with One-bank SRAM and 2-D PE Array.	Jianan Mu,Huajie Tan,Jiawen Wu,Haotian Lu,Chip-Hong Chang,Shuai Chen,Shengwen Liang,Jing Ye 0001,Huawei Li 0001,Xiaowei Li 0001	10.23919/DATE56975.2023.10137059
Fully On-board Low-Power Localization with Multizone Time-of-Flight Sensors on Nano-UAVs.	Hanna Müller,Nicky Zimmerman,Tommaso Polonelli,Michele Magno,Jens Behley,Cyrill Stachniss,Luca Benini	10.23919/DATE56975.2023.10137327
RTLock: IP Protection using Scan-Aware Logic Locking at RTL.	Md Rafid Muttaki,Shyvagata Saha,Hadi Mardani Kamali,Fahim Rahman,Mark M. Tehranipoor,Farimah Farahmandi	10.23919/DATE56975.2023.10137136
CoFHEE: A Co-processor for Fully Homomorphic Encryption Execution.	Mohammed Nabeel 0001,Deepraj Soni,Mohammed Ashraf,Mizan Abraha Gebremichael,Homer Gamil,Eduardo Chielle,Ramesh Karri,Mihai Sanduleanu,Michail Maniatakos	10.23919/DATE56975.2023.10137020
Highlighting Two EM Fault Models While Analyzing a Digital Sensor Limitations.	Roukoz Nabhan,Jean-Max Dutertre,Jean-Baptiste Rigaud,Jean-Luc Danger,Laurent Sauvage	10.23919/DATE56975.2023.10137124
FPGA Acceleration of GCN in Light of the Symmetry of Graph Adjacency Matrix.	Gopikrishnan Raveendran Nair,Han-Sok Suh,Mahantesh Halappanavar,Frank Liu 0001,Jae-sun Seo,Yu Cao 0001	10.23919/DATE56975.2023.10137076
Robust Resistive Open Defect Identification Using Machine Learning with Efficient Feature Selection.	Zahra Paria Najafi-Haghi,Florian Klemme,Hanieh Jafarzadeh,Hussam Amrouch,Hans-Joachim Wunderlich	10.23919/DATE56975.2023.10136961
A Lightweight Congestion Control Technique for NoCs with Deflection Routing.	Shruti Yadav Narayana,Sumit K. Mandal,Raid Ayoub,Michael Kishinevsky,Ümit Y. Ogras	10.23919/DATE56975.2023.10136929
SCFI: State Machine Control-Flow Hardening Against Fault Attacks.	Pascal Nasahl,Martin Unterguggenberger,Rishub Nagpal,Robert Schilling,David Schrammel,Stefan Mangard	10.23919/DATE56975.2023.10137038
DeepCAM: A Fully CAM-based Inference Accelerator with Variable Hash Lengths for Energy-efficient Deep Neural Networks.	Duy-Thanh Nguyen,Abhiroop Bhattacharjee,Abhishek Moitra,Priyadarshini Panda	10.23919/DATE56975.2023.10137068
Cross Layer Design for the Predictive Assessment of Technology-Enabled Architectures.	Michael T. Niemier,X. S. Hu,L. Liu,Mohammad Mehdi Sharifi,Ian O&apos;Connor,David Atienza,Giovanni Ansaloni,Can Li,Asif Khan,Daniel C. Ralph	10.23919/DATE56975.2023.10136923
SPHERE-DNA: Privacy-Preserving Federated Learning for eHealth.	Jari Nurmi,Yinda Xu,Jani Boutellier,Bo Tan 0003	10.23919/DATE56975.2023.10137048
Efficient Approximation of Performance Spaces for Analog Circuits via Multi-Objective Optimization.	Benedikt Ohse,David Schreiber,Jürgen Kampe,Christopher Schneider	10.23919/DATE56975.2023.10137305
COMPACT: Co-processor for Multi-mode Precision-adjustable Non-linear Activation Functions.	Wenhui Ou,Zhuoyu Wu,Zheng Wang 0027,Chao Chen,Yongkui Yang	10.23919/DATE56975.2023.10137019
Exact Synthesis Based on Semi-Tensor Product Circuit Solver.	Hongyang Pan,Zhufei Chu	10.23919/DATE56975.2023.10137287
Resource Optimization with 5G Configured Grant Scheduling for Real-Time Applications.	Yungang Pan,Rouhollah Mahfouzi,Soheil Samii,Petru Eles,Zebo Peng	10.23919/DATE56975.2023.10137103
Developing an Ultra-low Power RISC-V Processor for Anomaly Detection.	Jina Park,Eunjin Choi,Kyungwon Lee,Jae-Jin Lee,Kyuseung Han,Woojoo Lee	10.23919/DATE56975.2023.10137003
UVMMU: Hardware-Offloaded Page Migration for Heterogeneous Computing.	Jihun Park,Donghun Jeong,Jungrae Kim	10.23919/DATE56975.2023.10137307
FELOPi: A Framework for Simulation and Evaluation of Post-Layout File Against Optical Probing.	Sajjad Parvin,Mehran Goli,Frank Sill Torres,Rolf Drechsler	10.23919/DATE56975.2023.10137295
ArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining.	Christodoulos Peltekis,Dionysios Filippas,Giorgos Dimitrakopoulos,Chrysostomos Nicopoulos,Dionisios N. Pnevmatikatos	10.23919/DATE56975.2023.10136913
AGDM: An Adaptive Granularity Data Migration Strategy for Hybrid Memory Systems.	Zhouxuan Peng,Dan Feng 0001,Jianxi Chen,Jing Hu,Chuang Huang	10.23919/DATE56975.2023.10137177
Securing a RISC-V architecture: A dynamic approach.	Sébastien Pillement,Maria Mendez Real,J. Pottier,T. Nieddu,B. Le Gal,Sébastien Faucou,Jean-Luc Béchennec,Mikaël Briday,Sylvain Girbal,Jimmy Le Rhun,Olivier Gilles,Daniel Gracia Pérez,A. Sintzoff,J. R. Coulon	10.23919/DATE56975.2023.10136972
Using High-Level Synthesis to model System Verilog procedural timing controls.	Luca Ezio Pozzoni,Fabrizio Ferrandi,Loris Mendola,Alfio Antonino Palazzo,Francesco Pappalardo 0002	10.23919/DATE56975.2023.10136907
CFU Playground: Want a faster ML processor? Do it yourself!	Shvetank Prakash,Tim Callahan,Joseph Bushagour,Colby R. Banbury,Alan V. Green,Pete Warden,Tim Ansell,Vijay Janapa Reddi	10.23919/DATE56975.2023.10137093
PIC-RAM: Process-Invariant Capacitive Multiplier Based Analog In Memory Computing in 6T SRAM.	Kailash Prasad,Aditya Biswas,Arpita Kabra,Joycee Mekie	10.23919/DATE56975.2023.10137338
Process Variation Resilient Current-Domain Analog In Memory Computing.	Kailash Prasad,Sai Shubham,Aditya Biswas,Joycee Mekie	10.23919/DATE56975.2023.10137088
MOELA: A Multi-Objective Evolutionary/Learning Design Space Exploration Framework for 3D Heterogeneous Manycore Platforms.	Sirui Qi,Yingheng Li,Sudeep Pasricha,Ryan Gary Kim	10.23919/DATE56975.2023.10137276
High-accuracy Low-power Reconfigurable Architectures for Decomposition-based Approximate Lookup Table.	Xingyue Qian,Chang Meng,Xiaolong Shen,Junfeng Zhao 0003,Leibin Ni,Weikang Qian	10.23919/DATE56975.2023.10136935
A Speed- and Energy-Driven Holistic Training Framework for Sparse CNN Accelerators.	Yuanchen Qu,Yu Ma,Pingqiang Zhou	10.23919/DATE56975.2023.10136946
SIGFuzz: A Framework for Discovering Microarchitectural Timing Side Channels.	Chathura Rajapaksha,Leila Delshadtehrani,Manuel Egele,Ajay Joshi	10.23919/DATE56975.2023.10136966
HUnTer: Hardware Underneath Trigger for Exploiting SoC-level Vulnerabilities.	Sree Ranjani Rajendran,Shams Tarek,Benjamin M. Hicks,Hadi Mardani Kamali,Farimah Farahmandi,Mark M. Tehranipoor	10.23919/DATE56975.2023.10137139
PECAN: A Product-Quantized Content Addressable Memory Network.	Jie Ran,Rui Lin,Jason Chun Lok Li,Jiajun Zhou,Ngai Wong	10.23919/DATE56975.2023.10137218
Motivating Agent-Based Learning for Bounding Time in Mixed-Criticality Systems.	Behnaz Ranjbar,Ali Hosseinghorban,Akash Kumar 0001	10.23919/DATE56975.2023.10137189
Learning-Oriented Reliability Improvement of Computing Systems From Transistor to Application Level.	Behnaz Ranjbar,Florian Klemme,Paul R. Genssler,Hussam Amrouch,Jinhyo Jung,Shail Dave,Hwisoo So,Kyongwoo Lee,Aviral Shrivastava,Ji-Yung Lin,Pieter Weckx,Subrat Mishra,Francky Catthoor,Dwaipayan Biswas,Akash Kumar 0001	10.23919/DATE56975.2023.10137182
MIRROR: MaxImizing the Re-usability of RTL thrOugh RTL to C CompileR.	Md. Imtiaz Rashid,Benjamin Carrion Schafer	10.23919/DATE56975.2023.10136925
Aiding to Multimedia Accelerators: A Hardware Design for Efficient Rounding of Binary Floating Point Numbers.	Mahendra Rathor,Vishesh Mishra,Urbi Chatterjee	10.23919/DATE56975.2023.10136931
MemPool Meets Systolic: Flexible Systolic Computation in a Large Shared-Memory Processor Cluster.	Samuel Riedel,Gua Hao Khov,Sergio Mazzola,Matheus A. Cavalcante,Renzo Andri,Luca Benini	10.23919/DATE56975.2023.10136909
Towards Efficient Neural Network Model Parallelism on Multi-FPGA Platforms.	David Rodriguez,Rafael Tornero,José Flich	10.23919/DATE56975.2023.10137117
Security Evaluation of a Hybrid CMOS/MRAM Ascon Hardware Implementation.	Nathan Roussel,Olivier Potin,Jean-Max Dutertre,Jean-Baptiste Rigaud	10.23919/DATE56975.2023.10137126
The TeamPlay Project: Analysing and Optimising Time, Energy, and Security for Cyber-Physical Systems.	Benjamin Rouxel,Christopher Brown 0002,Emad Ebeid,Kerstin Eder,Heiko Falk,Clemens Grelck,Jesper Holst,Shashank Jadhav,Yoann Marquer,Marcos Martinez de Alejandro,Kris Nikov,Ali Sahafi,Ulrik Pagh Schultz Lundquist,Adam Seewald,Vangelis Vassalos,Simon Wegener,Olivier Zendra	10.23919/DATE56975.2023.10137198
Improving Design Understanding of Processors leveraging Datapath Clustering.	Katharina Ruep,Daniel Große	10.23919/DATE56975.2023.10137027
Assessing Convolutional Neural Networks Reliability through Statistical Fault Injections.	Annachiara Ruospo,Gabriele Gavarini,Corrado De Sio,J. Guerrero,Luca Sterpone,Matteo Sonza Reorda,Ernesto Sánchez 0001,Riccardo Mariani,J. Aribido,Jyotika Athavale	10.23919/DATE56975.2023.10136998
Non-Profiled Side-Channel Assisted Fault Attack: A Case Study on DOMREP.	Sayandeep Saha,Prasanna Ravi,Dirmanto Jap,Shivam Bhasin	10.23919/DATE56975.2023.10137176
Run-time integrity monitoring of untrustworthy analog front-ends.	Heba Salem,Nigel P. Topham	10.23919/DATE56975.2023.10137087
AIrchitect: Automating Hardware Architecture and Mapping Optimization.	Ananda Samajdar,Jan Moritz Joseph,Tushar Krishna	10.23919/DATE56975.2023.10137333
Analog Coverage-driven Selection of Simulation Corners for AMS Integrated Circuits.	Sayandeep Sanyal,Aritra Hazra,Pallab Dasgupta,Scott Morrison,Sudhakar Surendran,Lakshmanan Balasubramanian,Mohammad Moshiur Rahman	10.23919/DATE56975.2023.10136993
MANTIS: Machine Learning-Based Approximate ModeliNg of RedacTed Integrated CircuitS.	Chaitali Sathe,Yiorgos Makris,Benjamin Carrion Schafer	10.23919/DATE56975.2023.10136971
Debugging Low Power Analog Neural Networks for Edge Computing.	Sascha Schmalhofer,Marwin Möller,Nikoletta Katsaouni,Marcel H. Schulz,Lars Hedrich	10.23919/DATE56975.2023.10137199
Polyglot Modal Models through Lingua Franca.	Alexander Schulz-Rosengarten,Reinhard von Hanxleden,Marten Lohstroh,Soroush Bateni,Edward A. Lee	10.23919/DATE56975.2023.10136890
PR-ESP: An Open-Source Platform for Design and Programming of Partially Reconfigurable SoCs.	Biruk B. Seyoum,Davide Giri,Kuan-Lin Chiu,Bryce Natter,Luca P. Carloni	10.23919/DATE56975.2023.10137141
Lightspeed Binary Neural Networks using Optical Phase-Change Materials.	Taha Shahroodi,Raphael Cardoso,Mahdi Zahedi,Stephan Wong,Alberto Bosio,Ian O&apos;Connor,Said Hamdioui	10.23919/DATE56975.2023.10137229
TIPLock: Key-Compressed Logic Locking using Through-Input-Programmable Lookup-Tables.	Kaveh Shamsi,Rajesh Kumar Datta	10.23919/DATE56975.2023.10137318
Efficient Software-Implemented HW Fault Tolerance for TinyML Inference in Safety-critical Applications.	Uzair Sharif,Daniel Mueller-Gritschneder,Rafael Stahl,Ulf Schlichtmann	10.23919/DATE56975.2023.10137207
Achieving Datacenter-scale Performance through Chiplet-based Manycore Architectures.	Harsh Sharma,Sumit K. Mandal,Janardhan Rao Doppa,Ümit Y. Ogras,Partha Pratim Pande	10.23919/DATE56975.2023.10137125
Thermal Management for S-NUCA Many-Cores via Synchronous Thread Rotations.	Yixian Shen,Sobhan Niknam,Anuj Pathania,Andy D. Pimentel	10.23919/DATE56975.2023.10136895
Temperature-Aware Sizing of Multi-Chip Module Accelerators for Multi-DNN Workloads.	Prachi Shukla,Derrick Aguren,Tom Burd,Ayse K. Coskun,John Kalamatianos	10.23919/DATE56975.2023.10137047
Federated Learning with Heterogeneous Models for On-device Malware Detection in IoT Networks.	Sanket Shukla,Setareh Rafatirad,Houman Homayoun,Sai Manoj Pudukotai Dinakarrao	10.23919/DATE56975.2023.10137288
Improving Reliability of Spiking Neural Networks through Fault Aware Threshold Voltage Optimization.	Ayesha Siddique,Khaza Anuarul Hoque	10.23919/DATE56975.2023.10136999
Exploiting Kernel Compression on BNNs.	Franyell Silfa,José-María Arnau,Antonio González 0001	10.23919/DATE56975.2023.10137052
BOMP- NAS: Bayesian Optimization Mixed Precision NAS.	David van Son,Floran de Putter,Sebastian Vogel,Henk Corporaal	10.23919/DATE56975.2023.10136968
PRADA: Point Cloud Recognition Acceleration via Dynamic Approximation.	Zhuoran Song,Heng Lu,Gang Li 0015,Li Jiang 0002,Naifeng Jing,Xiaoyao Liang	10.23919/DATE56975.2023.10137301
FPGA-Based Accelerator for Rank-Enhanced and Highly-Pruned Block-Circulant Neural Networks.	Haena Song,Jongho Yoon,Dohun Kim,Eunji Kwon,Tae-Hyun Oh,Seokhyeong Kang	10.23919/DATE56975.2023.10137111
Automated Energy-Efficient DNN Compression under Fine-Grain Accuracy Constraints.	Ourania Spantidi,Iraklis Anagnostopoulos	10.23919/DATE56975.2023.10136954
Information Processing Factory 2.0 - Self-awareness for Autonomous Collaborative Systems.	Nora Sperling,Alex Bendrick,Dominik Stöhrmann,Rolf Ernst,Bryan Donyanavard,Florian Maurer 0003,Oliver Lenke,Anmol Surhonne,Andreas Herkersdorf,Walaa Amer,Caio Batista de Melo,Ping-Xiang Chen,Quang Anh Hoang,Rachid Karami,Biswadip Maity,Paul Nikolian,Mariam Rakka,Dongjoo Seo,Saehanseul Yi,Minjun Seo,Nikil D. Dutt,Fadi J. Kurdahi	10.23919/DATE56975.2023.10137006
Digital Emulation of Oscillator Ising Machines.	Shreesha Sreedhara,Jaijeet Roychowdhury,Joachim Wabnig,Pavan Srinath	10.23919/DATE56975.2023.10137084
Ultra-Dense 3D Physical Design Unlocks New Architectural Design Points with Large Benefits.	Tathagata Srimani,Robert M. Radway,Jinwoo Kim,Kartik Prabhu,Dennis Rich,Carlo Gilardi,Priyanka Raina,Max M. Shulaker,Sung Kyu Lim,Subhasish Mitra	10.23919/DATE56975.2023.10137051
Scalable Coherent Optical Crossbar Architecture using PCM for AI Acceleration.	Daniel Sturm 0003,Sajjad Moazeni	10.23919/DATE56975.2023.10137248
Minimizing Communication Conflicts in Network-On-Chip Based Processing-In-Memory Architecture.	Hanbo Sun,Tongxin Xie,Zhenhua Zhu,Guohao Dai,Huazhong Yang,Yu Wang 0002	10.23919/DATE56975.2023.10137203
Class-based Quantization for Neural Networks.	Wenhao Sun,Grace Li Zhang,Huaxi Gu,Bing Li 0005,Ulf Schlichtmann	10.23919/DATE56975.2023.10137171
SteppingNet: A Stepping Neural Network with Incremental Accuracy Enhancement.	Wenhao Sun,Grace Li Zhang,Xunzhao Yin,Cheng Zhuo,Huaxi Gu,Bing Li 0005,Ulf Schlichtmann	10.23919/DATE56975.2023.10136943
Machine Learning Accelerators in 2.5D Chiplet Platforms with Silicon Photonics.	Febin Sunny,Ebadollah Taheri,Mahdi Nikdast,Sudeep Pasricha	10.23919/DATE56975.2023.10137317
Securing Heterogeneous 2.5D ICs Against IP Theft through Dynamic Interposer Obfuscation.	Jonti Talukdar,Arjun Chaudhuri,Jinwoo Kim,Sung Kyu Lim,Krishnendu Chakrabarty	10.23919/DATE56975.2023.10137145
Optimizing Data Migration for Garbage Collection in ZNS SSDs.	Zhenhua Tan,Linbo Long,Renping Liu,Congming Gao,Yi Jiang,Yan Liu	10.23919/DATE56975.2023.10137231
Hardware Efficient Weight-Binarized Spiking Neural Networks.	Chengcheng Tang,Jie Han 0001	10.23919/DATE56975.2023.10136955
Benchmarking Large Language Models for Automated Verilog RTL Code Generation.	Shailja Thakur,Baleegh Ahmad,Zhenxing Fan,Hammond Pearce,Benjamin Tan 0001,Ramesh Karri,Brendan Dolan-Gavitt,Siddharth Garg	10.23919/DATE56975.2023.10137086
Optimizing Industrial Applications for Heterogeneous HPC Systems: The OPTIMA Project Intermediate stage.	Dimitris Theodoropoulos,Olivier Michel,Pavlos Malakonakis,Konstantinos Georgopoulos,Giovanni Isotton,Dionisios N. Pnevmatikatos,Ioannis Papaefstathiou,Gino Perna,Marisa Zanotti,Panagiotis Miliadis,Panagiotis Mpakos,Chloe Alverti,Aggelos Ioannou,Max Engelen,Albert Njoroge Kahira,Iakovos Mavroidis	10.23919/DATE56975.2023.10136980
ZuSE Ki-Avf: Application-Specific AI Processor for Intelligent Sensor Signal Processing in Autonomous Driving.	Gia Bao Thieu,Sven Gesper,Guillermo Payá Vayá,Christoph Riggers,Oliver Renke,Till Fiedler,Jakob Marten,Tobias Stuckenberg,Holger Blume,Christian Weis,Lukas Steiner,Chirag Sudarshan,Norbert Wehn,Lennart M. Reimann,Rainer Leupers,Michael Beyer,Daniel Köhler,Alisa Jauch,Jan Micha Borrmann,Setareh Jaberansari,Tim Berthold,Meinolf Blawat,Markus Kock,Gregor Schewior,Jens Benndorf,Frederik Kautz,Hans-Martin Blüthgen,Christian Sauer 0001	10.23919/DATE56975.2023.10136978
A Practical Remote Power Attack on Machine Learning Accelerators in Cloud FPGAs.	Shanquan Tian,Shayan Moini,Daniel E. Holcomb,Russell Tessier,Jakub Szefer	10.23919/DATE56975.2023.10136956
SAT-MapIt: A SAT-based Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures.	Cristian Tirelli,Lorenzo Ferretti,Laura Pozzi	10.23919/DATE56975.2023.10137123
A machine-learning-guided framework for fault-tolerant DNNs.	Marcello Traiola,Angeliki Kritikakou,Olivier Sentieys	10.23919/DATE56975.2023.10137033
Design Enablement Flow for Circuits with Inherent Obfuscation based on Reconfigurable Transistors.	Jens Trommer,N. Bhattacharjee,Thomas Mikolajick,Sebastian Huhn 0001,Marcel Merten,M. E. Djeridane,Muhammad Hassan 0002,Rolf Drechsler,S. Rai,N. Kavand,A. Darjani,A. Kumar,V. Sessi,M. Drescher,S. Kolodinski,M. Wiatr	10.23919/DATE56975.2023.10136918
Built-in Self-Test and Built-in Self-Repair Strategies Without Golden Signature for Computing in Memory.	Yu-Chih Tsai,Wen-Chien Ting,Chia-Chun Wang,Chia-Cheng Chang,Ren-Shuo Liu	10.23919/DATE56975.2023.10137074
Towards Smart Cattle Farms: Automated Inspection of Cattle Health with Real-Life Data.	Yigit Tuncel,Toygun Basaklar,Mackenzie Smithyman,João Dórea,Vinícius Nunes De Gouvêa,Younghyun Kim 0001,Ümit Y. Ogras	10.23919/DATE56975.2023.10137281
Dynamic Task Remapping for Reliable CNN Training on ReRAM Crossbars.	Chung-Hsuan Tung,Biresh Kumar Joardar,Partha Pratim Pande,Janardhan Rao Doppa,Hai Helen Li,Krishnendu Chakrabarty	10.23919/DATE56975.2023.10137238
Energy-Efficient Bayesian Inference Using Near-Memory Computation with Memristors.	Clement Türck,Kamel-Eddine Harabi,Tifenn Hirtzlin,Elisa Vianello,Raphaël Laurent,Jacques Droulez,Pierre Bessière,Marc Bocquet,Jean-Michel Portal,Damien Querlioz	10.23919/DATE56975.2023.10137312
Towards Deep Learning-based Occupancy Detection Via WiFi Sensing in Unconstrained Environments.	Cristian Turetta,Geri Skenderi,Luigi Capogrosso,Florenc Demrozi,Philipp H. Kindt,Alejandro Masrur,Franco Fummi,Marco Cristani,Graziano Pravadelli	10.23919/DATE56975.2023.10137260
BAFFI: a bit-accurate fault injector for improved dependability assessment of FPGA prototypes.	Ilya Tuzov,David de Andrés,Juan-Carlos Ruiz-Garcia,Carles Hernández 0001	10.23919/DATE56975.2023.10137300
Quantum Measurement Discrimination using Cumulative Distribution Functions.	Zachery Utt,Daniel Volya,Prabhat Mishra 0001	10.23919/DATE56975.2023.10136989
HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC.	Luca Valente,Yvan Tortorella,Mattia Sinigaglia,Giuseppe Tagliavini,Alessandro Capotondi,Luca Benini,Davide Rossi	10.23919/DATE56975.2023.10137252
End-to-End Optimization of High-Density e-Skin Design: From Spiking Taxel Readout to Texture Classification.	Jiaqi Wang,Mark Daniel Alea,Jonah Van Assche,Georges G. E. Gielen	10.23919/DATE56975.2023.10137077
Mitigating Layout Dependent Effect-induced Timing Risk in Multi-Row-Height Detailed Placement.	Li-Chen Wang,Shao-Yun Fang	10.23919/DATE56975.2023.10137236
TAM: A Computing in Memory based on Tandem Array within STT-MRAM for Energy-Efficient Analog MAC Operation.	Jinkai Wang,Zhengkun Gu,Hongyu Wang,Zuolei Hao,Bojun Zhang,Weisheng Zhao,Yue Zhang	10.23919/DATE56975.2023.10137323
Expanding In-Cone Obfuscated Tree for Anti SAT Attack.	RuiJie Wang,Li-Nung Hsu,Yung-Chih Chen,TingTing Hwang	10.23919/DATE56975.2023.10137091
eF2lowSim: System-Level Simulator of eFlash-Based Compute-in-Memory Accelerators for Convolutional Neural Networks.	Jooho Wang,Sunwoo Kim 0002,Junsu Heo,Chester Sungchung Park	10.23919/DATE56975.2023.10137200
An Automated Verification Framework for HalideIR-Based Compiler Transformations.	Yanzhao Wang,Fei Xie,Zhenkun Yang,Jeremy Casas,Pasquale Cocchini,Jin Yang 0006	10.23919/DATE56975.2023.10137308
Quantization-Aware Neural Architecture Search with Hyperparameter Optimization for Industrial Predictive Maintenance Applications.	Nick van de Waterlaat,Sebastian Vogel,Hiram Rayo Torres Rodriguez,Willem P. Sanberg,Gerardo Daalderop	10.23919/DATE56975.2023.10137073
APUF Production Line Faults: Uniqueness and Testing.	Yeqi Wei,Wenjing Rao,Natasha Devroye	10.23919/DATE56975.2023.10137226
Dynamic Refinement of Hardware Assertion Checkers.	Hasini Witharana,Sahan Sanjaya,Prabhat Mishra 0001	10.23919/DATE56975.2023.10137306
Ditty: Directory-based Cache Coherence for Multicore Safety-critical Systems.	Zhuanhao Wu,Marat Bekmyrza,Nachiket Kapre,Hiren D. Patel	10.23919/DATE56975.2023.10136986
Hardware Trojans in eNVM Neuromorphic Devices.	Lingxi Wu,Rahul Sreekumar,Rasool Sharifi,Kevin Skadron,Mircea R. Stan,Ashish Venkat	10.23919/DATE56975.2023.10136984
ChiselFV: A Formal Verification Framework for Chisel.	Mufan Xiang,Yongjian Li,Yongxin Zhao	10.23919/DATE56975.2023.10137221
ImpactTracer: Root Cause Localization in Microservices Based on Fault Propagation Modeling.	Ru Xie,Jing Yang 0032,Jingying Li,Liming Wang	10.23919/DATE56975.2023.10137078
AI-Based Detection of Droplets and Bubbles in Digital Microfluidic Biochips.	Jianan Xu,Wenjie Fan,Jan Madsen,Georgi Plamenov Tanev,Luca Pezzarossa	10.23919/DATE56975.2023.10136887
FSL-HD: Accelerating Few-Shot Learning on ReRAM using Hyperdimensional Computing.	Weihong Xu,Jaeyoung Kang 0001,Tajana Rosing	10.23919/DATE56975.2023.10136901
Hierarchical Non-Structured Pruning for Computing-In-Memory Accelerators with Reduced ADC Resolution Requirement.	Wenlu Xue,Jinyu Bai,Sifan Sun,Wang Kang	10.23919/DATE56975.2023.10136975
High Performance and DNU-Recovery Spintronic Retention Latch for Hybrid MTJ/CMOS Technology.	Aibin Yan,Zhen Zhou,Liang Ding,Jie Cui 0004,Zhengfeng Huang,Xiaoqing Wen,Patrick Girard 0001	10.23919/DATE56975.2023.10136927
PIMPR: PIM-based Personalized Recommendation with Heterogeneous Memory Hierarchy.	Tao Yang,Hui Ma,Yilong Zhao,Fangxin Liu,Zhezhi He,Xiaoli Sun,Li Jiang 0002	10.23919/DATE56975.2023.10137249
Mitigating Heterogeneities in Federated Edge Learning with Resource- independence Aggregation.	Zhao Yang,Qingshuang Sun	10.23919/DATE56975.2023.10137277
FAGC: Free Space Fragmentation Aware GC Scheme based on Observations of Energy Consumption.	Lihua Yang,Zhipeng Tan,Fang Wang,Yang Xiao,Wei Zhang,Biao He	10.23919/DATE56975.2023.10137040
Out-of-channel data placement for balancing wear-out and I/O workloads in RAID-enabled SSDs.	Fan Yang,Chengqi Xiao,Jun Li 0062,Zhibing Sha,Zhigang Cai,Jianwei Liao	10.23919/DATE56975.2023.10136951
Fast and Accurate Wire Timing Estimation Based on Graph Learning.	Yuyang Ye,Tinghuan Chen,Yifei Gao,Hao Yan,Bei Yu 0001,Longxing Shi	10.23919/DATE56975.2023.10137233
An Effective and Efficient Heuristic for Rational-Weight Threshold Logic Gate Identification.	Ting-Yu Yeh,Yueh Cho,Yung-Chih Chen	10.23919/DATE56975.2023.10137017
Real-Time Acoustic Perception for Automotive Applications.	Jun Yin,Stefano Damiano,Marian Verhelst,Toon van Waterschoot,Andre Guntoro	10.23919/DATE56975.2023.10137209
Multiphysics Design and Simulation Methodology for Dense WDM Silicon Photonics.	Jinsung Youn,Luca Ramini,Zeqin Lu,Ahsan Alam,James Pond,Marco Fiorentino,Raymond G. Beausoleil	10.23919/DATE56975.2023.10137107
Device-Aware Test for Back-Hopping Defects in STT-MRAMs.	Sicong Yuan,Mottaqiallah Taouil,Moritz Fieback,Hanzhi Xun,Erik Jan Marinissen,Gouri Sankar Kar,Sidharth Rao,Sebastien Couet,Said Hamdioui	10.23919/DATE56975.2023.10137071
TPP: Accelerate Application Launch via Two-Phase Prefetching on Smartphone.	Ying Yuan,Zhipeng Tan,Shitong Wei,Lihua Yang,Wenjie Qi,Xuanzhi Wang,Cong Liu	10.23919/DATE56975.2023.10136908
SparseMEM: Energy-efficient Design for In-memory Sparse-based Graph Processing.	Mahdi Zahedi,Geert Custers,Taha Shahroodi,Georgi Gaydadjiev,Stephan Wong,Said Hamdioui	10.23919/DATE56975.2023.10137303
Energy-efficient Hardware Acceleration of Shallow Machine Learning Applications.	Ziqing Zeng,Sachin S. Sapatnekar	10.23919/DATE56975.2023.10137232
STAR: An Efficient Softmax Engine for Attention Model with RRAM Crossbar.	Yifeng Zhai,Bing Li,Bonan Yan,Jing Wang	10.23919/DATE56975.2023.10137271
High-Speed and Energy-Efficient Single-Port Content Addressable Memory to Achieve Dual-Port Operation.	Honglan Zhan,Chenxi Wang,Hongwei Cui,Xianhua Liu 0001,Feng Liu,Xu Cheng 0001	10.23919/DATE56975.2023.10137206
R-LDPC: Refining Behavior Descriptions in HLS to Implement High-throughput LDPC Decoder.	Yifan Zhang,Qiang Cao 0001,Jie Yao,Hong Jiang 0001	10.23919/DATE56975.2023.10136941
SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility.	Haoyi Zhang,Xiaohan Gao,Haoyang Luo,Jiahao Song,Xiyuan Tang,Junhua Liu,Yibo Lin,Runsheng Wang,Ru Huang	10.23919/DATE56975.2023.10137296
READ: Reliability-Enhanced Accelerator Dataflow Optimization using Critical Input Pattern Reduction.	Zuodong Zhang,Meng Li 0004,Yibo Lin,Runsheng Wang,Ru Huang	10.23919/DATE56975.2023.10137254
AXI-Pack: Near-Memory Bus Packing for Bandwidth-Efficient Irregular Workloads.	Chi Zhang,Paul Scheffler,Thomas Benz,Matteo Perotti,Luca Benini	10.23919/DATE56975.2023.10137243
Multidimensional Features Helping Predict Failures in Production SSD-Based Consumer Storage Systems.	Xinyan Zhang,Zhipeng Tan,Dan Feng,Qiang He,Wan Ju,Jiang Hao,Ji Zhang,Lihua Yang,Wenjie Qi	10.23919/DATE56975.2023.10137082
Adversarial Attack on Hyperdimensional Computing-based NLP Applications.	Sizhe Zhang,Zhao Wang,Xun Jiao	10.23919/DATE56975.2023.10137289
Rethinking NPN Classification from Face and Point Characteristics of Boolean Functions.	Jiaxi Zhang 0001,Shenggen Zheng,Liwei Ni,Huawei Li,Guojie Luo	10.23919/DATE56975.2023.10136889
Split Additive Manufacturing for Printed Neuromorphic Circuits.	Haibin Zhao,Michael Hefenbrock,Michael Beigl,Mehdi B. Tahoori	10.23919/DATE56975.2023.10136891
ENASA: Towards Edge Neural Architecture Search based on CIM acceleration.	Shixin Zhao,Songyun Qu,Ying Wang 0001,Yinhe Han	10.23919/DATE56975.2023.10137157
Highly-Bespoke Robust Printed Neuromorphic Circuits.	Haibin Zhao,Brojogopal Sapui,Michael Hefenbrock,Zhidong Yang,Michael Beigl,Mehdi B. Tahoori	10.23919/DATE56975.2023.10137298
DeepTH: Chip Placement with Deep Reinforcement Learning Using a Three-Head Policy Network.	Dengwei Zhao,Shuai Yuan,Yanan Sun 0003,Shikui Tu,Lei Xu 0001	10.23919/DATE56975.2023.10137100
A Rapid Reset 8-Transistor Physically Unclonable Function Utilising Power Gating.	Yujin Zheng,Alex Bystrov,Alex Yakovlev	10.23919/DATE56975.2023.10136995
Spatio-Temporal Modeling for Flash Memory Channels Using Conditional Generative Nets.	Simeng Zheng,Chih-Hui Ho,Wenyu Peng,Paul H. Siegel	10.23919/DATE56975.2023.10137015
STSearch: State Tracing-based Search Heuristics for RTL Validation.	Ziyue Zheng,Yangdi Lyu	10.23919/DATE56975.2023.10136970
XRing: A Crosstalk-Aware Synthesis Method for Wavelength-Routed Optical Ring Routers.	Zhidan Zheng,Mengchu Li,Tsun-Ming Tseng,Ulf Schlichtmann	10.23919/DATE56975.2023.10137181
Efficient Design Rule Checking with GPU Acceleration.	Wei Zhong,Zhenhua Feng,Zhuolun He,Weimin Wang,Yuzhe Ma,Bei Yu 0001	10.23919/DATE56975.2023.10137135
P-PIM: A Parallel Processing-in-DRAM Framework Enabling Row Hammer Protection.	Ranyang Zhou,Sepehr Tabrizchi,Mehrdad Morsali,Arman Roohi,Shaahin Angizi	10.23919/DATE56975.2023.10137204
ODLPIM: A Write-Optimized and Long-Lifetime ReRAM-Based Accelerator for Online Deep Learning.	Heng Zhou,Bing Wu 0001,Huan Cheng,Wei Zhao 0034,Xueliang Wei,Jinpeng Liu,Dan Feng 0001,Wei Tong 0001	10.23919/DATE56975.2023.10137130
OverlaPIM: Overlap Optimization for Processing In-Memory Neural Network Acceleration.	Minxuan Zhou,Xuan Wang,Tajana Rosing	10.23919/DATE56975.2023.10137223
UHS: An Ultra-fast Hybrid Storage Consolidating NVM and SSD in Parallel.	Qingsong Zhu,Qiang Cao 0001,Jie Yao	10.23919/DATE56975.2023.10137151
par-gem5: Parallelizing gem5&apos;s Atomic Mode.	Niko Zurstraßen,José Cubero-Cascante,Jan Moritz Joseph,Li Yichao,Xinghua Xie,Rainer Leupers	10.23919/DATE56975.2023.10137178
Design, Automation &amp; Test in Europe Conference &amp; Exhibition, DATE 2023, Antwerp, Belgium, April 17-19, 2023		10.23919/DATE56975.2023
