FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"DATA";
2"CLK";
3"TELLIE_PULSE";
4"V3P3\G";
5"EXT_TRIG<15>";
6"SMELLIE_DELAY";
7"V3P3\G";
8"JTAG_TMS";
9"JX1_SE_1";
10"VBAT";
11"JTAG_TDO";
12"JTAG_TCK";
13"GPIO5";
14"CNTRL_RDY";
15"SCALER<5>";
16"CNTRL_REG_CHK";
17"READ_CNTRL_REG_BIT";
18"SCALER<6>";
19"SCALER<4>";
20"TUBII_RT_OUT";
21"LE<1>";
22"VCC\G";
23"LE<0>";
24"GENERIC_DELAY_IN";
25"SMELLIE_PRE_DELAY";
26"TELLIE_PRE_DELAY";
27"LE<2>";
28"VCC\G";
29"EXT_TRIG<10>";
30"EXT_TRIG<9>";
31"EXT_TRIG<8>";
32"EXT_TRIG<11>";
33"EXT_TRIG<14>";
34"EXT_TRIG<13>";
35"EXT_TRIG<12>";
36"JX1_GUIDE_PIN2";
37"JTAG_TDI";
38"SPKR";
39"V3P3\G";
40"JX1_GUIDE_PIN1";
41"BCKP_CLK_IN_USE";
42"INIT#";
43"GPIO4";
44"GENERIC_PULSE";
45"CLOCKS_DATA_RDY";
46"GPIO3";
47"VCCIO_EN_O";
48"GPIO1";
49"VCC\G";
50"EXT_TRIG<4>";
51"EXT_TRIG<7>";
52"RESET_CLK";
53"EXT_TRIG<0>";
54"CLK100_IN";
55"EXT_TRIG<1>";
56"JX2_GUIDE_PIN1";
57"JX2_GUIDE_PIN2";
58"EXT_TRIG<2>";
59"EXT_TRIG<3>";
60"EXT_TRIG<5>";
61"EXT_TRIG<6>";
62"I2C_SDA";
63"JX2_SE_0";
64"CAEN_DATA_RDY";
65"GENERIC_DELAY_OUT";
66"PWR_GOOD";
67"GPIO0";
68"I2C_SCL";
69"GPIO2";
70"VCC\G";
71"V3P3\G";
72"V3P3\G";
73"VCC\G";
74"JX2_SE_1";
75"GND\G";
76"MZ_HAPPY";
77"UN$1$LEDL$I102$A";
78"PWR_EN";
79"JX1_SE_0";
80"CARRIER_SRST#";
81"FPGA_DONE";
82"TELLIE_DELAY";
83"SMELLIE_PULSE";
84"SYNC24";
85"GT";
86"SYNC24_MZ";
87"GND\G";
88"V3P3\G";
89"SYNC";
90"MTCA_MIMIC_TRIG1";
91"MTCA_MIMIC_TRIG2";
92"SYNC_MZ";
93"MTCA_MIMIC_DATA_RDY";
94"GND\G";
95"GT_MZ";
96"MTCA_MIMIC_TRIG1_MZ";
97"MTCA_MIMIC_TRIG2_MZ";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"40;
"100"
$PN"100"0;
"96"
$PN"96"94;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"94;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"39;
"76"
$PN"76"0;
"78"
$PN"78"39;
"74"
$PN"74"0;
"72"
$PN"72"94;
"70"
$PN"70"0;
"66"
$PN"66"94;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"22;
"58"
$PN"58"22;
"56"
$PN"56"0;
"52"
$PN"52"94;
"50"
$PN"50"82;
"54"
$PN"54"6;
"48"
$PN"48"83;
"46"
$PN"46"94;
"42"
$PN"42"38;
"40"
$PN"40"94;
"44"
$PN"44"3;
"38"
$PN"38"2;
"36"
$PN"36"1;
"34"
$PN"34"94;
"32"
$PN"32"93;
"30"
$PN"30"96;
"28"
$PN"28"94;
"26"
$PN"26"97;
"24"
$PN"24"95;
"22"
$PN"22"94;
"20"
$PN"20"92;
"18"
$PN"18"86;
"16"
$PN"16"94;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"9;
"8"
$PN"8"81;
"6"
$PN"6"80;
"4"
$PN"4"37;
"2"
$PN"2"8;
"101"
$PN"101"36;
"99"
$PN"99"0;
"95"
$PN"95"94;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"94;
"87"
$PN"87"0;
"83"
$PN"83"5;
"81"
$PN"81"35;
"79"
$PN"79"4;
"75"
$PN"75"34;
"77"
$PN"77"94;
"73"
$PN"73"33;
"71"
$PN"71"94;
"69"
$PN"69"32;
"65"
$PN"65"94;
"67"
$PN"67"31;
"63"
$PN"63"30;
"61"
$PN"61"29;
"59"
$PN"59"28;
"57"
$PN"57"28;
"55"
$PN"55"27;
"51"
$PN"51"94;
"49"
$PN"49"23;
"53"
$PN"53"21;
"47"
$PN"47"0;
"45"
$PN"45"94;
"41"
$PN"41"0;
"39"
$PN"39"94;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"94;
"31"
$PN"31"24;
"29"
$PN"29"0;
"27"
$PN"27"94;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"94;
"19"
$PN"19"26;
"15"
$PN"15"94;
"17"
$PN"17"25;
"13"
$PN"13"0;
"9"
$PN"9"79;
"11"
$PN"11"0;
"5"
$PN"5"78;
"7"
$PN"7"10;
"3"
$PN"3"11;
"1"
$PN"1"12;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(700,3175)","2","standard","I100";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"15;
%"OUTPORT"
"1","(700,2975)","2","standard","I101";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"LED_L"
"1","(525,3475)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE";
"A\NAC"
$PN"2"77;
"B\NAC"
$PN"1"75;
%"RSMD0805"
"1","(750,3475)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"77;
"B<0>"
$PN"2"76;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"88;
"GND"
$PN"7"87;
"Y6"
$PN"12"0;
"Y5"
$PN"10"97;
"Y4"
$PN"8"96;
"Y3"
$PN"6"95;
"Y2"
$PN"4"92;
"Y1"
$PN"2"86;
"A6"
$PN"13"91;
"A5"
$PN"11"91;
"A4"
$PN"9"90;
"A3"
$PN"5"85;
"A2"
$PN"3"89;
"A1"
$PN"1"84;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"84;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"89;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"85;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"90;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"91;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I110";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"93;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"86;
"B<0>"
$PN"2"7;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"92;
"B<0>"
$PN"2"7;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"95;
"B<0>"
$PN"2"7;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"97;
"B<0>"
$PN"2"7;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"96;
"B<0>"
$PN"2"7;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"88;
"A<0>"
$PN"1"87;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"38;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"82;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"6;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"56;
"100"
$PN"100"0;
"96"
$PN"96"75;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"75;
"88"
$PN"88"0;
"84"
$PN"84"55;
"82"
$PN"82"58;
"80"
$PN"80"72;
"76"
$PN"76"59;
"78"
$PN"78"72;
"74"
$PN"74"53;
"72"
$PN"72"75;
"70"
$PN"70"60;
"66"
$PN"66"75;
"68"
$PN"68"61;
"64"
$PN"64"51;
"62"
$PN"62"50;
"60"
$PN"60"49;
"58"
$PN"58"49;
"56"
$PN"56"0;
"52"
$PN"52"75;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"75;
"42"
$PN"42"0;
"40"
$PN"40"75;
"44"
$PN"44"0;
"38"
$PN"38"14;
"36"
$PN"36"17;
"34"
$PN"34"75;
"32"
$PN"32"16;
"30"
$PN"30"15;
"28"
$PN"28"75;
"26"
$PN"26"18;
"24"
$PN"24"19;
"22"
$PN"22"75;
"20"
$PN"20"20;
"18"
$PN"18"76;
"16"
$PN"16"75;
"14"
$PN"14"74;
"12"
$PN"12"73;
"10"
$PN"10"47;
"8"
$PN"8"13;
"6"
$PN"6"46;
"4"
$PN"4"48;
"2"
$PN"2"62;
"101"
$PN"101"57;
"99"
$PN"99"0;
"95"
$PN"95"75;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"75;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"71;
"75"
$PN"75"0;
"77"
$PN"77"75;
"73"
$PN"73"0;
"71"
$PN"71"75;
"69"
$PN"69"0;
"65"
$PN"65"75;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"70;
"57"
$PN"57"70;
"55"
$PN"55"0;
"51"
$PN"51"75;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"52;
"45"
$PN"45"75;
"41"
$PN"41"54;
"39"
$PN"39"75;
"43"
$PN"43"41;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"75;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"75;
"25"
$PN"25"45;
"23"
$PN"23"65;
"21"
$PN"21"75;
"19"
$PN"19"44;
"15"
$PN"15"75;
"17"
$PN"17"64;
"13"
$PN"13"63;
"9"
$PN"9"42;
"11"
$PN"11"66;
"5"
$PN"5"69;
"7"
$PN"7"43;
"3"
$PN"3"67;
"1"
$PN"1"68;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"25;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"29;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"50;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"51;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"61;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"53;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"59;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"58;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"55;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"54;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"64;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"44;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"65;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"45;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"52;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"OUTPORT"
"1","(700,3025)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"17;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"83;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"INPORT"
"1","(700,3125)","0","standard","I99";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
END.
