INFO: [VRFC 10-2263] Analyzing Verilog file "E:/university/jizushiyan/10_final/10_final.srcs/sources_1/ip/RAM_D/sim/RAM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/university/jizushiyan/10_final/10_final.srcs/sources_1/ip/RAM_I/sim/RAM_I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_I
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/university/jizushiyan/10_final/10_final.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/university/jizushiyan/10_final/10_final.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/university/jizushiyan/10_final/10_final.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/university/jizushiyan/10_final/10_final.srcs/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/university/jizushiyan/10_final/10_final.srcs/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/university/jizushiyan/10_final/10_final.srcs/sources_1/new/ImmU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/university/jizushiyan/10_final/10_final.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/university/jizushiyan/10_final/10_final.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
