Running: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\fuse.exe -ise D:/FPGA/contadorBinarioUniversal/contadorBinarioUniversal.ise -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/FPGA/contadorBinarioUniversal/testbenchcontador_isim_beh.exe -prj D:/FPGA/contadorBinarioUniversal/testbenchcontador_beh.prj testbenchcontador glbl 
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/FPGA/contadorBinarioUniversal/contadorBinarioUniversal.v" into library work
Analyzing Verilog file "D:/FPGA/contadorBinarioUniversal/testbench2.v" into library work
Analyzing Verilog file "C:/Xilinx/11.1/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 88992 KB
Fuse CPU Usage: 155 ms
Compiling module contadorBinarioUniversal(N=3)
Compiling module testbenchcontador
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/FPGA/contadorBinarioUniversal/testbenchcontador_isim_beh.exe
Fuse Memory Usage: 91300 KB
Fuse CPU Usage: 187 ms
