{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1656937523072 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "verilog_outlines 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"verilog_outlines\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656937523103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656937523166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656937523166 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656937523463 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656937523494 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656937524056 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "184 214 " "No exact pin location assignment(s) for 184 pins of 214 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness1\[0\] " "Pin fullness1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness1[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness1\[1\] " "Pin fullness1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness1[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness1\[2\] " "Pin fullness1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness1[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness2\[0\] " "Pin fullness2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness2[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness2\[1\] " "Pin fullness2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness2[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness2\[2\] " "Pin fullness2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness2[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness3\[0\] " "Pin fullness3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness3[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness3\[1\] " "Pin fullness3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness3[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness3\[2\] " "Pin fullness3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness3[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness4\[0\] " "Pin fullness4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness4[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness4\[1\] " "Pin fullness4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness4[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fullness4\[2\] " "Pin fullness4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fullness4[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fullness4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[0\] " "Pin memory1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[1\] " "Pin memory1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[2\] " "Pin memory1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[3\] " "Pin memory1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[4\] " "Pin memory1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[5\] " "Pin memory1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[6\] " "Pin memory1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[7\] " "Pin memory1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[8\] " "Pin memory1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[9\] " "Pin memory1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[10\] " "Pin memory1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[10] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[11\] " "Pin memory1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[11] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[12\] " "Pin memory1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[12] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[13\] " "Pin memory1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[13] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[14\] " "Pin memory1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[14] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[15\] " "Pin memory1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[15] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[16\] " "Pin memory1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[16] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[17\] " "Pin memory1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[17] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[18\] " "Pin memory1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[18] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[19\] " "Pin memory1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[19] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[20\] " "Pin memory1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[20] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[21\] " "Pin memory1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[21] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[22\] " "Pin memory1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[22] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory1\[23\] " "Pin memory1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory1[23] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[0\] " "Pin memory2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[1\] " "Pin memory2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[2\] " "Pin memory2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[3\] " "Pin memory2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[4\] " "Pin memory2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[5\] " "Pin memory2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[6\] " "Pin memory2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[7\] " "Pin memory2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[8\] " "Pin memory2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[9\] " "Pin memory2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[10\] " "Pin memory2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[10] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[11\] " "Pin memory2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[11] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[12\] " "Pin memory2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[12] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[13\] " "Pin memory2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[13] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[14\] " "Pin memory2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[14] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[15\] " "Pin memory2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[15] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[16\] " "Pin memory2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[16] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[17\] " "Pin memory2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[17] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[18\] " "Pin memory2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[18] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[19\] " "Pin memory2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[19] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[20\] " "Pin memory2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[20] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[21\] " "Pin memory2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[21] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[22\] " "Pin memory2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[22] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory2\[23\] " "Pin memory2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory2[23] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[0\] " "Pin memory3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[1\] " "Pin memory3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[2\] " "Pin memory3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[3\] " "Pin memory3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[4\] " "Pin memory3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[5\] " "Pin memory3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[6\] " "Pin memory3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[7\] " "Pin memory3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[8\] " "Pin memory3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[9\] " "Pin memory3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[10\] " "Pin memory3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[10] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[11\] " "Pin memory3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[11] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[12\] " "Pin memory3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[12] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[13\] " "Pin memory3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[13] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[14\] " "Pin memory3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[14] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[15\] " "Pin memory3\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[15] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[16\] " "Pin memory3\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[16] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[17\] " "Pin memory3\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[17] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[18\] " "Pin memory3\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[18] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[19\] " "Pin memory3\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[19] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[20\] " "Pin memory3\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[20] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[21\] " "Pin memory3\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[21] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[22\] " "Pin memory3\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[22] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory3\[23\] " "Pin memory3\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory3[23] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory3[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[0\] " "Pin memory4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[1\] " "Pin memory4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[2\] " "Pin memory4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[3\] " "Pin memory4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[4\] " "Pin memory4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[5\] " "Pin memory4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[6\] " "Pin memory4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[7\] " "Pin memory4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[8\] " "Pin memory4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[9\] " "Pin memory4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[10\] " "Pin memory4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[10] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[11\] " "Pin memory4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[11] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[12\] " "Pin memory4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[12] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[13\] " "Pin memory4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[13] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[14\] " "Pin memory4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[14] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[15\] " "Pin memory4\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[15] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[16\] " "Pin memory4\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[16] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[17\] " "Pin memory4\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[17] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[18\] " "Pin memory4\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[18] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[19\] " "Pin memory4\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[19] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[20\] " "Pin memory4\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[20] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[21\] " "Pin memory4\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[21] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[22\] " "Pin memory4\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[22] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory4\[23\] " "Pin memory4\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { memory4[23] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory4[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[0\] " "Pin drop_count1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[1\] " "Pin drop_count1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[2\] " "Pin drop_count1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[3\] " "Pin drop_count1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[4\] " "Pin drop_count1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[5\] " "Pin drop_count1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[6\] " "Pin drop_count1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count1\[7\] " "Pin drop_count1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count1[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[0\] " "Pin drop_count2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[1\] " "Pin drop_count2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[2\] " "Pin drop_count2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[3\] " "Pin drop_count2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[4\] " "Pin drop_count2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[5\] " "Pin drop_count2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[6\] " "Pin drop_count2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count2\[7\] " "Pin drop_count2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count2[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[0\] " "Pin drop_count3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[1\] " "Pin drop_count3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[2\] " "Pin drop_count3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[3\] " "Pin drop_count3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[4\] " "Pin drop_count3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[5\] " "Pin drop_count3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[6\] " "Pin drop_count3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count3\[7\] " "Pin drop_count3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count3[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[0\] " "Pin drop_count4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[1\] " "Pin drop_count4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[2\] " "Pin drop_count4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[3\] " "Pin drop_count4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[4\] " "Pin drop_count4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[5\] " "Pin drop_count4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[6\] " "Pin drop_count4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drop_count4\[7\] " "Pin drop_count4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { drop_count4[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drop_count4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[0\] " "Pin input_count1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[1\] " "Pin input_count1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[2\] " "Pin input_count1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[3\] " "Pin input_count1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[4\] " "Pin input_count1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[5\] " "Pin input_count1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[6\] " "Pin input_count1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[7\] " "Pin input_count1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[8\] " "Pin input_count1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count1\[9\] " "Pin input_count1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count1[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[0\] " "Pin input_count2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[1\] " "Pin input_count2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[2\] " "Pin input_count2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[3\] " "Pin input_count2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[4\] " "Pin input_count2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[5\] " "Pin input_count2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[6\] " "Pin input_count2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[7\] " "Pin input_count2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[8\] " "Pin input_count2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count2\[9\] " "Pin input_count2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count2[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[0\] " "Pin input_count3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[1\] " "Pin input_count3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[2\] " "Pin input_count3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[3\] " "Pin input_count3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[4\] " "Pin input_count3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[5\] " "Pin input_count3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[6\] " "Pin input_count3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[7\] " "Pin input_count3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[8\] " "Pin input_count3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count3\[9\] " "Pin input_count3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count3[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[0\] " "Pin input_count4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[1\] " "Pin input_count4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[2\] " "Pin input_count4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[3\] " "Pin input_count4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[4\] " "Pin input_count4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[4] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[5\] " "Pin input_count4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[5] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[6\] " "Pin input_count4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[6] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[7\] " "Pin input_count4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[7] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[8\] " "Pin input_count4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[8] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_count4\[9\] " "Pin input_count4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { input_count4[9] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_count4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read\[2\] " "Pin read\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { read[2] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read\[0\] " "Pin read\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { read[0] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read\[1\] " "Pin read\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { read[1] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read\[3\] " "Pin read\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { read[3] } } } { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656937524650 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1656937524650 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1656937531488 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1656937531504 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1656937532223 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1656937532442 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937532457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "verilog_outlines.sdc " "Synopsys Design Constraints File file not found: 'verilog_outlines.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656937533145 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656937533145 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656937533160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656937533160 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656937533160 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656937533191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656937533191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656937533207 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656937533207 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656937533207 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656937533207 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656937533957 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1656937533973 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656937533973 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937534301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656937545161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937547699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656937547714 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656937558277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937558277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656937559839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1656937586309 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656937586309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:51 " "Fitter routing operations ending: elapsed time is 00:00:51" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937619263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1656937619263 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656937619263 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "17.23 " "Total time spent on timing analysis during the Fitter is 17.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1656937627215 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656937627355 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1656937627355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656937633147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656937633226 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1656937633226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656937638452 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656937646906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/output_files/verilog_outlines.fit.smsg " "Generated suppressed messages file D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/output_files/verilog_outlines.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656937648078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5605 " "Peak virtual memory: 5605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656937649423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 15:27:29 2022 " "Processing ended: Mon Jul 04 15:27:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656937649423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:07 " "Elapsed time: 00:02:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656937649423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656937649423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656937649423 ""}
