{"result": {"query": ":facetid:toc:\"db/conf/hotchips/hotchips2013.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "180.08"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "47", "@dc": "47", "@oc": "47", "@id": "40441366", "text": ":facetid:toc:db/conf/hotchips/hotchips2013.bht"}}, "hits": {"@total": "47", "@computed": "47", "@sent": "47", "@first": "0", "hit": [{"@score": "1", "@id": "3758896", "info": {"authors": {"author": [{"@pid": "11/7323", "text": "Ehsan K. Ardestani"}, {"@pid": "117/3152", "text": "Gabriel Southern"}, {"@pid": "208/8116", "text": "Jason Doung"}, {"@pid": "117/3173", "text": "Elnaz Ebrahimi 0001"}, {"@pid": "81/6097", "text": "Jose Renau"}]}, "title": "ESESC: A fast performance, power, and temperature multicore simulator.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/ArdestaniSDER13", "doi": "10.1109/HOTCHIPS.2013.7478330", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478330", "url": "https://dblp.org/rec/conf/hotchips/ArdestaniSDER13"}, "url": "URL#3758896"}, {"@score": "1", "@id": "3758897", "info": {"authors": {"author": [{"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}, {"@pid": "44/2557", "text": "Jan-Willem van de Waerdt"}]}, "title": "Welcome from general chairs.", "venue": "Hot Chips Symposium", "pages": "1-2", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/AsanovicW13", "doi": "10.1109/HOTCHIPS.2013.7478282", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478282", "url": "https://dblp.org/rec/conf/hotchips/AsanovicW13"}, "url": "URL#3758897"}, {"@score": "1", "@id": "3758898", "info": {"authors": {"author": [{"@pid": "40/6407", "text": "Michaela Blott"}, {"@pid": "31/537", "text": "Kees A. Vissers"}]}, "title": "Dataflow architectures for 10Gbps line-rate key-value-stores.", "venue": "Hot Chips Symposium", "pages": "1-25", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/BlottV13", "doi": "10.1109/HOTCHIPS.2013.7478311", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478311", "url": "https://dblp.org/rec/conf/hotchips/BlottV13"}, "url": "URL#3758898"}, {"@score": "1", "@id": "3758899", "info": {"authors": {"author": [{"@pid": "150/2224", "text": "Dan Bouvier"}, {"@pid": "208/8145", "text": "Ben Bates"}, {"@pid": "150/1866", "text": "Walter Fry"}, {"@pid": "150/2043", "text": "Sreekanth Godey"}]}, "title": "AMD &quot;kabini&quot; APU SOC.", "venue": "Hot Chips Symposium", "pages": "1-25", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/BouvierBFG13", "doi": "10.1109/HOTCHIPS.2013.7478299", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478299", "url": "https://dblp.org/rec/conf/hotchips/BouvierBFG13"}, "url": "URL#3758899"}, {"@score": "1", "@id": "3758900", "info": {"authors": {"author": {"@pid": "39/803", "text": "Ian Bratt"}}, "title": "HSA queueing.", "venue": "Hot Chips Symposium", "pages": "1-43", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Bratt13", "doi": "10.1109/HOTCHIPS.2013.7478289", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478289", "url": "https://dblp.org/rec/conf/hotchips/Bratt13"}, "url": "URL#3758900"}, {"@score": "1", "@id": "3758901", "info": {"authors": {"author": {"@pid": "94/9646", "text": "Michael Brody"}}, "title": "The use and abuse of patents in the semiconductor industry.", "venue": "Hot Chips Symposium", "pages": "1-79", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Brody13", "doi": "10.1109/HOTCHIPS.2013.7478316", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478316", "url": "https://dblp.org/rec/conf/hotchips/Brody13"}, "url": "URL#3758901"}, {"@score": "1", "@id": "3758902", "info": {"authors": {"author": [{"@pid": "208/8119", "text": "Gunnar Bublitz"}, {"@pid": "76/10459", "text": "Ralph Hasholzner"}, {"@pid": "56/3430", "text": "Christian Drewes"}]}, "title": "Power management challenges in wireless WAN SoCs.", "venue": "Hot Chips Symposium", "pages": "1-25", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/BublitzHD13", "doi": "10.1109/HOTCHIPS.2013.7478318", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478318", "url": "https://dblp.org/rec/conf/hotchips/BublitzHD13"}, "url": "URL#3758902"}, {"@score": "1", "@id": "3758903", "info": {"authors": {"author": {"@pid": "171/6681", "text": "Kristopher Carver"}}, "title": "Microprocessors for roots-of-trust.", "venue": "Hot Chips Symposium", "pages": "1-17", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Carver13", "doi": "10.1109/HOTCHIPS.2013.7478322", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478322", "url": "https://dblp.org/rec/conf/hotchips/Carver13"}, "url": "URL#3758903"}, {"@score": "1", "@id": "3758904", "info": {"authors": {"author": [{"@pid": "92/121", "text": "Marco Ceriani"}, {"@pid": "04/4818", "text": "Simone Secchi"}, {"@pid": "53/3654", "text": "Antonino Tumeo"}, {"@pid": "08/3380", "text": "Oreste Villa"}, {"@pid": "87/565", "text": "Gianluca Palermo"}]}, "title": "Exploring manycore multinode systems for irregular applications with FPGA prototyping.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/CerianiSTVP13", "doi": "10.1109/HOTCHIPS.2013.7478329", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478329", "url": "https://dblp.org/rec/conf/hotchips/CerianiSTVP13"}, "url": "URL#3758904"}, {"@score": "1", "@id": "3758905", "info": {"authors": {"author": {"@pid": "05/2118", "text": "Lucian Codrescu"}}, "title": "Qualcomm Hexagon DSP: An architecture optimized for mobile multimedia and communications.", "venue": "Hot Chips Symposium", "pages": "1-23", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Codrescu13", "doi": "10.1109/HOTCHIPS.2013.7478317", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478317", "url": "https://dblp.org/rec/conf/hotchips/Codrescu13"}, "url": "URL#3758905"}, {"@score": "1", "@id": "3758906", "info": {"authors": {"author": {"@pid": "c/RobertPColwell", "text": "Robert P. Colwell"}}, "title": "The chip design game at the end of Moore&apos;s law.", "venue": "Hot Chips Symposium", "pages": "1-16", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Colwell13", "doi": "10.1109/HOTCHIPS.2013.7478302", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478302", "url": "https://dblp.org/rec/conf/hotchips/Colwell13"}, "url": "URL#3758906"}, {"@score": "1", "@id": "3758907", "info": {"authors": {"author": {"@pid": "208/8112", "text": "Radoslav Danilak"}}, "title": "Design challenges in building an advanced NAND flash array controller for 19/20 nm MLC.", "venue": "Hot Chips Symposium", "pages": "1-12", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Danilak13", "doi": "10.1109/HOTCHIPS.2013.7478294", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478294", "url": "https://dblp.org/rec/conf/hotchips/Danilak13"}, "url": "URL#3758907"}, {"@score": "1", "@id": "3758908", "info": {"authors": {"author": [{"@pid": "72/1381", "text": "John D. Davis"}, {"@pid": "181/1421", "text": "Laura Caulfield"}, {"@pid": "97/3886", "text": "Steven Swanson"}]}, "title": "Flash trends: Challenges and future.", "venue": "Hot Chips Symposium", "pages": "1-42", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/DavisCS13", "doi": "10.1109/HOTCHIPS.2013.7478297", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478297", "url": "https://dblp.org/rec/conf/hotchips/DavisCS13"}, "url": "URL#3758908"}, {"@score": "1", "@id": "3758909", "info": {"authors": {"author": {"@pid": "48/6626", "text": "Peter De Dobbelaere"}}, "title": "Silicon Photonics Technology Platform for integration of optical IOs with ASICs.", "venue": "Hot Chips Symposium", "pages": "1-18", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Dobbelaere13", "doi": "10.1109/HOTCHIPS.2013.7478308", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478308", "url": "https://dblp.org/rec/conf/hotchips/Dobbelaere13"}, "url": "URL#3758909"}, {"@score": "1", "@id": "3758910", "info": {"authors": {"author": [{"@pid": "83/6387", "text": "Praveen Dongara"}, {"@pid": "35/8364", "text": "Lloyd Bircher"}, {"@pid": "208/8124", "text": "John Darilek"}]}, "title": "&quot;Richland&quot; client APU.", "venue": "Hot Chips Symposium", "pages": "1-27", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/DongaraBDD13", "doi": "10.1109/HOTCHIPS.2013.7478306", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478306", "url": "https://dblp.org/rec/conf/hotchips/DongaraBDD13"}, "url": "URL#3758910"}, {"@score": "1", "@id": "3758911", "info": {"authors": {"author": {"@pid": "121/2427", "text": "Marat Dukhan"}}, "title": "What a fast FPU means for algorithms: A story of vector elementary functions.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Dukhan13", "doi": "10.1109/HOTCHIPS.2013.7478327", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478327", "url": "https://dblp.org/rec/conf/hotchips/Dukhan13"}, "url": "URL#3758911"}, {"@score": "1", "@id": "3758912", "info": {"authors": {"author": [{"@pid": "139/9320", "text": "Mark Ewert"}, {"@pid": "32/11491", "text": "Prakash Iyer"}, {"@pid": "208/8231", "text": "Vandana Venkatesan"}]}, "title": "Hotchips 2013: Clovertrail+ Smartphone SoC platform.", "venue": "Hot Chips Symposium", "pages": "1-22", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/EwertIV13", "doi": "10.1109/HOTCHIPS.2013.7478301", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478301", "url": "https://dblp.org/rec/conf/hotchips/EwertIV13"}, "url": "URL#3758912"}, {"@score": "1", "@id": "3758913", "info": {"authors": {"author": {"@pid": "34/4662", "text": "David Flynn"}}, "title": "Flash adoption in the enterprise.", "venue": "Hot Chips Symposium", "pages": "1-15", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Flynn13", "doi": "10.1109/HOTCHIPS.2013.7478298", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478298", "url": "https://dblp.org/rec/conf/hotchips/Flynn13"}, "url": "URL#3758913"}, {"@score": "1", "@id": "3758914", "info": {"authors": {"author": [{"@pid": "f/MichaelJFlynn", "text": "Michael J. Flynn"}, {"@pid": "208/8206", "text": "Donald K. Newell"}]}, "title": "Welcome.", "venue": "Hot Chips Symposium", "pages": "1-2", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/FlynnN13", "doi": "10.1109/HOTCHIPS.2013.7478283", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478283", "url": "https://dblp.org/rec/conf/hotchips/FlynnN13"}, "url": "URL#3758914"}, {"@score": "1", "@id": "3758915", "info": {"authors": {"author": {"@pid": "76/6123", "text": "Benedict R. Gaster"}}, "title": "HSA memory model.", "venue": "Hot Chips Symposium", "pages": "1-42", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Gaster13", "doi": "10.1109/HOTCHIPS.2013.7478288", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478288", "url": "https://dblp.org/rec/conf/hotchips/Gaster13"}, "url": "URL#3758915"}, {"@score": "1", "@id": "3758916", "info": {"authors": {"author": {"@pid": "93/3629", "text": "Per Hammarlund"}}, "title": "4th generation IntelTM Core processor, codenamed Haswell.", "venue": "Hot Chips Symposium", "pages": "1-35", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Hammarlund13", "doi": "10.1109/HOTCHIPS.2013.7478321", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478321", "url": "https://dblp.org/rec/conf/hotchips/Hammarlund13"}, "url": "URL#3758916"}, {"@score": "1", "@id": "3758917", "info": {"authors": {"author": {"@pid": "133/5967", "text": "Amber Huffman"}}, "title": "Delivering the full potential of PCIe storage.", "venue": "Hot Chips Symposium", "pages": "1-24", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Huffman13", "doi": "10.1109/HOTCHIPS.2013.7478293", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478293", "url": "https://dblp.org/rec/conf/hotchips/Huffman13"}, "url": "URL#3758917"}, {"@score": "1", "@id": "3758918", "info": {"authors": {"author": [{"@pid": "208/8157", "text": "Zoe Jeffrey"}, {"@pid": "70/9455", "text": "Xiaojun Zhai"}, {"@pid": "42/2936", "text": "Faycal Bensaali"}, {"@pid": "74/4352", "text": "Reza Sotudeh"}, {"@pid": "89/3046", "text": "Aladdin M. Ariyaeeinia"}]}, "title": "Automatic number plate recognition system on an ARM-DSP and FPGA heterogeneous SoC platforms.", "venue": "Hot Chips Symposium", "pages": "1-9", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/JeffreyZBSA13", "doi": "10.1109/HOTCHIPS.2013.7478331", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478331", "url": "https://dblp.org/rec/conf/hotchips/JeffreyZBSA13"}, "url": "URL#3758918"}, {"@score": "1", "@id": "3758919", "info": {"authors": {"author": {"@pid": "99/275", "text": "David Kidd"}}, "title": "A 50% lower power ARM Cortex CPU using DDC technology with body bias.", "venue": "Hot Chips Symposium", "pages": "1-21", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Kidd13", "doi": "10.1109/HOTCHIPS.2013.7478307", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478307", "url": "https://dblp.org/rec/conf/hotchips/Kidd13"}, "url": "URL#3758919"}, {"@score": "1", "@id": "3758920", "info": {"authors": {"author": [{"@pid": "75/10926", "text": "Maysam Lavasani"}, {"@pid": "94/3793", "text": "Hari Angepat"}, {"@pid": "06/5295", "text": "Derek Chiou"}]}, "title": "An FPGA-based in-line accelerator for Memcached.", "venue": "Hot Chips Symposium", "pages": "1-23", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/LavasaniAC13", "doi": "10.1109/HOTCHIPS.2013.7478313", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478313", "url": "https://dblp.org/rec/conf/hotchips/LavasaniAC13"}, "url": "URL#3758920"}, {"@score": "1", "@id": "3758921", "info": {"authors": {"author": [{"@pid": "39/7588", "text": "Yunsup Lee"}, {"@pid": "77/5677", "text": "David Sheffield"}, {"@pid": "66/7074", "text": "Andrew Waterman"}, {"@pid": "43/4755", "text": "Michael J. Anderson"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}, {"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}]}, "title": "Measuring the gap between programmable and fixed-function accelerators: A case study on speech recognition.", "venue": "Hot Chips Symposium", "pages": "1-2", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/LeeSWAKA13", "doi": "10.1109/HOTCHIPS.2013.7478326", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478326", "url": "https://dblp.org/rec/conf/hotchips/LeeSWAKA13"}, "url": "URL#3758921"}, {"@score": "1", "@id": "3758922", "info": {"authors": {"author": [{"@pid": "47/2451", "text": "Mieszko Lis"}, {"@pid": "07/7750", "text": "Keun Sup Shim"}, {"@pid": "208/8137", "text": "Brandon Cho"}, {"@pid": "49/7863", "text": "Ilia A. Lebedev"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}]}, "title": "Hardware-level thread migration in a 110-core shared-memory multiprocessor.", "venue": "Hot Chips Symposium", "pages": "1-27", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/LisSCLD13", "doi": "10.1109/HOTCHIPS.2013.7478320", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478320", "url": "https://dblp.org/rec/conf/hotchips/LisSCLD13"}, "url": "URL#3758922"}, {"@score": "1", "@id": "3758923", "info": {"authors": {"author": [{"@pid": "97/2520", "text": "Yoshio Masubuchi"}, {"@pid": "s/AlanJaySmith", "text": "Alan Jay Smith"}]}, "title": "In memoriam.", "venue": "Hot Chips Symposium", "pages": "1-2", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/MasubuchiS13", "doi": "10.1109/HOTCHIPS.2013.7478284", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478284", "url": "https://dblp.org/rec/conf/hotchips/MasubuchiS13"}, "url": "URL#3758923"}, {"@score": "1", "@id": "3758924", "info": {"authors": {"author": {"@pid": "24/1315", "text": "Michael J. Miller"}}, "title": "Second generation bandwidth Engine\u00ae IC breaks 4.5 billion accesses/sec.", "venue": "Hot Chips Symposium", "pages": "1-21", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Miller13", "doi": "10.1109/HOTCHIPS.2013.7478314", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478314", "url": "https://dblp.org/rec/conf/hotchips/Miller13"}, "url": "URL#3758924"}, {"@score": "1", "@id": "3758925", "info": {"authors": {"author": [{"@pid": "15/5009", "text": "Noriyuki Miura"}, {"@pid": "119/1682", "text": "Yusuke Koizumi"}, {"@pid": "121/1636", "text": "Eiichi Sasaki"}, {"@pid": "91/9944", "text": "Yasuhiro Take"}, {"@pid": "60/6814", "text": "Hiroki Matsutani"}, {"@pid": "97/1102", "text": "Tadahiro Kuroda"}, {"@pid": "59/1558", "text": "Hideharu Amano"}, {"@pid": "119/1671", "text": "Ryuichi Sakamoto"}, {"@pid": "09/1604", "text": "Mitaro Namiki"}, {"@pid": "96/4754", "text": "Kimiyoshi Usami"}, {"@pid": "75/6674", "text": "Masaaki Kondo"}, {"@pid": "94/5594", "text": "Hiroshi Nakamura"}]}, "title": "A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/MiuraKSTMKASNUK13", "doi": "10.1109/HOTCHIPS.2013.7478328", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478328", "url": "https://dblp.org/rec/conf/hotchips/MiuraKSTMKASNUK13"}, "url": "URL#3758925"}, {"@score": "1", "@id": "3758926", "info": {"authors": {"author": {"@pid": "208/8103", "text": "Krishna Parat"}}, "title": "NAND technology.", "venue": "Hot Chips Symposium", "pages": "1-18", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Parat13", "doi": "10.1109/HOTCHIPS.2013.7478292", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478292", "url": "https://dblp.org/rec/conf/hotchips/Parat13"}, "url": "URL#3758926"}, {"@score": "1", "@id": "3758927", "info": {"authors": {"author": {"@pid": "47/4849", "text": "Babak A. Parviz"}}, "title": "Being in the moment with Google glass.", "venue": "Hot Chips Symposium", "pages": "1-22", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Parviz13", "doi": "10.1109/HOTCHIPS.2013.7478305", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478305", "url": "https://dblp.org/rec/conf/hotchips/Parviz13"}, "url": "URL#3758927"}, {"@score": "1", "@id": "3758928", "info": {"authors": {"author": [{"@pid": "208/8186", "text": "Milton Ribeiro"}, {"@pid": "53/4820", "text": "John Carey"}]}, "title": "5th generation touchscreen controller for mobile phones and tablets.", "venue": "Hot Chips Symposium", "pages": "1-11", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/RibeiroC13", "doi": "10.1109/HOTCHIPS.2013.7478319", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478319", "url": "https://dblp.org/rec/conf/hotchips/RibeiroC13"}, "url": "URL#3758928"}, {"@score": "1", "@id": "3758929", "info": {"authors": {"author": {"@pid": "97/4277", "text": "Phil Rogers"}}, "title": "Heterogeneous system architecture overview.", "venue": "Hot Chips Symposium", "pages": "1-41", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Rogers13", "doi": "10.1109/HOTCHIPS.2013.7478286", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478286", "url": "https://dblp.org/rec/conf/hotchips/Rogers13"}, "url": "URL#3758929"}, {"@score": "1", "@id": "3758930", "info": {"authors": {"author": {"@pid": "208/8223", "text": "Kevin Rowett"}}, "title": "Fast storage for big data - tutorial 2 implications of using flash devices in an enterprise storage server.", "venue": "Hot Chips Symposium", "pages": "1-23", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Rowett13", "doi": "10.1109/HOTCHIPS.2013.7478295", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478295", "url": "https://dblp.org/rec/conf/hotchips/Rowett13"}, "url": "URL#3758930"}, {"@score": "1", "@id": "3758931", "info": {"authors": {"author": {"@pid": "42/8110", "text": "Ben Sander"}}, "title": "HSAIL: Portable compiler IR for HSA.", "venue": "Hot Chips Symposium", "pages": "1-32", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Sander13", "doi": "10.1109/HOTCHIPS.2013.7478287", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478287", "url": "https://dblp.org/rec/conf/hotchips/Sander13"}, "url": "URL#3758931"}, {"@score": "1", "@id": "3758932", "info": {"authors": {"author": [{"@pid": "52/3461", "text": "John Sell"}, {"@pid": "18/5601", "text": "Patrick O&apos;Connor"}]}, "title": "Main SoC and XBOX one kinect.", "venue": "Hot Chips Symposium", "pages": "1-18", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/SellO13", "doi": "10.1109/HOTCHIPS.2013.7478300", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478300", "url": "https://dblp.org/rec/conf/hotchips/SellO13"}, "url": "URL#3758932"}, {"@score": "1", "@id": "3758933", "info": {"authors": {"author": {"@pid": "172/9864", "text": "Robert J. Sonnelitter"}}, "title": "IBM zEC12 processor subsystem.", "venue": "Hot Chips Symposium", "pages": "1-25", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Sonnelitter13", "doi": "10.1109/HOTCHIPS.2013.7478304", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478304", "url": "https://dblp.org/rec/conf/hotchips/Sonnelitter13"}, "url": "URL#3758933"}, {"@score": "1", "@id": "3758934", "info": {"authors": {"author": [{"@pid": "176/0892", "text": "Gavin Stark"}, {"@pid": "07/5312", "text": "Sakir Sezer"}]}, "title": "NFP-6xxx - a 22nm high-performance network flow processor for 200Gb/s Software Defined Networking.", "venue": "Hot Chips Symposium", "pages": "1-21", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/StarkS13", "doi": "10.1109/HOTCHIPS.2013.7478315", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478315", "url": "https://dblp.org/rec/conf/hotchips/StarkS13"}, "url": "URL#3758934"}, {"@score": "1", "@id": "3758935", "info": {"authors": {"author": [{"@pid": "208/8218", "text": "Ari Studnitzer"}, {"@pid": "08/325", "text": "Oskar Mencer"}]}, "title": "Going to the wire: The next generation financial risk management platform.", "venue": "Hot Chips Symposium", "pages": "1-26", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/StudnitzerM13", "doi": "10.1109/HOTCHIPS.2013.7478312", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478312", "url": "https://dblp.org/rec/conf/hotchips/StudnitzerM13"}, "url": "URL#3758935"}, {"@score": "1", "@id": "3758936", "info": {"authors": {"author": {"@pid": "12/7785", "text": "Jeff Stuecheli"}}, "title": "POWER8.", "venue": "Hot Chips Symposium", "pages": "1-20", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Stuecheli13", "doi": "10.1109/HOTCHIPS.2013.7478303", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478303", "url": "https://dblp.org/rec/conf/hotchips/Stuecheli13"}, "url": "URL#3758936"}, {"@score": "1", "@id": "3758937", "info": {"authors": {"author": {"@pid": "40/1197", "text": "Neil Vachharajani"}}, "title": "Flash in an enterprise storage array - 10x performance for less than disk.", "venue": "Hot Chips Symposium", "pages": "1-10", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Vachharajani13", "doi": "10.1109/HOTCHIPS.2013.7478296", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478296", "url": "https://dblp.org/rec/conf/hotchips/Vachharajani13"}, "url": "URL#3758937"}, {"@score": "1", "@id": "3758938", "info": {"authors": {"author": [{"@pid": "128/4192", "text": "Ali Vahidsafa"}, {"@pid": "73/6627", "text": "Sutikshan Bhutani"}]}, "title": "SPARC M6 Oracle&apos;s next generation processor for enterprise systems.", "venue": "Hot Chips Symposium", "pages": "1-37", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/VahidsafaB13", "doi": "10.1109/HOTCHIPS.2013.7478324", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478324", "url": "https://dblp.org/rec/conf/hotchips/VahidsafaB13"}, "url": "URL#3758938"}, {"@score": "1", "@id": "3758939", "info": {"authors": {"author": [{"@pid": "66/7074", "text": "Andrew Waterman"}, {"@pid": "39/7588", "text": "Yunsup Lee"}, {"@pid": "60/5149", "text": "Rimas Avizienis"}, {"@pid": "53/4687", "text": "Henry Cook"}, {"@pid": "p/DAPatterson", "text": "David A. Patterson 0001"}, {"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}]}, "title": "The RISC-V instruction set.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/WatermanLACPA13", "doi": "10.1109/HOTCHIPS.2013.7478332", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478332", "url": "https://dblp.org/rec/conf/hotchips/WatermanLACPA13"}, "url": "URL#3758939"}, {"@score": "1", "@id": "3758940", "info": {"authors": {"author": [{"@pid": "23/2936", "text": "Thomas Wicki"}, {"@pid": "208/8095", "text": "Jurgen Schulz"}]}, "title": "Bixby: The scalability and coherence directory ASIC in Oracle&apos;s highly scalable enterprise systems.", "venue": "Hot Chips Symposium", "pages": "1-34", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/WickiS13", "doi": "10.1109/HOTCHIPS.2013.7478325", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478325", "url": "https://dblp.org/rec/conf/hotchips/WickiS13"}, "url": "URL#3758940"}, {"@score": "1", "@id": "3758941", "info": {"authors": {"author": {"@pid": "28/4103", "text": "Toshio Yoshida"}}, "title": "SPARC64\u2122 X+: Fujitsu&apos;s next generation processor for UNIX servers.", "venue": "Hot Chips Symposium", "pages": "1-25", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Yoshida13", "doi": "10.1109/HOTCHIPS.2013.7478323", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478323", "url": "https://dblp.org/rec/conf/hotchips/Yoshida13"}, "url": "URL#3758941"}, {"@score": "1", "@id": "3856220", "info": {"title": "2013 IEEE Hot Chips 25 Symposium (HCS), Stanford University, CA, USA, August 25-27, 2013", "venue": "Hot Chips Symposium", "publisher": "IEEE", "year": "2013", "type": "Editorship", "key": "conf/hotchips/2013", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7469690/proceeding", "url": "https://dblp.org/rec/conf/hotchips/2013"}, "url": "URL#3856220"}]}}}