# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ASU_4bit.srcs/sources_1/new/ASU_4bit.vhd" \
"../../../../ASU_4bit.srcs/sources_1/imports/4-bit Add_Subtract unit/Full Adder/Full_Adder.srcs/sources_1/new/FA.vhd" \
"../../../../ASU_4bit.srcs/sources_1/imports/4-bit Add_Subtract unit/Half Adder/Half_Adder.srcs/sources_1/new/HA.vhd" \
"../../../../ASU_4bit.srcs/sim_1/new/TB_ASU_4bit.vhd" \

# Do not sort compile order
nosort
