Checking out Encounter license ...
SOC_Encounter_GXL 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p044.
sourcing /usr/cds/SoC81/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-s273_1 (32bit) 06/16/2009 02:26 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-s155 NR090610-1622/USR60-UB (database version 2.30, 78.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.12-s254_1 (32bit) 06/11/2009 13:55:16 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-s204_1 (32bit) Jun 10 2009 13:59:08 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.12-s010
--- Starting "First Encounter v08.10-s273_1" on Thu Oct 10 00:18:12 2013 (mem=62.1M) ---
--- Running on localhost.localdomain (i686 w/Linux 2.6.9-5.EL) ---
This version was compiled on Tue Jun 16 02:26:11 PDT 2009.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Default Total Res Scale Factor to 1.00
Set Detail Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
sourcing /root/.enc
Sourcing tcl/tk file "/root/.enc" ...
sourcing /root/.enc.color.tcl
Sourcing tcl/tk file "/root/.enc.color.tcl" ...
<CMD> loadConfig ./Default.conf
Reading config file - ./Default.conf

Loading Lef file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/header8m2t_V55.lef...

Loading Lef file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/fsc0h_d_generic_core.lef...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/fsc0h_d_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 400.
Initializing default via types and wire widths ...

Loading Lef file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/foc0h_a33_t33_generic_io.7m1t.lef...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically illegal.
Refer the LEF/DEF 5.5 and earlier Language Referece manual on how to define this statement. See file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/foc0h_a33_t33_generic_io.7m1t.lef at line 3642.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically illegal.
Refer the LEF/DEF 5.5 and earlier Language Referece manual on how to define this statement. See file /Back_End_Flow/Documentation/SoC_Encounter/LEF_files/foc0h_a33_t33_generic_io.7m1t.lef at line 3642.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Thu Oct 10 00:18:32 2013
viaInitial ends at Thu Oct 10 00:18:32 2013
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/output/hight.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.144.6.3 (Current mem = 192.637M, initial mem = 62.125M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=192.6M) ***
Top level cell is hight.
Reading max timing library '/Back_End_Flow/SoC_Encounter_UMC130_files/Maximum_Timing_Library/fsc0h_d_generic_core_ss1p08v125c.lib' ...
No function defined for cell 'ANTHD'. The cell will only be used for analysis.
 read 407 cells in library 'fsc0h_d_generic_core_ss1p08v125c' 
Reading max timing library '/Back_End_Flow/SoC_Encounter_UMC130_files/Maximum_Timing_Library/foc0h_a33_t33_generic_io_ss1p08v125c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA28SHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA28SHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA4GSHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA4GSHB' is not defined in the library
 read 10 cells in library 'foc0h_a33_t33_generic_io_ss1p08v125c' 
Reading min timing library '/Back_End_Flow/SoC_Encounter_UMC130_files/Minimum_Timing_Libraries/fsc0h_d_generic_core_ff1p32vm40c.lib' ...
No function defined for cell 'ANTHD'. The cell will only be used for analysis.
 read 407 cells in library 'fsc0h_d_generic_core_ff1p32vm40c' 
Reading min timing library '/Back_End_Flow/SoC_Encounter_UMC130_files/Minimum_Timing_Libraries/foc0h_a33_t33_generic_io_ff1p32vm40c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA28SHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA28SHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA4GSHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'IO' of cell 'ZMA4GSHB' is not defined in the library
 read 10 cells in library 'foc0h_a33_t33_generic_io_ff1p32vm40c' 
Reading max timing library '/Back_End_Flow/Documentation/SoC_Encounter/Typical_Timing_Libraries/fsc0h_d_generic_core_tt1p2v25c.lib' ...
No function defined for cell 'ANTHD'. The cell will only be used for analysis.
 read 407 cells in library 'fsc0h_d_generic_core_tt1p2v25c' 
Reading max timing library '/Back_End_Flow/Documentation/SoC_Encounter/Typical_Timing_Libraries/foc0h_a33_t33_generic_io_tt1p2v25c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA28SHB' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHA' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'O' of cell 'YA4GSHB' is not defined in the library
 read 10 cells in library 'foc0h_a33_t33_generic_io_tt1p2v25c' 
Reading min timing library '/Back_End_Flow/Documentation/SoC_Encounter/Typical_Timing_Libraries/fsc0h_d_generic_core_tt1p2v25c.lib' ...
No function defined for cell 'ANTHD'. The cell will only be used for analysis.
 read 407 cells in library 'fsc0h_d_generic_core_tt1p2v25c' 
Reading min timing library '/Back_End_Flow/Documentation/SoC_Encounter/Typical_Timing_Libraries/foc0h_a33_t33_generic_io_tt1p2v25c.lib' ...
 read 10 cells in library 'foc0h_a33_t33_generic_io_tt1p2v25c' 
*** End library_loading (cpu=0.51min, mem=111.8M, fe_cpu=0.69min, fe_mem=304.5M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell hight ...
*** Netlist is unique.
** info: there are 1737 modules.
** info: there are 1557 stdCell insts.

*** Memory Usage v0.144.6.3 (Current mem = 305.371M, initial mem = 62.125M) ***
CTE reading timing constraint file '../syn/output/hight.sdc' ...
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../syn/output/hight.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=311.0M) ***
*info - Done with setDoAssign with 32 assigns removed and 0 assigns could not be removed.
Total number of combinational cells: 276
Total number of sequential cells: 118
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFCKEHD BUFCHD BUFCKHHD BUFCKGHD BUFCKIHD BUFCKJHD BUFCKLHD BUFCKKHD BUFCKMHD BUFCKNHD BUFCKQHD BUFEHD BUFDHD BUFHHD BUFGHD BUFIHD BUFJHD BUFKHD BUFLHD BUFMHD BUFNHD BUFQHD
Total number of usable buffers: 22
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVCKDHD INVCHD INVCKGHD INVCKHHD INVCKIHD INVCKJHD INVCKKHD INVCKLHD INVCKMHD INVCKNHD INVCKQHD INVDHD INVGHD INVHHD INVJHD INVIHD INVKHD INVLHD INVMHD INVNHD INVQHD
Total number of usable inverters: 21
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELAKHD DELBKHD DELCKHD DELDKHD
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Reading IO assignment file "./hight.io" ...
**WARN: (SOCFP-3108):	Not enough space to accomodate the ios for side 'S' between io 'P[0]' and 'io C[63]'
**WARN: (SOCFP-3108):	Not enough space to accomodate the ios for side 'S' between io 'MK[0]' and 'io P[63]'
**WARN: (SOCFP-3108):	Not enough space to accomodate the ios for side 'S' between io 'MK[64]' and 'io MK[63]'
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: (SOCDC-1159):	Invalid input transition time. The default 0.1ps input transition time will be used.
Set Input Pin Transition Delay as 0.1 ps.
<CMD> commitConfig
**WARN: (SOCSYT-3034):	commitConfig can only be run once per session.
 This command is skipped since it's already run by user or by loadConfig command implicitly.
<CMD> floorPlan -d 163 163 0 0 0 0
Reading IO assignment file "./hight.io" ...
<CMD> loadIoFile hight.io
Reading IO assignment file "hight.io" ...
<CMD> addStripe -nets {vdd gnd} -layer metal5 -width 4 -direction Horizontal -set_to_set_distance 36 -spacing 2 -start_y 5 -stop_y 158
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.

The power planner created 9 wires.

<CMD> addStripe -nets {vdd gnd} -layer metal4 -width 4 -direction Vertical -set_to_set_distance 36 -spacing 2 -start_x 5 -stop_x 158
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.

The power planner created 9 wires.

<CMD> addIoFiller -prefix fill_io -cell EMPTY1HA
<CMD> sroute -allowLayerChange 1 -blockPinTarget nearestTarget -crossoverViaBottomLayer M1 -crossoverViaTopLayer M4 -layerChangeRange {M1 M4} -nets {vdd gnd}
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Thu Oct 10 00:19:18 2013 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /root/Desktop/hight/apr
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 2.6.9-5.EL i686 2.90Ghz)

Begin option processing ...
(from .sroute_3639.conf) srouteConnectPowerBump set to false
(from .sroute_3639.conf) routeSelectNet set to "vdd gnd"
(from .sroute_3639.conf) routeSpecial set to true
**WARN: 'M1' is not an integer!
**WARN: 'M1' is not an integer!
**WARN: 'M4' is not an integer!
(from .sroute_3639.conf) srouteFollowCorePinEnd set to 3
(from .sroute_3639.conf) srouteFollowPadPin set to true
(from .sroute_3639.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_3639.conf) sroutePadPinAllPorts set to true
(from .sroute_3639.conf) sroutePreserveExistingRoutes set to true
**WARN: 'M4' is not an integer!
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 490.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 8 routing layers, 1 overlap layer
Read in 460 macros, 66 used
Read in 53 components
  53 core components: 53 unplaced, 0 placed, 0 fixed
Read in 259 physical pins
  259 physical pins: 0 unplaced, 0 placed, 259 fixed
Read in 259 nets
Read in 2 special nets, 2 routed
Read in 259 terminals
2 nets selected.

Begin power routing ...
**WARN: (SOCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 51
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 51
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 496.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 259 io pins ...
 Updating DB with 118 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Oct 10 00:19:19 2013
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Oct 10 00:19:19 2013

sroute post-processing starts at Thu Oct 10 00:19:19 2013
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Oct 10 00:19:19 2013


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 2.83 megs
sroute: Total Peak Memory used = 315.39 megs
<CMD> addEndCap -precap FILLER4EHD -postcap FILLER4EHD -prefix EndCap
Minimum row-size in sites for endcap insertion = 9.
Minimum number of sites for row blockage       = 1.
Inserted 50 pre-endcap <FILLER4EHD> cells (prefix EndCap).
Inserted 50 post-endcap <FILLER4EHD> cells (prefix EndCap).
<CMD> saveDesign ./saving/hight.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight.enc.dat exists, rename it to ./saving/hight.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... 51 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=315.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=315.4M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> timeDesign -prePlace -idealClock -drvReports -outDir ./reports/preplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Set Using Default Delay Limit as 101.
**WARN: (SOCDC-1629):	The variable rdaUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command setUseDefaultDelayLimit.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.077  |  6.099  |  6.077  |  8.269  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Reported timing to dir ./reports/preplace_timing
Total CPU time: 0.68 sec
Total Real time: 1.0 sec
Total Memory Usage: 322.164062 Mbytes
<CMD> timeDesign -prePlace -idealClock -hold -outDir ./reports/preplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Set Using Default Delay Limit as 101.
**WARN: (SOCDC-1629):	The variable rdaUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command setUseDefaultDelayLimit.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.110  |  0.110  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Reported timing to dir ./reports/preplace_timing
Total CPU time: 0.58 sec
Total Real time: 0.0 sec
Total Memory Usage: 322.273438 Mbytes
<CMD> setPlaceMode -clkGateAware true -congEffort medium -ignoreScan -timingDriven true
**WARN: (SOCTCM-70):	Option "-ignoreScan" for command setPlaceMode is obsolete and has been replaced by "-ignoreScan true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-ignoreScan true".
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 330.8M)
Number of Loop : 0
Start delay calculation (mem=330.793M)...
*** Calculating scaling factor for max libraries using the default operating condition of each library.
Delay calculation completed.
(cpu=0:00:00.1 real=0:00:00.0 mem=330.980M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 331.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 99 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
*** Starting "NanoPlace(TM) placement v0.845.4.11 (mem=331.0M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:06.6 mem=407.9M) ***
**WARN: (SOCTS-141):	Cell (BHD1HD) is marked as dont_touch, but is not marked as dont_use.
**WARN: (SOCTS-141):	Cell (CKLDHD) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.7 mem=425.8M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=1558 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1832 #term=6357 #term/net=3.47, #fixedIo=259, #floatIo=0, #fixedPin=259, #floatPin=0
stdCell: 1558 single + 0 double + 0 multi
Total standard cell length = 7.4224 (mm), area = 0.0238 (mm^2)
Average module density = 0.910.
Density for the design = 0.910.
       = stdcell_area 18156 (23240 um^2) / alloc_area 19950 (25536 um^2).
Pin Density = 0.343.
            = total # of pins 6357 / total Instance area 18556.
Identified 2 spare or floating instances, with no clusters.
No clock gating cells found.  Disabling -clkGateAware placement.
Iteration  1: Total net bbox = 4.340e+04 (2.25e+04 2.09e+04)
              Est.  stn bbox = 4.340e+04 (2.25e+04 2.09e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 427.1M
Iteration  2: Total net bbox = 4.340e+04 (2.25e+04 2.09e+04)
              Est.  stn bbox = 4.340e+04 (2.25e+04 2.09e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 427.1M
Iteration  3: Total net bbox = 4.002e+04 (2.02e+04 1.98e+04)
              Est.  stn bbox = 4.002e+04 (2.02e+04 1.98e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 427.1M
Iteration  4: Total net bbox = 4.761e+04 (2.29e+04 2.47e+04)
              Est.  stn bbox = 4.761e+04 (2.29e+04 2.47e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 427.1M
Iteration  5: Total net bbox = 4.864e+04 (2.36e+04 2.51e+04)
              Est.  stn bbox = 4.864e+04 (2.36e+04 2.51e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 427.1M
Iteration  6: Total net bbox = 5.102e+04 (2.51e+04 2.59e+04)
              Est.  stn bbox = 5.102e+04 (2.51e+04 2.59e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 427.1M
Iteration  7: Total net bbox = 5.244e+04 (2.60e+04 2.65e+04)
              Est.  stn bbox = 5.244e+04 (2.60e+04 2.65e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 427.1M
Iteration  8: Total net bbox = 5.346e+04 (2.64e+04 2.70e+04)
              Est.  stn bbox = 5.346e+04 (2.64e+04 2.70e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 427.1M
Iteration  9: Total net bbox = 5.379e+04 (2.65e+04 2.73e+04)
              Est.  stn bbox = 5.379e+04 (2.65e+04 2.73e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 427.1M
Iteration 10: Total net bbox = 5.624e+04 (2.89e+04 2.73e+04)
              Est.  stn bbox = 6.531e+04 (3.32e+04 3.21e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 426.9M
Iteration 11: Total net bbox = 5.624e+04 (2.89e+04 2.73e+04)
              Est.  stn bbox = 6.531e+04 (3.32e+04 3.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 426.9M
Iteration 12: Total net bbox = 5.994e+04 (3.24e+04 2.76e+04)
              Est.  stn bbox = 6.914e+04 (3.68e+04 3.23e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 426.9M
*** cost = 5.994e+04 (3.24e+04 2.76e+04) (cpu for global=0:00:01.8) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.7 real: 0:00:02.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 6.100e+04 = 3.314e+04 H + 2.786e+04 V
wire length = 5.465e+04 = 2.683e+04 H + 2.783e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        32.80 um
  inst (roundfunction/U295) with max move: (46.8, 60.8) -> (57.2, 38.4)
  mean    (X+Y) =         5.42 um
Total instances flipped : 17
Total instances moved : 1221
*** cpu=0:00:00.1   mem=426.9M  mem(used)=0.0M***
Total net length = 5.459e+04 (2.683e+04 2.776e+04) (ext = 1.792e+04)
*** End of Placement (cpu=0:00:09.9, real=0:00:11.0, mem=426.9M) ***
default core: bins with density >  0.75 = 83.3 % ( 25 / 30 )
*** Free Virtual Timing Model ...(mem=418.4M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:10, real = 0: 0:12, mem = 418.4M **
<CMD> timeDesign -preCTS -idealClock -drvReports -outDir ./reports/place_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=299, multi-gpins=601, moved blk term=0/0

Phase 1a route (0:00:00.0 418.4M):
Est net length = 6.403e+04um = 3.160e+04H + 3.243e+04V
Usage: (24.6%H 24.5%V) = (3.611e+04um 4.925e+04um) = (17945 15364)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 418.4M):
Usage: (24.5%H 24.5%V) = (3.600e+04um 4.923e+04um) = (17894 15357)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.594e+04um 4.922e+04um) = (17862 15352)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.594e+04um 4.922e+04um) = (17862 15352)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.594e+04um 4.922e+04um) = (17862 15352)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (24.4%H 24.5%V) = (3.594e+04um 4.922e+04um) = (17862 15352)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.07%
  1:	1	 0.02%	14	 0.34%
  2:	10	 0.24%	28	 0.68%
  3:	14	 0.34%	88	 2.13%
  4:	33	 0.80%	172	 4.16%
  5:	55	 1.33%	179	 4.33%
  6:	81	 1.96%	195	 4.72%
  7:	112	 2.71%	196	 4.74%
  8:	170	 4.12%	202	 4.89%
  9:	207	 5.01%	176	 4.26%
 10:	266	 6.44%	222	 5.37%
 11:	337	 8.16%	300	 7.26%
 12:	336	 8.13%	349	 8.45%
 13:	325	 7.87%	440	10.65%
 14:	419	10.14%	445	10.77%
 15:	431	10.43%	425	10.29%
 16:	353	 8.55%	358	 8.67%
 17:	401	 9.71%	253	 6.12%
 18:	300	 7.26%	86	 2.08%
 19:	171	 4.14%	0	 0.00%
 20:	109	 2.64%	0	 0.00%

Global route (cpu=0.0s real=0.0s 418.4M)

*** Memory Usage v0.144.6.3 (Current mem = 418.367M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 418.4M):


*** After '-updateRemainTrks' operation: 

Usage: (27.0%H 27.6%V) = (3.970e+04um 5.541e+04um) = (19696 17262)
Overflow: 27 = 2 (0.05% H) + 25 (0.60% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.07%
 -2:	0	 0.00%	6	 0.15%
 -1:	2	 0.05%	11	 0.27%
--------------------------------------
  0:	4	 0.10%	25	 0.61%
  1:	8	 0.19%	60	 1.45%
  2:	20	 0.48%	70	 1.69%
  3:	23	 0.56%	110	 2.66%
  4:	47	 1.14%	167	 4.04%
  5:	83	 2.01%	176	 4.26%
  6:	94	 2.28%	172	 4.16%
  7:	120	 2.90%	192	 4.65%
  8:	199	 4.82%	212	 5.13%
  9:	213	 5.16%	200	 4.84%
 10:	309	 7.48%	219	 5.30%
 11:	322	 7.79%	281	 6.80%
 12:	350	 8.47%	338	 8.18%
 13:	324	 7.84%	417	10.09%
 14:	391	 9.47%	425	10.29%
 15:	409	 9.90%	402	 9.73%
 16:	343	 8.30%	340	 8.23%
 17:	368	 8.91%	227	 5.50%
 18:	262	 6.34%	78	 1.89%
 19:	166	 4.02%	0	 0.00%
 20:	74	 1.79%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 418.4M) ***


Total length: 6.748e+04um, number of vias: 15705
M1(H) length: 7.050e-01um, number of vias: 6098
M2(V) length: 1.614e+04um, number of vias: 5564
M3(H) length: 2.287e+04um, number of vias: 2176
M4(V) length: 1.211e+04um, number of vias: 1058
M5(H) length: 8.374e+03um, number of vias: 700
M6(V) length: 6.742e+03um, number of vias: 99
M7(H) length: 1.016e+03um, number of vias: 10
M8(V) length: 2.392e+02um
*** Completed Phase 2 route (0:00:00.1 418.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=418.4M) ***
Peak Memory Usage was 418.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=418.4M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.903  |  5.084  |  4.903  |  8.236  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    7 (7)     |   -0.093   |    7 (7)     |
|   max_tran     |   6 (241)    |   -1.311   |   6 (241)    |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.008%
Routing Overflow: 0.05% H and 0.60% V
------------------------------------------------------------
Reported timing to dir ./reports/place_timing
Total CPU time: 0.79 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> timeDesign -preCTS -idealClock -hold -outDir ./reports/place_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=299, multi-gpins=601, moved blk term=0/0

Phase 1a route (0:00:00.0 418.4M):
Est net length = 6.403e+04um = 3.160e+04H + 3.243e+04V
Usage: (24.6%H 24.5%V) = (3.611e+04um 4.925e+04um) = (17945 15364)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 418.4M):
Usage: (24.5%H 24.5%V) = (3.600e+04um 4.923e+04um) = (17894 15357)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.594e+04um 4.922e+04um) = (17862 15352)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.594e+04um 4.922e+04um) = (17862 15352)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.594e+04um 4.922e+04um) = (17862 15352)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (24.4%H 24.5%V) = (3.594e+04um 4.922e+04um) = (17862 15352)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.07%
  1:	1	 0.02%	14	 0.34%
  2:	10	 0.24%	28	 0.68%
  3:	14	 0.34%	88	 2.13%
  4:	33	 0.80%	172	 4.16%
  5:	55	 1.33%	179	 4.33%
  6:	81	 1.96%	195	 4.72%
  7:	112	 2.71%	196	 4.74%
  8:	170	 4.12%	202	 4.89%
  9:	207	 5.01%	176	 4.26%
 10:	266	 6.44%	222	 5.37%
 11:	337	 8.16%	300	 7.26%
 12:	336	 8.13%	349	 8.45%
 13:	325	 7.87%	440	10.65%
 14:	419	10.14%	445	10.77%
 15:	431	10.43%	425	10.29%
 16:	353	 8.55%	358	 8.67%
 17:	401	 9.71%	253	 6.12%
 18:	300	 7.26%	86	 2.08%
 19:	171	 4.14%	0	 0.00%
 20:	109	 2.64%	0	 0.00%

Global route (cpu=0.0s real=1.0s 418.4M)

*** Memory Usage v0.144.6.3 (Current mem = 418.367M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.0 418.4M):


*** After '-updateRemainTrks' operation: 

Usage: (27.0%H 27.6%V) = (3.970e+04um 5.541e+04um) = (19696 17262)
Overflow: 27 = 2 (0.05% H) + 25 (0.60% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.07%
 -2:	0	 0.00%	6	 0.15%
 -1:	2	 0.05%	11	 0.27%
--------------------------------------
  0:	4	 0.10%	25	 0.61%
  1:	8	 0.19%	60	 1.45%
  2:	20	 0.48%	70	 1.69%
  3:	23	 0.56%	110	 2.66%
  4:	47	 1.14%	167	 4.04%
  5:	83	 2.01%	176	 4.26%
  6:	94	 2.28%	172	 4.16%
  7:	120	 2.90%	192	 4.65%
  8:	199	 4.82%	212	 5.13%
  9:	213	 5.16%	200	 4.84%
 10:	309	 7.48%	219	 5.30%
 11:	322	 7.79%	281	 6.80%
 12:	350	 8.47%	338	 8.18%
 13:	324	 7.84%	417	10.09%
 14:	391	 9.47%	425	10.29%
 15:	409	 9.90%	402	 9.73%
 16:	343	 8.30%	340	 8.23%
 17:	368	 8.91%	227	 5.50%
 18:	262	 6.34%	78	 1.89%
 19:	166	 4.02%	0	 0.00%
 20:	74	 1.79%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 418.4M) ***


Total length: 6.748e+04um, number of vias: 15705
M1(H) length: 7.050e-01um, number of vias: 6098
M2(V) length: 1.614e+04um, number of vias: 5564
M3(H) length: 2.287e+04um, number of vias: 2176
M4(V) length: 1.211e+04um, number of vias: 1058
M5(H) length: 8.374e+03um, number of vias: 700
M6(V) length: 6.742e+03um, number of vias: 99
M7(H) length: 1.016e+03um, number of vias: 10
M8(V) length: 2.392e+02um
*** Completed Phase 2 route (0:00:00.1 418.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=418.4M) ***
Peak Memory Usage was 418.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=418.4M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.135  |  0.135  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 91.008%
Routing Overflow: 0.05% H and 0.60% V
------------------------------------------------------------
Reported timing to dir ./reports/place_timing
Total CPU time: 0.84 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> optDesign -preCTS
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 418.4M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=418.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.903  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    7 (7)     |   -0.093   |    7 (7)     |
|   max_tran     |   6 (241)    |   -1.311   |   6 (241)    |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.008%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 418.4M **
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 91.008% **

*** starting 1-st reclaim pass: 1188 instances 
*** starting 2-nd reclaim pass: 72 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 2 Downsize = 0 **
** Density Change = 0.030% **
** Density after area reclaim = 90.977% **
*** Finished Area Reclaim (0:00:00.3) ***
*** Starting sequential cell resizing ***
density before resizing = 90.977%
*summary:      0 instances changed cell type
density after resizing = 90.977%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=418.4M) ***
default core: bins with density >  0.75 = 83.3 % ( 25 / 30 )
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=418.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
Re-routed 0 nets
Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 418.4M)
Number of Loop : 0
Start delay calculation (mem=418.367M)...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=418.367M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 418.4M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=418.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.903  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    7 (7)     |   -0.093   |    7 (7)     |
|   max_tran     |   6 (241)    |   -1.311   |   6 (241)    |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 90.977%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 418.4M **
*info: Start fixing DRV (Mem = 418.37M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (418.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 74 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=418.4M) ***
*info: There are 42 candidate Buffer cells
*info: There are 41 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.909774
Start fixing design rules ... (0:00:00.0 418.4M)
Done fixing design rule (0:00:00.4 418.4M)

Summary:
0 buffer added on 0 net (with 7 drivers resized)

Density after buffering = 0.910677
default core: bins with density >  0.75 = 83.3 % ( 25 / 30 )
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.40 um
  inst (subkey/U583) with max move: (156, 76.8) -> (157.2, 73.6)
  mean    (X+Y) =         1.00 um
Total instances moved : 41
*** cpu=0:00:00.0   mem=418.4M  mem(used)=0.0M***
Ripped up 83 affected routes.
*** Completed dpFixDRCViolation (0:00:00.4 418.4M)

Re-routed 87 nets
Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 418.4M)
Number of Loop : 0
Start delay calculation (mem=418.367M)...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:01.0 mem=418.367M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 418.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    7
*info:   Prev Max tran violations:   241
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 418.37M).

------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=418.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.962  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.068%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 418.4M **
*** Starting optFanout (418.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 74 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=418.4M) ***
Start fixing timing ... (0:00:00.0 418.4M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 418.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.910677
*** Completed optFanout (0:00:00.0 418.4M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=418.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.962  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.068%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 418.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 91.068% **

*** starting 1-st reclaim pass: 1186 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 91.068% **
*** Finished Area Reclaim (0:00:00.2) ***
default core: bins with density >  0.75 = 83.3 % ( 25 / 30 )
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=418.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=293, multi-gpins=586, moved blk term=0/0

Phase 1a route (0:00:00.0 418.4M):
Est net length = 6.385e+04um = 3.154e+04H + 3.231e+04V
Usage: (24.5%H 24.5%V) = (3.606e+04um 4.913e+04um) = (17923 15326)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 418.4M):
Usage: (24.5%H 24.5%V) = (3.595e+04um 4.911e+04um) = (17871 15319)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.07%
  1:	1	 0.02%	13	 0.31%
  2:	5	 0.12%	30	 0.73%
  3:	11	 0.27%	85	 2.06%
  4:	31	 0.75%	177	 4.28%
  5:	52	 1.26%	180	 4.36%
  6:	84	 2.03%	195	 4.72%
  7:	109	 2.64%	191	 4.62%
  8:	168	 4.07%	205	 4.96%
  9:	211	 5.11%	185	 4.48%
 10:	274	 6.63%	216	 5.23%
 11:	330	 7.99%	287	 6.95%
 12:	359	 8.69%	331	 8.01%
 13:	328	 7.94%	453	10.97%
 14:	423	10.24%	447	10.82%
 15:	419	10.14%	431	10.43%
 16:	351	 8.50%	363	 8.79%
 17:	403	 9.76%	251	 6.08%
 18:	292	 7.07%	88	 2.13%
 19:	172	 4.16%	0	 0.00%
 20:	108	 2.61%	0	 0.00%

Global route (cpu=0.0s real=0.0s 418.4M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 418.367M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 418.4M):


*** After '-updateRemainTrks' operation: 

Usage: (26.9%H 27.5%V) = (3.964e+04um 5.526e+04um) = (19666 17216)
Overflow: 26 = 1 (0.02% H) + 25 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.07%
 -2:	0	 0.00%	7	 0.17%
 -1:	1	 0.02%	10	 0.24%
--------------------------------------
  0:	2	 0.05%	28	 0.68%
  1:	6	 0.15%	52	 1.26%
  2:	16	 0.39%	78	 1.89%
  3:	19	 0.46%	105	 2.54%
  4:	57	 1.38%	178	 4.31%
  5:	80	 1.94%	171	 4.14%
  6:	96	 2.32%	168	 4.07%
  7:	110	 2.66%	191	 4.62%
  8:	196	 4.74%	211	 5.11%
  9:	224	 5.42%	207	 5.01%
 10:	309	 7.48%	220	 5.33%
 11:	330	 7.99%	258	 6.25%
 12:	355	 8.59%	334	 8.09%
 13:	335	 8.11%	432	10.46%
 14:	389	 9.42%	418	10.12%
 15:	400	 9.68%	411	 9.95%
 16:	339	 8.21%	341	 8.25%
 17:	365	 8.84%	227	 5.50%
 18:	265	 6.41%	81	 1.96%
 19:	164	 3.97%	0	 0.00%
 20:	73	 1.77%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 418.4M) ***


Total length: 6.723e+04um, number of vias: 15691
M1(H) length: 7.050e-01um, number of vias: 6094
M2(V) length: 1.602e+04um, number of vias: 5570
M3(H) length: 2.287e+04um, number of vias: 2164
M4(V) length: 1.198e+04um, number of vias: 1066
M5(H) length: 8.480e+03um, number of vias: 702
M6(V) length: 6.779e+03um, number of vias: 83
M7(H) length: 8.524e+02um, number of vias: 12
M8(V) length: 2.416e+02um
*** Completed Phase 2 route (0:00:00.1 418.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=418.4M) ***
Peak Memory Usage was 418.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=418.4M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 418.4M)
Number of Loop : 0
Start delay calculation (mem=418.367M)...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=418.367M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 418.4M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=418.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.930  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.068%
Routing Overflow: 0.02% H and 0.61% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 418.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 418.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.930  |  5.262  |  4.930  |  8.236  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.068%
Routing Overflow: 0.02% H and 0.61% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 418.4M **
*** Finished optDesign ***
<CMD> saveDesign ./saving/hight_place.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight_place.enc.dat exists, rename it to ./saving/hight_place.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight_place.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight_place.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight_place.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... 51 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=418.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=418.4M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> timeDesign -preCTS -idealClock -drvReports -outDir ./reports/postplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=293, multi-gpins=586, moved blk term=0/0

Phase 1a route (0:00:00.0 418.4M):
Est net length = 6.385e+04um = 3.154e+04H + 3.231e+04V
Usage: (24.5%H 24.5%V) = (3.606e+04um 4.913e+04um) = (17923 15326)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 418.4M):
Usage: (24.5%H 24.5%V) = (3.595e+04um 4.911e+04um) = (17871 15319)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.07%
  1:	1	 0.02%	13	 0.31%
  2:	5	 0.12%	30	 0.73%
  3:	11	 0.27%	85	 2.06%
  4:	31	 0.75%	177	 4.28%
  5:	52	 1.26%	180	 4.36%
  6:	84	 2.03%	195	 4.72%
  7:	109	 2.64%	191	 4.62%
  8:	168	 4.07%	205	 4.96%
  9:	211	 5.11%	185	 4.48%
 10:	274	 6.63%	216	 5.23%
 11:	330	 7.99%	287	 6.95%
 12:	359	 8.69%	331	 8.01%
 13:	328	 7.94%	453	10.97%
 14:	423	10.24%	447	10.82%
 15:	419	10.14%	431	10.43%
 16:	351	 8.50%	363	 8.79%
 17:	403	 9.76%	251	 6.08%
 18:	292	 7.07%	88	 2.13%
 19:	172	 4.16%	0	 0.00%
 20:	108	 2.61%	0	 0.00%

Global route (cpu=0.0s real=1.0s 418.4M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 418.367M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 418.4M):


*** After '-updateRemainTrks' operation: 

Usage: (26.9%H 27.5%V) = (3.964e+04um 5.526e+04um) = (19666 17216)
Overflow: 26 = 1 (0.02% H) + 25 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.07%
 -2:	0	 0.00%	7	 0.17%
 -1:	1	 0.02%	10	 0.24%
--------------------------------------
  0:	2	 0.05%	28	 0.68%
  1:	6	 0.15%	52	 1.26%
  2:	16	 0.39%	78	 1.89%
  3:	19	 0.46%	105	 2.54%
  4:	57	 1.38%	178	 4.31%
  5:	80	 1.94%	171	 4.14%
  6:	96	 2.32%	168	 4.07%
  7:	110	 2.66%	191	 4.62%
  8:	196	 4.74%	211	 5.11%
  9:	224	 5.42%	207	 5.01%
 10:	309	 7.48%	220	 5.33%
 11:	330	 7.99%	258	 6.25%
 12:	355	 8.59%	334	 8.09%
 13:	335	 8.11%	432	10.46%
 14:	389	 9.42%	418	10.12%
 15:	400	 9.68%	411	 9.95%
 16:	339	 8.21%	341	 8.25%
 17:	365	 8.84%	227	 5.50%
 18:	265	 6.41%	81	 1.96%
 19:	164	 3.97%	0	 0.00%
 20:	73	 1.77%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 418.4M) ***


Total length: 6.723e+04um, number of vias: 15691
M1(H) length: 7.050e-01um, number of vias: 6094
M2(V) length: 1.602e+04um, number of vias: 5570
M3(H) length: 2.287e+04um, number of vias: 2164
M4(V) length: 1.198e+04um, number of vias: 1066
M5(H) length: 8.480e+03um, number of vias: 702
M6(V) length: 6.779e+03um, number of vias: 83
M7(H) length: 8.524e+02um, number of vias: 12
M8(V) length: 2.416e+02um
*** Completed Phase 2 route (0:00:00.1 418.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=418.4M) ***
Peak Memory Usage was 418.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=418.4M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.930  |  5.262  |  4.930  |  8.236  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.068%
Routing Overflow: 0.02% H and 0.61% V
------------------------------------------------------------
Reported timing to dir ./reports/postplace_timing
Total CPU time: 0.74 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> timeDesign -preCTS -idealClock -hold -outDir ./reports/postplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=293, multi-gpins=586, moved blk term=0/0

Phase 1a route (0:00:00.0 418.4M):
Est net length = 6.385e+04um = 3.154e+04H + 3.231e+04V
Usage: (24.5%H 24.5%V) = (3.606e+04um 4.913e+04um) = (17923 15326)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 418.4M):
Usage: (24.5%H 24.5%V) = (3.595e+04um 4.911e+04um) = (17871 15319)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.07%
  1:	1	 0.02%	13	 0.31%
  2:	5	 0.12%	30	 0.73%
  3:	11	 0.27%	85	 2.06%
  4:	31	 0.75%	177	 4.28%
  5:	52	 1.26%	180	 4.36%
  6:	84	 2.03%	195	 4.72%
  7:	109	 2.64%	191	 4.62%
  8:	168	 4.07%	205	 4.96%
  9:	211	 5.11%	185	 4.48%
 10:	274	 6.63%	216	 5.23%
 11:	330	 7.99%	287	 6.95%
 12:	359	 8.69%	331	 8.01%
 13:	328	 7.94%	453	10.97%
 14:	423	10.24%	447	10.82%
 15:	419	10.14%	431	10.43%
 16:	351	 8.50%	363	 8.79%
 17:	403	 9.76%	251	 6.08%
 18:	292	 7.07%	88	 2.13%
 19:	172	 4.16%	0	 0.00%
 20:	108	 2.61%	0	 0.00%

Global route (cpu=0.0s real=1.0s 418.4M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 418.367M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 418.4M):


*** After '-updateRemainTrks' operation: 

Usage: (26.9%H 27.5%V) = (3.964e+04um 5.526e+04um) = (19666 17216)
Overflow: 26 = 1 (0.02% H) + 25 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.07%
 -2:	0	 0.00%	7	 0.17%
 -1:	1	 0.02%	10	 0.24%
--------------------------------------
  0:	2	 0.05%	28	 0.68%
  1:	6	 0.15%	52	 1.26%
  2:	16	 0.39%	78	 1.89%
  3:	19	 0.46%	105	 2.54%
  4:	57	 1.38%	178	 4.31%
  5:	80	 1.94%	171	 4.14%
  6:	96	 2.32%	168	 4.07%
  7:	110	 2.66%	191	 4.62%
  8:	196	 4.74%	211	 5.11%
  9:	224	 5.42%	207	 5.01%
 10:	309	 7.48%	220	 5.33%
 11:	330	 7.99%	258	 6.25%
 12:	355	 8.59%	334	 8.09%
 13:	335	 8.11%	432	10.46%
 14:	389	 9.42%	418	10.12%
 15:	400	 9.68%	411	 9.95%
 16:	339	 8.21%	341	 8.25%
 17:	365	 8.84%	227	 5.50%
 18:	265	 6.41%	81	 1.96%
 19:	164	 3.97%	0	 0.00%
 20:	73	 1.77%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 418.4M) ***


Total length: 6.723e+04um, number of vias: 15691
M1(H) length: 7.050e-01um, number of vias: 6094
M2(V) length: 1.602e+04um, number of vias: 5570
M3(H) length: 2.287e+04um, number of vias: 2164
M4(V) length: 1.198e+04um, number of vias: 1066
M5(H) length: 8.480e+03um, number of vias: 702
M6(V) length: 6.779e+03um, number of vias: 83
M7(H) length: 8.524e+02um, number of vias: 12
M8(V) length: 2.416e+02um
*** Completed Phase 2 route (0:00:00.1 418.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=418.4M) ***
Peak Memory Usage was 418.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=418.4M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.135  |  0.135  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 91.068%
Routing Overflow: 0.02% H and 0.61% V
------------------------------------------------------------
Reported timing to dir ./reports/postplace_timing
Total CPU time: 0.92 sec
Total Real time: 2.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> setCTSMode -moveGate true -opt true -optArea true -optLatency true -routeClkNet true -routeBottomPreferredLayer 1 -routeTopPreferredLayer 4
<CMD> clockDesign -specFile /root/hight/apr/Clock.ctstch
setCTSMode -moveGate true -opt true -optArea true -optLatency true -routeBottomPreferredLayer 1 -routeClkNet true -routeTopPreferredLayer 4
**ERROR: (SOCCK-2002):	Cannot open /root/hight/apr/Clock.ctstch: couldn't open "/root/hight/apr/Clock.ctstch": no such file or directory
  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
  
<CMD> timeDesign -postCTS -drvReports -outDir ./reports/cts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=293, multi-gpins=586, moved blk term=0/0

Phase 1a route (0:00:00.0 418.4M):
Est net length = 6.385e+04um = 3.154e+04H + 3.231e+04V
Usage: (24.5%H 24.5%V) = (3.606e+04um 4.913e+04um) = (17923 15326)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 418.4M):
Usage: (24.5%H 24.5%V) = (3.595e+04um 4.911e+04um) = (17871 15319)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.07%
  1:	1	 0.02%	13	 0.31%
  2:	5	 0.12%	30	 0.73%
  3:	11	 0.27%	85	 2.06%
  4:	31	 0.75%	177	 4.28%
  5:	52	 1.26%	180	 4.36%
  6:	84	 2.03%	195	 4.72%
  7:	109	 2.64%	191	 4.62%
  8:	168	 4.07%	205	 4.96%
  9:	211	 5.11%	185	 4.48%
 10:	274	 6.63%	216	 5.23%
 11:	330	 7.99%	287	 6.95%
 12:	359	 8.69%	331	 8.01%
 13:	328	 7.94%	453	10.97%
 14:	423	10.24%	447	10.82%
 15:	419	10.14%	431	10.43%
 16:	351	 8.50%	363	 8.79%
 17:	403	 9.76%	251	 6.08%
 18:	292	 7.07%	88	 2.13%
 19:	172	 4.16%	0	 0.00%
 20:	108	 2.61%	0	 0.00%

Global route (cpu=0.1s real=0.0s 418.4M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 418.367M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 418.4M):


*** After '-updateRemainTrks' operation: 

Usage: (26.9%H 27.5%V) = (3.964e+04um 5.526e+04um) = (19666 17216)
Overflow: 26 = 1 (0.02% H) + 25 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.07%
 -2:	0	 0.00%	7	 0.17%
 -1:	1	 0.02%	10	 0.24%
--------------------------------------
  0:	2	 0.05%	28	 0.68%
  1:	6	 0.15%	52	 1.26%
  2:	16	 0.39%	78	 1.89%
  3:	19	 0.46%	105	 2.54%
  4:	57	 1.38%	178	 4.31%
  5:	80	 1.94%	171	 4.14%
  6:	96	 2.32%	168	 4.07%
  7:	110	 2.66%	191	 4.62%
  8:	196	 4.74%	211	 5.11%
  9:	224	 5.42%	207	 5.01%
 10:	309	 7.48%	220	 5.33%
 11:	330	 7.99%	258	 6.25%
 12:	355	 8.59%	334	 8.09%
 13:	335	 8.11%	432	10.46%
 14:	389	 9.42%	418	10.12%
 15:	400	 9.68%	411	 9.95%
 16:	339	 8.21%	341	 8.25%
 17:	365	 8.84%	227	 5.50%
 18:	265	 6.41%	81	 1.96%
 19:	164	 3.97%	0	 0.00%
 20:	73	 1.77%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 418.4M) ***


Total length: 6.723e+04um, number of vias: 15691
M1(H) length: 7.050e-01um, number of vias: 6094
M2(V) length: 1.602e+04um, number of vias: 5570
M3(H) length: 2.287e+04um, number of vias: 2164
M4(V) length: 1.198e+04um, number of vias: 1066
M5(H) length: 8.480e+03um, number of vias: 702
M6(V) length: 6.779e+03um, number of vias: 83
M7(H) length: 8.524e+02um, number of vias: 12
M8(V) length: 2.416e+02um
*** Completed Phase 2 route (0:00:00.1 418.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=418.4M) ***
Peak Memory Usage was 418.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=418.4M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.930  |  5.262  |  4.930  |  8.236  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.068%
Routing Overflow: 0.02% H and 0.61% V
------------------------------------------------------------
Reported timing to dir ./reports/cts_timing
Total CPU time: 0.84 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> timeDesign -postCTS -hold -outDir ./reports/cts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=293, multi-gpins=586, moved blk term=0/0

Phase 1a route (0:00:00.0 418.4M):
Est net length = 6.385e+04um = 3.154e+04H + 3.231e+04V
Usage: (24.5%H 24.5%V) = (3.606e+04um 4.913e+04um) = (17923 15326)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 418.4M):
Usage: (24.5%H 24.5%V) = (3.595e+04um 4.911e+04um) = (17871 15319)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 418.4M):
Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (24.4%H 24.5%V) = (3.588e+04um 4.909e+04um) = (17836 15313)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.07%
  1:	1	 0.02%	13	 0.31%
  2:	5	 0.12%	30	 0.73%
  3:	11	 0.27%	85	 2.06%
  4:	31	 0.75%	177	 4.28%
  5:	52	 1.26%	180	 4.36%
  6:	84	 2.03%	195	 4.72%
  7:	109	 2.64%	191	 4.62%
  8:	168	 4.07%	205	 4.96%
  9:	211	 5.11%	185	 4.48%
 10:	274	 6.63%	216	 5.23%
 11:	330	 7.99%	287	 6.95%
 12:	359	 8.69%	331	 8.01%
 13:	328	 7.94%	453	10.97%
 14:	423	10.24%	447	10.82%
 15:	419	10.14%	431	10.43%
 16:	351	 8.50%	363	 8.79%
 17:	403	 9.76%	251	 6.08%
 18:	292	 7.07%	88	 2.13%
 19:	172	 4.16%	0	 0.00%
 20:	108	 2.61%	0	 0.00%

Global route (cpu=0.0s real=0.0s 418.4M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 418.367M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 418.4M):


*** After '-updateRemainTrks' operation: 

Usage: (26.9%H 27.5%V) = (3.964e+04um 5.526e+04um) = (19666 17216)
Overflow: 26 = 1 (0.02% H) + 25 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.07%
 -2:	0	 0.00%	7	 0.17%
 -1:	1	 0.02%	10	 0.24%
--------------------------------------
  0:	2	 0.05%	28	 0.68%
  1:	6	 0.15%	52	 1.26%
  2:	16	 0.39%	78	 1.89%
  3:	19	 0.46%	105	 2.54%
  4:	57	 1.38%	178	 4.31%
  5:	80	 1.94%	171	 4.14%
  6:	96	 2.32%	168	 4.07%
  7:	110	 2.66%	191	 4.62%
  8:	196	 4.74%	211	 5.11%
  9:	224	 5.42%	207	 5.01%
 10:	309	 7.48%	220	 5.33%
 11:	330	 7.99%	258	 6.25%
 12:	355	 8.59%	334	 8.09%
 13:	335	 8.11%	432	10.46%
 14:	389	 9.42%	418	10.12%
 15:	400	 9.68%	411	 9.95%
 16:	339	 8.21%	341	 8.25%
 17:	365	 8.84%	227	 5.50%
 18:	265	 6.41%	81	 1.96%
 19:	164	 3.97%	0	 0.00%
 20:	73	 1.77%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 418.4M) ***


Total length: 6.723e+04um, number of vias: 15691
M1(H) length: 7.050e-01um, number of vias: 6094
M2(V) length: 1.602e+04um, number of vias: 5570
M3(H) length: 2.287e+04um, number of vias: 2164
M4(V) length: 1.198e+04um, number of vias: 1066
M5(H) length: 8.480e+03um, number of vias: 702
M6(V) length: 6.779e+03um, number of vias: 83
M7(H) length: 8.524e+02um, number of vias: 12
M8(V) length: 2.416e+02um
*** Completed Phase 2 route (0:00:00.1 418.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=418.4M) ***
Peak Memory Usage was 418.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=418.4M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.135  |  0.135  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 91.068%
Routing Overflow: 0.02% H and 0.61% V
------------------------------------------------------------
Reported timing to dir ./reports/cts_timing
Total CPU time: 0.88 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> optDesign -postCTS
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 418.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=418.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.930  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.068%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 418.4M **
*** Starting optimizing excluded clock nets MEM= 418.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 418.4M) ***
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 91.068% **

*** starting 1-st reclaim pass: 1186 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 91.068% **
*** Finished Area Reclaim (0:00:00.2) ***
density before resizing = 91.068%
* summary of transition time violation fixes:
*summary:      1 instance  changed cell type
density after resizing = 91.078%
default core: bins with density >  0.75 = 83.3 % ( 25 / 30 )
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.40 um
  inst (roundfunction/sub_106/U8) with max move: (108, 108.8) -> (107.6, 108.8)
  mean    (X+Y) =         0.40 um
Total instances moved : 9
*** cpu=0:00:00.0   mem=418.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=295, multi-gpins=590, moved blk term=0/0

Phase 1a route (0:00:00.0 418.4M):
Est net length = 6.385e+04um = 3.154e+04H + 3.231e+04V
Usage: (24.5%H 24.5%V) = (3.606e+04um 4.912e+04um) = (17922 15324)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 418.4M):
Usage: (24.5%H 24.5%V) = (3.595e+04um 4.910e+04um) = (17870 15317)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 418.4M):
Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 418.4M):
Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 418.4M):
Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.07%
  1:	1	 0.02%	13	 0.31%
  2:	5	 0.12%	30	 0.73%
  3:	11	 0.27%	86	 2.08%
  4:	31	 0.75%	175	 4.24%
  5:	52	 1.26%	179	 4.33%
  6:	84	 2.03%	197	 4.77%
  7:	109	 2.64%	191	 4.62%
  8:	168	 4.07%	204	 4.94%
  9:	211	 5.11%	186	 4.50%
 10:	274	 6.63%	214	 5.18%
 11:	330	 7.99%	288	 6.97%
 12:	358	 8.67%	330	 7.99%
 13:	328	 7.94%	456	11.04%
 14:	423	10.24%	448	10.84%
 15:	421	10.19%	430	10.41%
 16:	351	 8.50%	363	 8.79%
 17:	402	 9.73%	250	 6.05%
 18:	292	 7.07%	88	 2.13%
 19:	172	 4.16%	0	 0.00%
 20:	108	 2.61%	0	 0.00%

Global route (cpu=0.0s real=0.0s 418.4M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 418.367M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.0 418.4M):


*** After '-updateRemainTrks' operation: 

Usage: (26.9%H 27.5%V) = (3.963e+04um 5.524e+04um) = (19662 17211)
Overflow: 26 = 1 (0.02% H) + 25 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.07%
 -2:	0	 0.00%	7	 0.17%
 -1:	1	 0.02%	10	 0.24%
--------------------------------------
  0:	2	 0.05%	28	 0.68%
  1:	6	 0.15%	52	 1.26%
  2:	16	 0.39%	78	 1.89%
  3:	19	 0.46%	102	 2.47%
  4:	57	 1.38%	180	 4.36%
  5:	80	 1.94%	171	 4.14%
  6:	96	 2.32%	169	 4.09%
  7:	110	 2.66%	191	 4.62%
  8:	196	 4.74%	211	 5.11%
  9:	224	 5.42%	208	 5.04%
 10:	309	 7.48%	215	 5.20%
 11:	331	 8.01%	262	 6.34%
 12:	353	 8.55%	333	 8.06%
 13:	334	 8.09%	434	10.51%
 14:	387	 9.37%	418	10.12%
 15:	405	 9.80%	411	 9.95%
 16:	340	 8.23%	341	 8.25%
 17:	362	 8.76%	226	 5.47%
 18:	266	 6.44%	81	 1.96%
 19:	164	 3.97%	0	 0.00%
 20:	73	 1.77%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 418.4M) ***


Total length: 6.723e+04um, number of vias: 15684
M1(H) length: 7.050e-01um, number of vias: 6094
M2(V) length: 1.605e+04um, number of vias: 5569
M3(H) length: 2.287e+04um, number of vias: 2159
M4(V) length: 1.196e+04um, number of vias: 1065
M5(H) length: 8.476e+03um, number of vias: 702
M6(V) length: 6.779e+03um, number of vias: 83
M7(H) length: 8.524e+02um, number of vias: 12
M8(V) length: 2.416e+02um
*** Completed Phase 2 route (0:00:00.0 418.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=418.4M) ***
Peak Memory Usage was 418.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=418.4M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 418.4M)
Number of Loop : 0
Start delay calculation (mem=418.367M)...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=418.367M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 418.4M) ***

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=418.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.086  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.078%
Routing Overflow: 0.02% H and 0.61% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 418.4M **

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=418.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.086  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.078%
Routing Overflow: 0.02% H and 0.61% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 418.4M **
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 418.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  5.086  |  5.285  |  5.086  |  8.236  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.078%
Routing Overflow: 0.02% H and 0.61% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 418.4M **
*** Finished optDesign ***
<CMD> saveDesign ./saving/hight_cts.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight_cts.enc.dat exists, rename it to ./saving/hight_cts.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight_cts.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight_cts.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight_cts.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... 51 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=418.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=418.4M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> timeDesign -postCTS -drvReports -outDir ./reports/postcts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=295, multi-gpins=590, moved blk term=0/0

Phase 1a route (0:00:00.0 418.4M):
Est net length = 6.385e+04um = 3.154e+04H + 3.231e+04V
Usage: (24.5%H 24.5%V) = (3.606e+04um 4.912e+04um) = (17922 15324)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 418.4M):
Usage: (24.5%H 24.5%V) = (3.595e+04um 4.910e+04um) = (17870 15317)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 418.4M):
Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 418.4M):
Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 418.4M):
Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.07%
  1:	1	 0.02%	13	 0.31%
  2:	5	 0.12%	30	 0.73%
  3:	11	 0.27%	86	 2.08%
  4:	31	 0.75%	175	 4.24%
  5:	52	 1.26%	179	 4.33%
  6:	84	 2.03%	197	 4.77%
  7:	109	 2.64%	191	 4.62%
  8:	168	 4.07%	204	 4.94%
  9:	211	 5.11%	186	 4.50%
 10:	274	 6.63%	214	 5.18%
 11:	330	 7.99%	288	 6.97%
 12:	358	 8.67%	330	 7.99%
 13:	328	 7.94%	456	11.04%
 14:	423	10.24%	448	10.84%
 15:	421	10.19%	430	10.41%
 16:	351	 8.50%	363	 8.79%
 17:	402	 9.73%	250	 6.05%
 18:	292	 7.07%	88	 2.13%
 19:	172	 4.16%	0	 0.00%
 20:	108	 2.61%	0	 0.00%

Global route (cpu=0.0s real=0.0s 418.4M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 418.367M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.0 418.4M):


*** After '-updateRemainTrks' operation: 

Usage: (26.9%H 27.5%V) = (3.963e+04um 5.524e+04um) = (19662 17211)
Overflow: 26 = 1 (0.02% H) + 25 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.07%
 -2:	0	 0.00%	7	 0.17%
 -1:	1	 0.02%	10	 0.24%
--------------------------------------
  0:	2	 0.05%	28	 0.68%
  1:	6	 0.15%	52	 1.26%
  2:	16	 0.39%	78	 1.89%
  3:	19	 0.46%	102	 2.47%
  4:	57	 1.38%	180	 4.36%
  5:	80	 1.94%	171	 4.14%
  6:	96	 2.32%	169	 4.09%
  7:	110	 2.66%	191	 4.62%
  8:	196	 4.74%	211	 5.11%
  9:	224	 5.42%	208	 5.04%
 10:	309	 7.48%	215	 5.20%
 11:	331	 8.01%	262	 6.34%
 12:	353	 8.55%	333	 8.06%
 13:	334	 8.09%	434	10.51%
 14:	387	 9.37%	418	10.12%
 15:	405	 9.80%	411	 9.95%
 16:	340	 8.23%	341	 8.25%
 17:	362	 8.76%	226	 5.47%
 18:	266	 6.44%	81	 1.96%
 19:	164	 3.97%	0	 0.00%
 20:	73	 1.77%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 418.4M) ***


Total length: 6.723e+04um, number of vias: 15684
M1(H) length: 7.050e-01um, number of vias: 6094
M2(V) length: 1.605e+04um, number of vias: 5569
M3(H) length: 2.287e+04um, number of vias: 2159
M4(V) length: 1.196e+04um, number of vias: 1065
M5(H) length: 8.476e+03um, number of vias: 702
M6(V) length: 6.779e+03um, number of vias: 83
M7(H) length: 8.524e+02um, number of vias: 12
M8(V) length: 2.416e+02um
*** Completed Phase 2 route (0:00:00.0 418.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=418.4M) ***
Peak Memory Usage was 418.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=418.4M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  5.086  |  5.285  |  5.086  |  8.236  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.078%
Routing Overflow: 0.02% H and 0.61% V
------------------------------------------------------------
Reported timing to dir ./reports/postcts_timing
Total CPU time: 0.78 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> timeDesign -postCTS -hold -outDir ./reports/postcts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=418.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=295, multi-gpins=590, moved blk term=0/0

Phase 1a route (0:00:00.0 418.4M):
Est net length = 6.385e+04um = 3.154e+04H + 3.231e+04V
Usage: (24.5%H 24.5%V) = (3.606e+04um 4.912e+04um) = (17922 15324)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 418.4M):
Usage: (24.5%H 24.5%V) = (3.595e+04um 4.910e+04um) = (17870 15317)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 418.4M):
Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 418.4M):
Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 418.4M):
Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (24.4%H 24.4%V) = (3.588e+04um 4.908e+04um) = (17835 15310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.07%
  1:	1	 0.02%	13	 0.31%
  2:	5	 0.12%	30	 0.73%
  3:	11	 0.27%	86	 2.08%
  4:	31	 0.75%	175	 4.24%
  5:	52	 1.26%	179	 4.33%
  6:	84	 2.03%	197	 4.77%
  7:	109	 2.64%	191	 4.62%
  8:	168	 4.07%	204	 4.94%
  9:	211	 5.11%	186	 4.50%
 10:	274	 6.63%	214	 5.18%
 11:	330	 7.99%	288	 6.97%
 12:	358	 8.67%	330	 7.99%
 13:	328	 7.94%	456	11.04%
 14:	423	10.24%	448	10.84%
 15:	421	10.19%	430	10.41%
 16:	351	 8.50%	363	 8.79%
 17:	402	 9.73%	250	 6.05%
 18:	292	 7.07%	88	 2.13%
 19:	172	 4.16%	0	 0.00%
 20:	108	 2.61%	0	 0.00%

Global route (cpu=0.1s real=0.0s 418.4M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 418.367M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 418.4M):


*** After '-updateRemainTrks' operation: 

Usage: (26.9%H 27.5%V) = (3.963e+04um 5.524e+04um) = (19662 17211)
Overflow: 26 = 1 (0.02% H) + 25 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.07%
 -2:	0	 0.00%	7	 0.17%
 -1:	1	 0.02%	10	 0.24%
--------------------------------------
  0:	2	 0.05%	28	 0.68%
  1:	6	 0.15%	52	 1.26%
  2:	16	 0.39%	78	 1.89%
  3:	19	 0.46%	102	 2.47%
  4:	57	 1.38%	180	 4.36%
  5:	80	 1.94%	171	 4.14%
  6:	96	 2.32%	169	 4.09%
  7:	110	 2.66%	191	 4.62%
  8:	196	 4.74%	211	 5.11%
  9:	224	 5.42%	208	 5.04%
 10:	309	 7.48%	215	 5.20%
 11:	331	 8.01%	262	 6.34%
 12:	353	 8.55%	333	 8.06%
 13:	334	 8.09%	434	10.51%
 14:	387	 9.37%	418	10.12%
 15:	405	 9.80%	411	 9.95%
 16:	340	 8.23%	341	 8.25%
 17:	362	 8.76%	226	 5.47%
 18:	266	 6.44%	81	 1.96%
 19:	164	 3.97%	0	 0.00%
 20:	73	 1.77%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 418.4M) ***


Total length: 6.723e+04um, number of vias: 15684
M1(H) length: 7.050e-01um, number of vias: 6094
M2(V) length: 1.605e+04um, number of vias: 5569
M3(H) length: 2.287e+04um, number of vias: 2159
M4(V) length: 1.196e+04um, number of vias: 1065
M5(H) length: 8.476e+03um, number of vias: 702
M6(V) length: 6.779e+03um, number of vias: 83
M7(H) length: 8.524e+02um, number of vias: 12
M8(V) length: 2.416e+02um
*** Completed Phase 2 route (0:00:00.1 418.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=418.4M) ***
Peak Memory Usage was 418.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=418.4M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.135  |  0.135  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 91.078%
Routing Overflow: 0.02% H and 0.61% V
------------------------------------------------------------
Reported timing to dir ./reports/postcts_timing
Total CPU time: 0.89 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
Begin checking placement ...
*info: Placed = 1456
*info: Unplaced = 0
Placement Density:91.08%(23258/25536)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=418.4M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Oct 10 00:19:51 2013
#
#Generating timing graph information, please wait...
#1832 total nets, 0 already routed, 0 will ignore in trialRoute
#Dump tif for version 2.1
#Write timing file took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 418.00 (Mb)
#Done generating timing graph information.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 5.086  
#
#No hold time constraints read in
#Read in timing information for 259 ports, 1456 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.400.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#Analyzing routing resource...
#Routing resource analysis is done.
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H         729      93.96%
#  Metal 2        V         729       0.00%
#  Metal 3        H         729       0.00%
#  Metal 4        V         729       0.00%
#  Metal 5        H         729       0.00%
#  Metal 6        V         729       0.00%
#  Metal 7        H         729       0.00%
#  Metal 8        V         729       0.00%
#  ------------------------------------------
#  Total                   5832      11.75%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#
#start global routing iteration 1...
#
#set timing constraints ...
# slack (+5.086 : +7.074 : +8.943) std_dev(2.179)
# +5.136 (22), +5.186 (0), +5.236 (0), +5.286 (4), +5.336 (4)
# +5.386 (2), +5.486 (33), +5.586 (1), +5.686 (0), +5.886 (39)
# +6.086 (229), +6.586 (232), +7.086 (395), +8.086 (630), +8.086^ (216)
### 
### set expansion ratio ...
### select range (+5.086 : +2.000)
### total_net(1906) select(0) bad(0) tieup(0) special(0) dont_route(76)
### hi_fanout(4) already_constr(0) short_net(0) pos_slack(1826)
### 
### set extra spacing ...
### select range (+5.086 : +5.086)
### total_net(1906) select(0) bad(0) tieup(0) special(0) dont_route(76)
### hi_fanout(4) already_constr(0) short_net(449) no_timing(0) pos_slack(1377)
### 
### 
### set layer assignment ...
### layer[ 1] res 0.070000 ohm, cap 0.228884 ff, 1000um-delay 0.100137 ns
### layer[ 2] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 3] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 4] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 5] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 6] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 7] res 0.027000 ohm, cap 0.193829 ff, 1000um-delay 0.013083 ns
### layer[ 8] res 0.027000 ohm, cap 0.295381 ff, 1000um-delay 0.019938 ns
### prefer layers (7 - 8)
### select range (+5.086 : +0.000)
### total_net(1906) select(0) bad(0) tieup(0) special(0) dont_route(76)
### hi_fanout(4) already_constr(0) short_net(1672) pos_slack(154)
### 
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    122(16.7%)     55(7.54%)     33(4.53%)      9(1.23%)   (30.0%)
#   Metal 3     19(2.61%)      0(0.00%)      0(0.00%)      0(0.00%)   (2.61%)
#   Metal 4      3(0.41%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.41%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    144(2.77%)     55(1.06%)     33(0.63%)      9(0.17%)   (4.63%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
#
#Complete Global Routing.
#Total wire length = 76130 um.
#Total half perimeter of net bounding box = 58221 um.
#Total wire length on LAYER metal1 = 126 um.
#Total wire length on LAYER metal2 = 15330 um.
#Total wire length on LAYER metal3 = 23910 um.
#Total wire length on LAYER metal4 = 16256 um.
#Total wire length on LAYER metal5 = 8838 um.
#Total wire length on LAYER metal6 = 7831 um.
#Total wire length on LAYER metal7 = 2975 um.
#Total wire length on LAYER metal8 = 864 um.
#Total number of vias = 11875
#Up-Via Summary (total 11875):
#           
#-----------------------
#  Metal 1         4969
#  Metal 2         4094
#  Metal 3         1651
#  Metal 4          686
#  Metal 5          323
#  Metal 6          122
#  Metal 7           30
#-----------------------
#                 11875 
#
#Max overcon = 12 tracks.
#Total overcon = 4.63%.
#Worst layer Gcell overcon rate = 30.04%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 418.00 (Mb)
#Peak memory = 418.00 (Mb)
#Worst slack with path group effect 5.085700
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 31
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 418.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 418.00 (Mb)
#Complete Detail Routing.
#Total wire length = 72336 um.
#Total half perimeter of net bounding box = 58221 um.
#Total wire length on LAYER metal1 = 298 um.
#Total wire length on LAYER metal2 = 14830 um.
#Total wire length on LAYER metal3 = 20284 um.
#Total wire length on LAYER metal4 = 13995 um.
#Total wire length on LAYER metal5 = 10051 um.
#Total wire length on LAYER metal6 = 8990 um.
#Total wire length on LAYER metal7 = 2954 um.
#Total wire length on LAYER metal8 = 933 um.
#Total number of vias = 18260
#Up-Via Summary (total 18260):
#           
#-----------------------
#  Metal 1         6155
#  Metal 2         7071
#  Metal 3         2806
#  Metal 4         1386
#  Metal 5          670
#  Metal 6          134
#  Metal 7           38
#-----------------------
#                 18260 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:08
#Increased memory = 0.00 (Mb)
#Total memory = 418.00 (Mb)
#Peak memory = 437.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = 0.00 (Mb)
#Total memory = 418.00 (Mb)
#Peak memory = 437.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 10 00:20:02 2013
#

detailRoute

#Start detailRoute on Thu Oct 10 00:20:02 2013
#
Using detail cap. scale factor for clock nets.
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 5.086  
#
#No hold time constraints read in
#Read in timing information for 259 ports, 1456 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Worst slack with path group effect 5.085700
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing.
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#Complete Detail Routing.
#Total wire length = 72336 um.
#Total half perimeter of net bounding box = 58221 um.
#Total wire length on LAYER metal1 = 298 um.
#Total wire length on LAYER metal2 = 14830 um.
#Total wire length on LAYER metal3 = 20284 um.
#Total wire length on LAYER metal4 = 13995 um.
#Total wire length on LAYER metal5 = 10051 um.
#Total wire length on LAYER metal6 = 8990 um.
#Total wire length on LAYER metal7 = 2954 um.
#Total wire length on LAYER metal8 = 933 um.
#Total number of vias = 18260
#Up-Via Summary (total 18260):
#           
#-----------------------
#  Metal 1         6155
#  Metal 2         7071
#  Metal 3         2806
#  Metal 4         1386
#  Metal 5          670
#  Metal 6          134
#  Metal 7           38
#-----------------------
#                 18260 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#
#start routing for via minimization ...
#Total wire length = 71502 um.
#Total half perimeter of net bounding box = 58221 um.
#Total wire length on LAYER metal1 = 480 um.
#Total wire length on LAYER metal2 = 19622 um.
#Total wire length on LAYER metal3 = 20928 um.
#Total wire length on LAYER metal4 = 12960 um.
#Total wire length on LAYER metal5 = 7219 um.
#Total wire length on LAYER metal6 = 6876 um.
#Total wire length on LAYER metal7 = 2475 um.
#Total wire length on LAYER metal8 = 942 um.
#Total number of vias = 14444
#Up-Via Summary (total 14444):
#           
#-----------------------
#  Metal 1         6074
#  Metal 2         5397
#  Metal 3         1870
#  Metal 4          678
#  Metal 5          303
#  Metal 6           94
#  Metal 7           28
#-----------------------
#                 14444 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Complete routing via minimization.
#
#detailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.00 (Mb)
#Total memory = 418.00 (Mb)
#Peak memory = 438.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Oct 10 00:20:09 2013
#

detailRoute

#Start detailRoute on Thu Oct 10 00:20:09 2013
#
Using detail cap. scale factor for clock nets.
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 5.086  
#
#No hold time constraints read in
#Read in timing information for 259 ports, 1456 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#Merging special wires...
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Worst slack with path group effect 5.085700
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 418.00 (Mb)
#Total wire length = 71502 um.
#Total half perimeter of net bounding box = 58221 um.
#Total wire length on LAYER metal1 = 480 um.
#Total wire length on LAYER metal2 = 19622 um.
#Total wire length on LAYER metal3 = 20928 um.
#Total wire length on LAYER metal4 = 12960 um.
#Total wire length on LAYER metal5 = 7219 um.
#Total wire length on LAYER metal6 = 6876 um.
#Total wire length on LAYER metal7 = 2475 um.
#Total wire length on LAYER metal8 = 942 um.
#Total number of vias = 14444
#Total number of multi-cut vias = 10585 ( 73.3%)
#Total number of single cut vias = 3859 ( 26.7%)
#Up-Via Summary (total 14444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2090 ( 34.4%)      3984 ( 65.6%)       6074
#  Metal 2        1289 ( 23.9%)      4108 ( 76.1%)       5397
#  Metal 3         405 ( 21.7%)      1465 ( 78.3%)       1870
#  Metal 4          58 (  8.6%)       620 ( 91.4%)        678
#  Metal 5           9 (  3.0%)       294 ( 97.0%)        303
#  Metal 6           8 (  8.5%)        86 ( 91.5%)         94
#  Metal 7           0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                 3859 ( 26.7%)     10585 ( 73.3%)      14444 
#
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 418.00 (Mb)
#CELL_VIEW hight,init has no DRC violation.
#Post Route via swapping is done.
#
#detailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 418.00 (Mb)
#Peak memory = 438.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Oct 10 00:20:11 2013
#

detailRoute

#Start detailRoute on Thu Oct 10 00:20:11 2013
#
Using detail cap. scale factor for clock nets.
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 5.086  
#
#No hold time constraints read in
#Read in timing information for 259 ports, 1456 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Worst slack with path group effect 5.085700
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing.
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#Complete Detail Routing.
#Total wire length = 71502 um.
#Total half perimeter of net bounding box = 58221 um.
#Total wire length on LAYER metal1 = 480 um.
#Total wire length on LAYER metal2 = 19622 um.
#Total wire length on LAYER metal3 = 20928 um.
#Total wire length on LAYER metal4 = 12960 um.
#Total wire length on LAYER metal5 = 7219 um.
#Total wire length on LAYER metal6 = 6876 um.
#Total wire length on LAYER metal7 = 2475 um.
#Total wire length on LAYER metal8 = 942 um.
#Total number of vias = 14444
#Total number of multi-cut vias = 10585 ( 73.3%)
#Total number of single cut vias = 3859 ( 26.7%)
#Up-Via Summary (total 14444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2090 ( 34.4%)      3984 ( 65.6%)       6074
#  Metal 2        1289 ( 23.9%)      4108 ( 76.1%)       5397
#  Metal 3         405 ( 21.7%)      1465 ( 78.3%)       1870
#  Metal 4          58 (  8.6%)       620 ( 91.4%)        678
#  Metal 5           9 (  3.0%)       294 ( 97.0%)        303
#  Metal 6           8 (  8.5%)        86 ( 91.5%)         94
#  Metal 7           0 (  0.0%)        28 (100.0%)         28
#-----------------------------------------------------------
#                 3859 ( 26.7%)     10585 ( 73.3%)      14444 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 418.00 (Mb)
#Peak memory = 438.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Oct 10 00:20:12 2013
#
<CMD> timeDesign -postRoute -drvReports -outDir ./reports/route_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 418.4M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0065% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 20.0071% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 30.0077% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 40.0083% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 50.0088% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 60.0094% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 70.01% (CPU Time= 0:00:00.1  MEM= 418.4M)
Extracted 80.0106% (CPU Time= 0:00:00.1  MEM= 418.4M)
Extracted 90.0112% (CPU Time= 0:00:00.1  MEM= 418.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 418.4M)
Nr. Extracted Resistors     : 31413
Nr. Extracted Ground Cap.   : 33227
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.341  |  4.518  |  4.341  |  8.225  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.078%
------------------------------------------------------------
Reported timing to dir ./reports/route_timing
Total CPU time: 0.66 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> timeDesign -postRoute -hold -outDir ./reports/route_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 418.4M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0065% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 20.0071% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 30.0077% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 40.0083% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 50.0088% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 60.0094% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 70.01% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 80.0106% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 90.0112% (CPU Time= 0:00:00.1  MEM= 418.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 418.4M)
Nr. Extracted Resistors     : 31413
Nr. Extracted Ground Cap.   : 33227
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.138  |  0.138  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 91.078%
------------------------------------------------------------
Reported timing to dir ./reports/route_timing
Total CPU time: 0.85 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> optDesign -postRoute
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 418.4M **
#Created 461 library cell signatures
#Created 1906 NETS and 0 SPECIALNETS signatures
#Created 1557 instance signatures
Begin checking placement ...
*info: Placed = 1456
*info: Unplaced = 0
Placement Density:91.08%(23258/25536)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 418.4M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0065% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 20.0071% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 30.0077% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 40.0083% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 50.0088% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 60.0094% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 70.01% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 80.0106% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 90.0112% (CPU Time= 0:00:00.1  MEM= 418.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 418.4M)
Nr. Extracted Resistors     : 31413
Nr. Extracted Ground Cap.   : 33227
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 418.367M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 418.4M)
Number of Loop : 0
Start delay calculation (mem=418.367M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 418.4M)
Closing parasitic data file './hight_sYL73U_3639.rcdb.d'. 1832 times net's RC data read were performed.
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=418.367M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 418.4M) ***
-holdSdfFile {}                            # string, default=""

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.341  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.078%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 418.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 418.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.341  |  4.518  |  4.341  |  8.225  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.078%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 418.4M **
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 418.4M **
Begin checking placement ...
*info: Placed = 1456
*info: Unplaced = 0
Placement Density:91.08%(23258/25536)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           DELDKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELBKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELCKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELAKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELDKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELBKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELCKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:           DELAKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFCHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFDHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKEHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFEHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFGHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKGHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKHHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFHHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKIHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFIHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKJHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFJHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKLHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFLHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKMHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFMHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKNHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFNHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKQHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFQHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFCHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFDHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKEHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFEHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFGHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKGHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKHHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFHHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKIHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFIHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKJHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFJHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFKHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKLHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFLHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKMHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFMHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKNHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFNHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:          BUFCKQHD         -   fsc0h_d_generic_core_ff1p32vm40c
*info:            BUFQHD         -   fsc0h_d_generic_core_ff1p32vm40c
-holdSdfFile {}                            # string, default=""
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 418.4M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0065% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 20.0071% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 30.0077% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 40.0083% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 50.0088% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 60.0094% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 70.01% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 80.0106% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 90.0112% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 418.4M)
Nr. Extracted Resistors     : 31413
Nr. Extracted Ground Cap.   : 33227
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 418.367M)
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, totSessionCpu=0:01:30, mem=418.4M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 418.4M)
Number of Loop : 0
Start delay calculation (mem=418.367M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 418.4M)
Closing parasitic data file './hight_sYL73U_3639.rcdb.d'. 1832 times net's RC data read were performed.
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=418.367M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 418.4M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (CPU=0:00:00.5, totSessionCpu=0:01:30, mem=418.4M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=418.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 5.880e+04 (2.802e+04 3.078e+04) (ext = 1.934e+04)
default core: bins with density >  0.75 = 83.3 % ( 25 / 30 )
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 418.4M)
Number of Loop : 0
Start delay calculation (mem=418.367M)...
*** Calculating scaling factor for max libraries using the default operating condition of each library.
delayCal using detail RC...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:01.0 mem=418.367M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 418.4M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 418.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 418.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.341  |  4.518  |  4.341  |  8.225  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.138  |  0.138  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.078%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 418.4M **
*** Finished optDesign ***
<CMD> saveDesign ./saving/hight_route.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight_route.enc.dat exists, rename it to ./saving/hight_route.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight_route.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight_route.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight_route.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=418.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=418.4M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> timeDesign -postRoute -drvReports -outDir ./reports/postroute_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 418.4M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0065% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 20.0071% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 30.0077% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 40.0083% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 50.0088% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 60.0094% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 70.01% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 80.0106% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 90.0112% (CPU Time= 0:00:00.1  MEM= 418.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 418.4M)
Nr. Extracted Resistors     : 31413
Nr. Extracted Ground Cap.   : 33227
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.341  |  4.518  |  4.341  |  8.225  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 91.078%
------------------------------------------------------------
Reported timing to dir ./reports/postroute_timing
Total CPU time: 0.63 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> timeDesign -postRoute -hold -outDir ./reports/postroute_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 418.4M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0065% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 20.0071% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 30.0077% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 40.0083% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 50.0088% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 60.0094% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 70.01% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 80.0106% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 90.0112% (CPU Time= 0:00:00.1  MEM= 418.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 418.4M)
Nr. Extracted Resistors     : 31413
Nr. Extracted Ground Cap.   : 33227
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 418.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.138  |  0.138  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 91.078%
------------------------------------------------------------
Reported timing to dir ./reports/postroute_timing
Total CPU time: 0.9 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> addFiller -cell {FILLER1HD FILLER2HD FILLER3HD FILLER4EHD FILLER8EHD FILLER16EHD FILLER32EHD FILLER64EHD}
**WARN: (SOCSP-5140):	Global net connect rules have not been created. This could result in filler instances with DRC violations.
*INFO:   Added 2 filler insts (cell FILLER64EHD / prefix FILLER).
*INFO:   Added 5 filler insts (cell FILLER32EHD / prefix FILLER).
*INFO:   Added 13 filler insts (cell FILLER16EHD / prefix FILLER).
*INFO:   Added 26 filler insts (cell FILLER8EHD / prefix FILLER).
*INFO:   Added 103 filler insts (cell FILLER4EHD / prefix FILLER).
*INFO:   Added 91 filler insts (cell FILLER3HD / prefix FILLER).
*INFO:   Added 102 filler insts (cell FILLER2HD / prefix FILLER).
*INFO:   Added 187 filler insts (cell FILLER1HD / prefix FILLER).
*INFO: Total 529 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
**WARN: (SOCVFG-47):	Pin of Cell FILLER_1 at (1.600, 2.920), (14.400, 3.480) on Layer M1 is not connected to any net. Use globalNetConnect or GUI FloorPlan->Connect Global Nets to specify global net connection rules properly.

*INFO: Iteration 0-#1, Found 28 DRC violations (real: 0:00:01.0).
*INFO: Iteration 0-#2, Found 4 DRC violations (real: 0:00:00.0).
*INFO: Iteration 0-#3, Found 1 DRC violation  (real: 0:00:00.0).
*INFO: Iteration 0-#4, Found 1 DRC violation  (real: 0:00:01.0).
*INFO: Iteration 0-#5, Found 1 DRC violation  (real: 0:00:00.0).
*INFO: Iteration 0-#6, Found 0 DRC violation  (real: 0:00:00.0).
*INFO:   Added 0 filler inst  (cell FILLER1HD / prefix FILLER).
*INFO: End DRC Checks. (real: 0:00:02.0 ).
*INFO: Replaced 29 fillers which had DRC vio's, with 70 new fillers.
<CMD> extractRC -outfile ./hight_rc
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 418.4M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0065% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 20.0071% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 30.0077% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 40.0083% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 50.0088% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 60.0094% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 70.01% (CPU Time= 0:00:00.0  MEM= 418.4M)
Extracted 80.0106% (CPU Time= 0:00:00.1  MEM= 418.4M)
Extracted 90.0112% (CPU Time= 0:00:00.1  MEM= 418.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 418.4M)
Nr. Extracted Resistors     : 31413
Nr. Extracted Ground Cap.   : 33227
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 418.367M)
<CMD> write_sdf hight.sdf
Topological Sorting (CPU = 0:00:00.0, MEM = 418.4M)
Number of Loop : 0
Start delay calculation (mem=418.367M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 418.4M)
Closing parasitic data file './hight_sYL73U_3639.rcdb.d'. 1832 times net's RC data read were performed.
Delay calculation completed.
(cpu=0:00:00.3 real=0:00:00.0 mem=418.367M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 418.4M)
Number of Loop : 0
Start delay calculation (mem=418.367M)...
delayCal using detail RC...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=418.367M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 418.4M) ***
<CMD> saveNetlist ./hight.v -includePowerGround
Writing Netlist "./hight.v" ...
**WARN: (SOCVL-516):	No Power/Ground connections in top module (hight).
0 Pwr names and 0 Gnd names.
<CMD> report_power -dynamic -outfile hight.pwr

WARNING (POWER-2017):   Report Generation : Unknown option -dynamic to the report_power command.



Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 418.4M)
Number of Loop : 0
Start delay calculation (mem=418.367M)...
delayCal using detail RC...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=418.367M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 418.4M) ***
Start force assigning power rail voltages for view default_view_setup
Finished assigning power rail voltages

CPE found ground net: gnd
CPE found power net: vdd  voltage: 0V

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


INFO (POWER-1606): Found clock 'clk' with frequency 100MHz from SDC file.


Propagating signal activity...


Starting Levelizing
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT)
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 5%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 10%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 15%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 20%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 25%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 30%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 35%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 40%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 45%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 50%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 55%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 60%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 65%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 70%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 75%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 80%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 85%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 90%
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT): 95%

Finished Levelizing
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT)

Starting Activity Propagation
2013-Oct-10 00:20:25 (2013-Oct-09 22:20:25 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 5%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 10%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 15%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 20%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 25%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 30%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 35%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 40%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 45%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 50%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 55%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 60%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 65%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 70%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 75%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 80%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 85%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 90%

Finished Activity Propagation
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT)
WARNING (POWER-1500): 2 cell(s) in the design have timing library models but
do not have internal power data.  Internal power will not be calculated for these cells:

  TIE1DHD
  TIE0DHD

Starting Calculating power
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT)

Calculating power dissipation...

 ... Calculating switching power
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 5%
  instance roundfunction/C7_reg[7] is not connected to any rail
  instance roundfunction/C7_reg[6] is not connected to any rail
  instance roundfunction/C7_reg[5] is not connected to any rail
  instance roundfunction/C7_reg[4] is not connected to any rail
  instance roundfunction/C7_reg[3] is not connected to any rail
  only first five unconnected instances are listed...
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 10%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 15%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 20%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 25%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 30%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 35%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 40%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 45%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 50%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 55%
 ... Calculating internal and leakage power
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 60%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 65%
2013-Oct-10 00:20:26 (2013-Oct-09 22:20:26 GMT): 70%
2013-Oct-10 00:20:27 (2013-Oct-09 22:20:27 GMT): 75%
2013-Oct-10 00:20:27 (2013-Oct-09 22:20:27 GMT): 80%
2013-Oct-10 00:20:27 (2013-Oct-09 22:20:27 GMT): 85%
2013-Oct-10 00:20:27 (2013-Oct-09 22:20:27 GMT): 90%
2013-Oct-10 00:20:27 (2013-Oct-09 22:20:27 GMT): 95%

Finished Calculating power
2013-Oct-10 00:20:27 (2013-Oct-09 22:20:27 GMT)


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      0.9902      55.52%
Total Switching Power:      0.7773      43.58%
Total Leakage Power:     0.01599     0.8964%
Total Power:       1.783
-----------------------------------------------------------------------------------------
report_power consumed time 00:00:02 : increased peak memory (607M) by 0
Output file is hight.pwr.
<CMD> fit
<CMD> saveDesign ./saving/hight.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight.enc.dat exists, rename it to ./saving/hight.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=418.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=418.4M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> fit
<CMD> fit
<CMD> loadConfig ./Default.conf
**WARN: (SOCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> commitConfig
**WARN: (SOCSYT-3034):	commitConfig can only be run once per session.
 This command is skipped since it's already run by user or by loadConfig command implicitly.
<CMD> floorPlan -d 163 163 0 0 0 0
Reading IO assignment file "./hight.io" ...
<CMD> loadIoFile hight.io
Reading IO assignment file "hight.io" ...
<CMD> addStripe -nets {vdd gnd} -layer metal5 -width 4 -direction Horizontal -set_to_set_distance 36 -spacing 2 -start_y 5 -stop_y 158
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
**WARN: (SOCPP-170):	The power planner failed to create a wire at (0.00, 7.00) (163.00, 7.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (0.00, 43.00) (163.00, 43.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (0.00, 79.00) (163.00, 79.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (0.00, 115.00) (163.00, 115.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (0.00, 151.00) (163.00, 151.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (0.00, 13.00) (163.00, 13.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (0.00, 49.00) (163.00, 49.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (0.00, 85.00) (163.00, 85.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (0.00, 121.00) (163.00, 121.00).


<CMD> addStripe -nets {vdd gnd} -layer metal4 -width 4 -direction Vertical -set_to_set_distance 36 -spacing 2 -start_x 5 -stop_x 158
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes.  
	In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
**WARN: (SOCPP-170):	The power planner failed to create a wire at (7.00, 0.00) (7.00, 163.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (43.00, 0.00) (43.00, 163.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (79.00, 0.00) (79.00, 163.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (115.00, 0.00) (115.00, 163.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (151.00, 0.00) (151.00, 163.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (13.00, 0.00) (13.00, 163.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (49.00, 0.00) (49.00, 163.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (85.00, 0.00) (85.00, 163.00).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (121.00, 0.00) (121.00, 163.00).


<CMD> addIoFiller -prefix fill_io -cell EMPTY1HA
<CMD> sroute -allowLayerChange 1 -blockPinTarget nearestTarget -crossoverViaBottomLayer M1 -crossoverViaTopLayer M4 -layerChangeRange {M1 M4} -nets {vdd gnd}
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Thu Oct 10 00:26:32 2013 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /root/Desktop/hight/apr
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 2.6.9-5.EL i686 2.90Ghz)

Begin option processing ...
(from .sroute_3639.conf) srouteConnectPowerBump set to false
(from .sroute_3639.conf) routeSelectNet set to "vdd gnd"
(from .sroute_3639.conf) routeSpecial set to true
**WARN: 'M1' is not an integer!
**WARN: 'M1' is not an integer!
**WARN: 'M4' is not an integer!
(from .sroute_3639.conf) srouteFollowCorePinEnd set to 3
(from .sroute_3639.conf) srouteFollowPadPin set to true
(from .sroute_3639.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_3639.conf) sroutePadPinAllPorts set to true
(from .sroute_3639.conf) sroutePreserveExistingRoutes set to true
**WARN: 'M4' is not an integer!
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 598.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 8 routing layers, 1 overlap layer
Read in 460 macros, 74 used
Read in 2126 components
  2126 core components: 0 unplaced, 2026 placed, 100 fixed
Read in 259 physical pins
  259 physical pins: 0 unplaced, 0 placed, 259 fixed
Read in 259 nets
Read in 2 special nets, 2 routed
Read in 259 terminals
2 nets selected.

Begin power routing ...
**WARN: (SOCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1249):	Special wire at (77.000 -0.280) (81.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (77.000 -0.280) (81.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (77.000 -0.280) (81.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (149.000 -0.280) (153.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (149.000 -0.280) (153.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (149.000 -0.280) (153.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (113.000 -0.280) (117.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (113.000 -0.280) (117.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (113.000 -0.280) (117.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (5.000 -0.280) (9.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (5.000 -0.280) (9.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (5.000 -0.280) (9.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (41.000 -0.280) (45.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (41.000 -0.280) (45.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (41.000 -0.280) (45.000 0.280) is out of design boundary, ignored
**WARN: (SOCSR-1249):	Special wire at (0.000 -0.280) (162.800 0.280) is out of design boundary, ignored
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 51
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 598.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 259 io pins ...
 Updating DB with 118 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 418.37 megs
<CMD> addEndCap -precap FILLER4EHD -postcap FILLER4EHD -prefix EndCap
Minimum row-size in sites for endcap insertion = 9.
Minimum number of sites for row blockage       = 1.
**WARN: (SOCSP-5119):	Unable to add 'Pre'-cap cell (101) at (0.000, 0.000)
**WARN: (SOCSP-5119):	Unable to add 'Post'-cap cell (101) at (161.200, 0.000)
**WARN: (SOCSP-5119):	Unable to add 'Pre'-cap cell (101) at (0.000, 3.200)
**WARN: (SOCSP-5119):	Unable to add 'Post'-cap cell (101) at (161.200, 3.200)
**WARN: (SOCSP-5119):	Unable to add 'Pre'-cap cell (101) at (0.000, 6.400)
**WARN: (SOCSP-5119):	Unable to add 'Post'-cap cell (101) at (161.200, 6.400)
**WARN: (SOCSP-5119):	Unable to add 'Pre'-cap cell (101) at (0.000, 9.600)
**WARN: (SOCSP-5119):	Unable to add 'Post'-cap cell (101) at (161.200, 9.600)
**WARN: (SOCSP-5119):	Unable to add 'Pre'-cap cell (101) at (0.000, 12.800)
**WARN: (SOCSP-5119):	Unable to add 'Post'-cap cell (101) at (161.200, 12.800)
**WARN: (SOCSP-5119):	Unable to add 'Pre'-cap cell (101) at (0.000, 16.000)
**WARN: (SOCSP-5119):	Unable to add 'Post'-cap cell (101) at (161.200, 16.000)
**WARN: (SOCSP-5119):	Unable to add 'Pre'-cap cell (101) at (0.000, 19.200)
**WARN: (SOCSP-5119):	Unable to add 'Post'-cap cell (101) at (161.200, 19.200)
**WARN: (SOCSP-5119):	Unable to add 'Pre'-cap cell (101) at (0.000, 22.400)
**WARN: (SOCSP-5119):	Unable to add 'Post'-cap cell (101) at (161.200, 22.400)
**WARN: (SOCSP-5119):	Unable to add 'Pre'-cap cell (101) at (0.000, 25.600)
**WARN: (SOCSP-5119):	Unable to add 'Post'-cap cell (101) at (161.200, 25.600)
**WARN: (SOCSP-5119):	Unable to add 'Pre'-cap cell (101) at (0.000, 28.800)
**WARN: (SOCSP-5119):	Unable to add 'Post'-cap cell (101) at (161.200, 28.800)
**WARN: (EMS-27):	Message (SOCSP-5119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Inserted 0 pre-endcap <FILLER4EHD> cells (prefix EndCap).
Inserted 0 post-endcap <FILLER4EHD> cells (prefix EndCap).
**ERROR: (SOCSP-5106):	Found pre-placed std-cell insts at 'start' of 'some' rows.
**ERROR: (SOCSP-5107):	Could not place 50 'pre'Caps due to pre-placed std-cells.
**ERROR: (SOCSP-5106):	Found pre-placed std-cell insts at 'end' of 'some' rows.
**ERROR: (SOCSP-5107):	Could not place 50 'post'Caps due to pre-placed std-cells.
<CMD> saveDesign ./saving/hight.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight.enc.dat exists, rename it to ./saving/hight.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... 51 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=418.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=418.4M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> timeDesign -prePlace -idealClock -drvReports -outDir ./reports/preplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Set Using Default Delay Limit as 101.
**WARN: (SOCDC-1629):	The variable rdaUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command setUseDefaultDelayLimit.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.075  |  6.096  |  6.075  |  8.269  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Reported timing to dir ./reports/preplace_timing
Total CPU time: 0.46 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> timeDesign -prePlace -idealClock -hold -outDir ./reports/preplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Set Using Default Delay Limit as 101.
**WARN: (SOCDC-1629):	The variable rdaUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command setUseDefaultDelayLimit.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.110  |  0.110  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Reported timing to dir ./reports/preplace_timing
Total CPU time: 0.51 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.367188 Mbytes
<CMD> setPlaceMode -clkGateAware true -congEffort medium -ignoreScan -timingDriven true
**WARN: (SOCTCM-70):	Option "-ignoreScan" for command setPlaceMode is obsolete and has been replaced by "-ignoreScan true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-ignoreScan true".
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 418.4M)
Number of Loop : 0
Start delay calculation (mem=418.367M)...
*** Calculating scaling factor for max libraries using the default operating condition of each library.
Delay calculation completed.
(cpu=0:00:00.1 real=0:00:00.0 mem=418.367M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 418.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
*** Starting "NanoPlace(TM) placement v0.845.4.11 (mem=418.4M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:05.3 mem=447.2M) ***
**WARN: (SOCTS-141):	Cell (BHD1HD) is marked as dont_touch, but is not marked as dont_use.
**WARN: (SOCTS-141):	Cell (CKLDHD) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.2 mem=465.0M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=2126 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1830 #term=6353 #term/net=3.47, #fixedIo=259, #floatIo=0, #fixedPin=259, #floatPin=0
stdCell: 2126 single + 0 double + 0 multi
Total standard cell length = 8.1400 (mm), area = 0.0260 (mm^2)
Average module density = 1.000.
Density for the design = 1.000.
       = stdcell_area 19950 (25536 um^2) / alloc_area 19950 (25536 um^2).
Pin Density = 0.312.
            = total # of pins 6353 / total Instance area 20350.
Identified 572 spare or floating instances, with no clusters.
No clock gating cells found.  Disabling -clkGateAware placement.
Iteration  1: Total net bbox = 4.338e+04 (2.25e+04 2.09e+04)
              Est.  stn bbox = 4.338e+04 (2.25e+04 2.09e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 466.4M
Iteration  2: Total net bbox = 4.338e+04 (2.25e+04 2.09e+04)
              Est.  stn bbox = 4.338e+04 (2.25e+04 2.09e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 466.4M
Iteration  3: Total net bbox = 4.001e+04 (2.02e+04 1.98e+04)
              Est.  stn bbox = 4.001e+04 (2.02e+04 1.98e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 466.5M
Iteration  4: Total net bbox = 4.741e+04 (2.28e+04 2.46e+04)
              Est.  stn bbox = 4.741e+04 (2.28e+04 2.46e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 466.5M
Iteration  5: Total net bbox = 4.842e+04 (2.35e+04 2.49e+04)
              Est.  stn bbox = 4.842e+04 (2.35e+04 2.49e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 466.5M
Iteration  6: Total net bbox = 5.092e+04 (2.50e+04 2.59e+04)
              Est.  stn bbox = 5.092e+04 (2.50e+04 2.59e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 466.5M
Iteration  7: Total net bbox = 5.415e+04 (2.78e+04 2.64e+04)
              Est.  stn bbox = 6.315e+04 (3.20e+04 3.11e+04)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 466.2M
Iteration  8: Total net bbox = 5.415e+04 (2.78e+04 2.64e+04)
              Est.  stn bbox = 6.315e+04 (3.20e+04 3.11e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 466.2M
Iteration  9: Total net bbox = 5.354e+04 (2.63e+04 2.73e+04)
              Est.  stn bbox = 5.354e+04 (2.63e+04 2.73e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 466.6M
Iteration 10: Total net bbox = 5.623e+04 (2.87e+04 2.75e+04)
              Est.  stn bbox = 6.531e+04 (3.30e+04 3.23e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 466.4M
Iteration 11: Total net bbox = 5.829e+04 (3.05e+04 2.78e+04)
              Est.  stn bbox = 6.747e+04 (3.49e+04 3.25e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 466.4M
*** cost = 5.829e+04 (3.05e+04 2.78e+04) (cpu for global=0:00:02.2) real=0:00:03.0***
Core Placement runtime cpu: 0:00:01.5 real: 0:00:03.0
Starting refinePlace ...
**ERROR: (SOCSP-2002):	Density too high (100.0%). Stopping detail placement.
Total net length = 5.829e+04 (3.051e+04 2.779e+04) (ext = 1.780e+04)
*** End of Placement (cpu=0:00:08.8, real=0:00:10.0, mem=466.4M) ***
default core: bins with density >  0.75 = 93.3 % ( 28 / 30 )
*** Free Virtual Timing Model ...(mem=466.4M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0:10, mem = 465.7M **
<CMD> timeDesign -preCTS -idealClock -drvReports -outDir ./reports/place_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=327, multi-gpins=654, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.702e+04um = 3.469e+04H + 3.233e+04V
Usage: (26.8%H 24.6%V) = (3.950e+04um 4.932e+04um) = (19618 15376)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (26.8%H 24.5%V) = (3.938e+04um 4.930e+04um) = (19558 15370)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (26.7%H 24.5%V) = (3.928e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (26.7%H 24.5%V) = (3.927e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (26.7%H 24.5%V) = (3.927e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (26.7%H 24.5%V) = (3.927e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	1	 0.02%	4	 0.10%
  1:	13	 0.31%	18	 0.44%
  2:	13	 0.31%	42	 1.02%
  3:	34	 0.82%	68	 1.65%
  4:	53	 1.28%	155	 3.75%
  5:	61	 1.48%	204	 4.94%
  6:	103	 2.49%	207	 5.01%
  7:	130	 3.15%	227	 5.50%
  8:	183	 4.43%	215	 5.20%
  9:	224	 5.42%	200	 4.84%
 10:	275	 6.66%	241	 5.83%
 11:	301	 7.29%	270	 6.54%
 12:	348	 8.42%	327	 7.92%
 13:	370	 8.96%	326	 7.89%
 14:	388	 9.39%	354	 8.57%
 15:	421	10.19%	425	10.29%
 16:	391	 9.47%	444	10.75%
 17:	303	 7.33%	280	 6.78%
 18:	270	 6.54%	124	 3.00%
 19:	140	 3.39%	0	 0.00%
 20:	109	 2.64%	0	 0.00%

Global route (cpu=0.0s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (29.5%H 28.0%V) = (4.352e+04um 5.642e+04um) = (21566 17561)
Overflow: 60 = 14 (0.34% H) + 46 (1.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	2	 0.05%
 -4:	0	 0.00%	1	 0.02%
 -3:	1	 0.02%	4	 0.10%
 -2:	3	 0.07%	8	 0.19%
 -1:	8	 0.19%	21	 0.51%
--------------------------------------
  0:	13	 0.31%	33	 0.80%
  1:	21	 0.51%	54	 1.31%
  2:	25	 0.61%	80	 1.94%
  3:	42	 1.02%	104	 2.52%
  4:	66	 1.60%	152	 3.68%
  5:	75	 1.82%	191	 4.62%
  6:	132	 3.20%	206	 4.99%
  7:	149	 3.61%	218	 5.28%
  8:	216	 5.23%	212	 5.13%
  9:	222	 5.37%	210	 5.08%
 10:	301	 7.29%	259	 6.27%
 11:	296	 7.17%	252	 6.10%
 12:	362	 8.76%	293	 7.09%
 13:	344	 8.33%	303	 7.33%
 14:	363	 8.79%	333	 8.06%
 15:	386	 9.34%	399	 9.66%
 16:	369	 8.93%	420	10.17%
 17:	277	 6.71%	263	 6.37%
 18:	256	 6.20%	113	 2.74%
 19:	127	 3.07%	0	 0.00%
 20:	77	 1.86%	0	 0.00%


**WARN: (SOCTR-7120):	The difference of congestion estimation from trialRoute 0.728% and predicted congestion estimation for nanoRoute 6.565% is too large.
	TrialRoute may under-estimate the congestion and nanoRoute may find the design hard to route.
	This can happen sometimes because of different ways of calculating congestions from the same routes.

*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 7.085e+04um, number of vias: 16371
M1(H) length: 8.450e-01um, number of vias: 6090
M2(V) length: 1.551e+04um, number of vias: 5736
M3(H) length: 2.406e+04um, number of vias: 2345
M4(V) length: 1.124e+04um, number of vias: 1257
M5(H) length: 9.786e+03um, number of vias: 785
M6(V) length: 8.374e+03um, number of vias: 140
M7(H) length: 1.580e+03um, number of vias: 18
M8(V) length: 3.008e+02um
*** Completed Phase 2 route (0:00:00.1 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  5.114  |  5.302  |  5.114  |  8.235  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 100.000%
Routing Overflow: 0.34% H and 1.12% V
------------------------------------------------------------
Reported timing to dir ./reports/place_timing
Total CPU time: 0.73 sec
Total Real time: 1.0 sec
Total Memory Usage: 465.730469 Mbytes
<CMD> timeDesign -preCTS -idealClock -hold -outDir ./reports/place_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=327, multi-gpins=654, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.702e+04um = 3.469e+04H + 3.233e+04V
Usage: (26.8%H 24.6%V) = (3.950e+04um 4.932e+04um) = (19618 15376)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (26.8%H 24.5%V) = (3.938e+04um 4.930e+04um) = (19558 15370)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (26.7%H 24.5%V) = (3.928e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (26.7%H 24.5%V) = (3.927e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (26.7%H 24.5%V) = (3.927e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (26.7%H 24.5%V) = (3.927e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	1	 0.02%	4	 0.10%
  1:	13	 0.31%	18	 0.44%
  2:	13	 0.31%	42	 1.02%
  3:	34	 0.82%	68	 1.65%
  4:	53	 1.28%	155	 3.75%
  5:	61	 1.48%	204	 4.94%
  6:	103	 2.49%	207	 5.01%
  7:	130	 3.15%	227	 5.50%
  8:	183	 4.43%	215	 5.20%
  9:	224	 5.42%	200	 4.84%
 10:	275	 6.66%	241	 5.83%
 11:	301	 7.29%	270	 6.54%
 12:	348	 8.42%	327	 7.92%
 13:	370	 8.96%	326	 7.89%
 14:	388	 9.39%	354	 8.57%
 15:	421	10.19%	425	10.29%
 16:	391	 9.47%	444	10.75%
 17:	303	 7.33%	280	 6.78%
 18:	270	 6.54%	124	 3.00%
 19:	140	 3.39%	0	 0.00%
 20:	109	 2.64%	0	 0.00%

Global route (cpu=0.0s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (29.5%H 28.0%V) = (4.352e+04um 5.642e+04um) = (21566 17561)
Overflow: 60 = 14 (0.34% H) + 46 (1.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	2	 0.05%
 -4:	0	 0.00%	1	 0.02%
 -3:	1	 0.02%	4	 0.10%
 -2:	3	 0.07%	8	 0.19%
 -1:	8	 0.19%	21	 0.51%
--------------------------------------
  0:	13	 0.31%	33	 0.80%
  1:	21	 0.51%	54	 1.31%
  2:	25	 0.61%	80	 1.94%
  3:	42	 1.02%	104	 2.52%
  4:	66	 1.60%	152	 3.68%
  5:	75	 1.82%	191	 4.62%
  6:	132	 3.20%	206	 4.99%
  7:	149	 3.61%	218	 5.28%
  8:	216	 5.23%	212	 5.13%
  9:	222	 5.37%	210	 5.08%
 10:	301	 7.29%	259	 6.27%
 11:	296	 7.17%	252	 6.10%
 12:	362	 8.76%	293	 7.09%
 13:	344	 8.33%	303	 7.33%
 14:	363	 8.79%	333	 8.06%
 15:	386	 9.34%	399	 9.66%
 16:	369	 8.93%	420	10.17%
 17:	277	 6.71%	263	 6.37%
 18:	256	 6.20%	113	 2.74%
 19:	127	 3.07%	0	 0.00%
 20:	77	 1.86%	0	 0.00%


**WARN: (SOCTR-7120):	The difference of congestion estimation from trialRoute 0.728% and predicted congestion estimation for nanoRoute 6.565% is too large.
	TrialRoute may under-estimate the congestion and nanoRoute may find the design hard to route.
	This can happen sometimes because of different ways of calculating congestions from the same routes.

*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 7.085e+04um, number of vias: 16371
M1(H) length: 8.450e-01um, number of vias: 6090
M2(V) length: 1.551e+04um, number of vias: 5736
M3(H) length: 2.406e+04um, number of vias: 2345
M4(V) length: 1.124e+04um, number of vias: 1257
M5(H) length: 9.786e+03um, number of vias: 785
M6(V) length: 8.374e+03um, number of vias: 140
M7(H) length: 1.580e+03um, number of vias: 18
M8(V) length: 3.008e+02um
*** Completed Phase 2 route (0:00:00.1 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.135  |  0.135  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
Routing Overflow: 0.34% H and 1.12% V
------------------------------------------------------------
Reported timing to dir ./reports/place_timing
Total CPU time: 1.01 sec
Total Real time: 2.0 sec
Total Memory Usage: 465.730469 Mbytes
<CMD> optDesign -preCTS
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 465.7M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected term at (63400 151800 1) of net clk
Net clk is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=327, multi-gpins=654, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.702e+04um = 3.469e+04H + 3.233e+04V
Usage: (26.8%H 24.6%V) = (3.950e+04um 4.932e+04um) = (19618 15376)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (26.8%H 24.5%V) = (3.938e+04um 4.930e+04um) = (19558 15370)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (26.7%H 24.5%V) = (3.928e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (26.7%H 24.5%V) = (3.927e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (26.7%H 24.5%V) = (3.927e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (26.7%H 24.5%V) = (3.927e+04um 4.926e+04um) = (19507 15356)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	1	 0.02%	4	 0.10%
  1:	13	 0.31%	18	 0.44%
  2:	13	 0.31%	42	 1.02%
  3:	34	 0.82%	68	 1.65%
  4:	53	 1.28%	155	 3.75%
  5:	61	 1.48%	204	 4.94%
  6:	103	 2.49%	207	 5.01%
  7:	130	 3.15%	227	 5.50%
  8:	183	 4.43%	215	 5.20%
  9:	224	 5.42%	200	 4.84%
 10:	275	 6.66%	241	 5.83%
 11:	301	 7.29%	270	 6.54%
 12:	348	 8.42%	327	 7.92%
 13:	370	 8.96%	326	 7.89%
 14:	388	 9.39%	354	 8.57%
 15:	421	10.19%	425	10.29%
 16:	391	 9.47%	444	10.75%
 17:	303	 7.33%	280	 6.78%
 18:	270	 6.54%	124	 3.00%
 19:	140	 3.39%	0	 0.00%
 20:	109	 2.64%	0	 0.00%

Global route (cpu=0.1s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (29.5%H 28.0%V) = (4.352e+04um 5.642e+04um) = (21566 17561)
Overflow: 60 = 14 (0.34% H) + 46 (1.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	2	 0.05%
 -4:	0	 0.00%	1	 0.02%
 -3:	1	 0.02%	4	 0.10%
 -2:	3	 0.07%	8	 0.19%
 -1:	8	 0.19%	21	 0.51%
--------------------------------------
  0:	13	 0.31%	33	 0.80%
  1:	21	 0.51%	54	 1.31%
  2:	25	 0.61%	80	 1.94%
  3:	42	 1.02%	104	 2.52%
  4:	66	 1.60%	152	 3.68%
  5:	75	 1.82%	191	 4.62%
  6:	132	 3.20%	206	 4.99%
  7:	149	 3.61%	218	 5.28%
  8:	216	 5.23%	212	 5.13%
  9:	222	 5.37%	210	 5.08%
 10:	301	 7.29%	259	 6.27%
 11:	296	 7.17%	252	 6.10%
 12:	362	 8.76%	293	 7.09%
 13:	344	 8.33%	303	 7.33%
 14:	363	 8.79%	333	 8.06%
 15:	386	 9.34%	399	 9.66%
 16:	369	 8.93%	420	10.17%
 17:	277	 6.71%	263	 6.37%
 18:	256	 6.20%	113	 2.74%
 19:	127	 3.07%	0	 0.00%
 20:	77	 1.86%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 7.085e+04um, number of vias: 16371
M1(H) length: 8.450e-01um, number of vias: 6090
M2(V) length: 1.551e+04um, number of vias: 5736
M3(H) length: 2.406e+04um, number of vias: 2345
M4(V) length: 1.124e+04um, number of vias: 1257
M5(H) length: 9.786e+03um, number of vias: 785
M6(V) length: 8.374e+03um, number of vias: 140
M7(H) length: 1.580e+03um, number of vias: 18
M8(V) length: 3.008e+02um
*** Completed Phase 2 route (0:00:00.1 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.114  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 465.7M **
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 100.000% **

*** starting 1-st reclaim pass: 1186 instances 
*** starting 2-nd reclaim pass: 19 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 1 **
** Density Change = 0.010% **
** Density after area reclaim = 99.990% **
*** Finished Area Reclaim (0:00:00.3) ***
*** Starting sequential cell resizing ***
density before resizing = 99.990%
*summary:      0 instances changed cell type
*info: stop 'seqResize' prematurely due to density 1.000 > 0.950
density after resizing = 99.990%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=465.7M) ***
default core: bins with density >  0.75 = 93.3 % ( 28 / 30 )
RPlace: Density =1.185714, Cost= 1.185714, incremental np is triggered.
default core: bins with density >  0.75 = 83.3 % ( 25 / 30 )
RPlace postIncrNP: Density = 1.185714 -> 1.077500.
Starting refinePlace ...
**ERROR: (SOCSP-2002):	Density too high (100.0%). Stopping detail placement.
Ripped up 0 affected routes.
Re-routed 0 nets
Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 465.7M)
Number of Loop : 0
Start delay calculation (mem=465.730M)...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=465.730M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 465.7M) ***

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=465.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.972  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 465.7M **
*** Starting optFanout (465.7M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 74 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=465.7M) ***
*info: There are 42 candidate Buffer cells
*info: There are 41 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.999900
Start fixing timing ... (0:00:00.0 465.7M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 465.7M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.999900 (> 0.950000); stop prematurally!
*** Completed optFanout (0:00:00.0 465.7M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=465.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.972  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 465.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 99.990% **

*** starting 1-st reclaim pass: 1186 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 99.990% **
*** Finished Area Reclaim (0:00:00.2) ***
default core: bins with density >  0.75 = 83.3 % ( 25 / 30 )
RPlace: Density =1.077500, Cost= 1.077500, incremental np is triggered.
default core: bins with density >  0.75 = 86.7 % ( 26 / 30 )
RPlace postIncrNP: Density = 1.077500 -> 1.073750.
Starting refinePlace ...
**ERROR: (SOCSP-2002):	Density too high (100.0%). Stopping detail placement.
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=315, multi-gpins=631, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.461e+04um = 3.268e+04H + 3.193e+04V
Usage: (25.5%H 24.5%V) = (3.749e+04um 4.925e+04um) = (18631 15364)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.738e+04um 4.924e+04um) = (18575 15364)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.12%
  1:	2	 0.05%	11	 0.27%
  2:	7	 0.17%	42	 1.02%
  3:	24	 0.58%	71	 1.72%
  4:	55	 1.33%	136	 3.29%
  5:	72	 1.74%	190	 4.60%
  6:	114	 2.76%	172	 4.16%
  7:	145	 3.51%	246	 5.95%
  8:	153	 3.70%	224	 5.42%
  9:	181	 4.38%	229	 5.54%
 10:	241	 5.83%	236	 5.71%
 11:	325	 7.87%	244	 5.91%
 12:	305	 7.38%	330	 7.99%
 13:	350	 8.47%	405	 9.80%
 14:	374	 9.05%	460	11.14%
 15:	458	11.09%	414	10.02%
 16:	428	10.36%	352	 8.52%
 17:	343	 8.30%	255	 6.17%
 18:	292	 7.07%	109	 2.64%
 19:	167	 4.04%	0	 0.00%
 20:	95	 2.30%	0	 0.00%

Global route (cpu=0.0s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.0 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (28.0%H 27.6%V) = (4.122e+04um 5.557e+04um) = (20449 17313)
Overflow: 36 = 3 (0.08% H) + 32 (0.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.10%
 -2:	1	 0.02%	8	 0.19%
 -1:	2	 0.05%	12	 0.29%
--------------------------------------
  0:	8	 0.19%	20	 0.48%
  1:	12	 0.29%	63	 1.53%
  2:	26	 0.63%	70	 1.69%
  3:	34	 0.82%	102	 2.47%
  4:	78	 1.89%	115	 2.78%
  5:	89	 2.15%	176	 4.26%
  6:	118	 2.86%	203	 4.91%
  7:	138	 3.34%	235	 5.69%
  8:	190	 4.60%	239	 5.79%
  9:	212	 5.13%	240	 5.81%
 10:	252	 6.10%	211	 5.11%
 11:	328	 7.94%	242	 5.86%
 12:	307	 7.43%	312	 7.55%
 13:	332	 8.04%	402	 9.73%
 14:	368	 8.91%	412	 9.97%
 15:	426	10.31%	390	 9.44%
 16:	403	 9.76%	349	 8.45%
 17:	324	 7.84%	226	 5.47%
 18:	255	 6.17%	99	 2.40%
 19:	172	 4.16%	0	 0.00%
 20:	56	 1.36%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 6.833e+04um, number of vias: 16115
M1(H) length: 8.450e-01um, number of vias: 6089
M2(V) length: 1.556e+04um, number of vias: 5774
M3(H) length: 2.335e+04um, number of vias: 2340
M4(V) length: 1.273e+04um, number of vias: 1129
M5(H) length: 8.830e+03um, number of vias: 675
M6(V) length: 6.587e+03um, number of vias: 102
M7(H) length: 1.191e+03um, number of vias: 6
M8(V) length: 7.920e+01um
*** Completed Phase 2 route (0:00:00.0 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 465.7M)
Number of Loop : 0
Start delay calculation (mem=465.730M)...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=465.730M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 465.7M) ***

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=465.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.968  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
Routing Overflow: 0.08% H and 0.78% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 465.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 465.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.968  |  5.275  |  4.968  |  8.237  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
Routing Overflow: 0.08% H and 0.78% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 465.7M **
*** Finished optDesign ***
<CMD> saveDesign ./saving/hight_place.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight_place.enc.dat exists, rename it to ./saving/hight_place.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight_place.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight_place.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight_place.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... 51 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=465.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=465.7M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> timeDesign -preCTS -idealClock -drvReports -outDir ./reports/postplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=315, multi-gpins=631, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.461e+04um = 3.268e+04H + 3.193e+04V
Usage: (25.5%H 24.5%V) = (3.749e+04um 4.925e+04um) = (18631 15364)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.738e+04um 4.924e+04um) = (18575 15364)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.12%
  1:	2	 0.05%	11	 0.27%
  2:	7	 0.17%	42	 1.02%
  3:	24	 0.58%	71	 1.72%
  4:	55	 1.33%	136	 3.29%
  5:	72	 1.74%	190	 4.60%
  6:	114	 2.76%	172	 4.16%
  7:	145	 3.51%	246	 5.95%
  8:	153	 3.70%	224	 5.42%
  9:	181	 4.38%	229	 5.54%
 10:	241	 5.83%	236	 5.71%
 11:	325	 7.87%	244	 5.91%
 12:	305	 7.38%	330	 7.99%
 13:	350	 8.47%	405	 9.80%
 14:	374	 9.05%	460	11.14%
 15:	458	11.09%	414	10.02%
 16:	428	10.36%	352	 8.52%
 17:	343	 8.30%	255	 6.17%
 18:	292	 7.07%	109	 2.64%
 19:	167	 4.04%	0	 0.00%
 20:	95	 2.30%	0	 0.00%

Global route (cpu=0.0s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (28.0%H 27.6%V) = (4.122e+04um 5.557e+04um) = (20449 17313)
Overflow: 36 = 3 (0.08% H) + 32 (0.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.10%
 -2:	1	 0.02%	8	 0.19%
 -1:	2	 0.05%	12	 0.29%
--------------------------------------
  0:	8	 0.19%	20	 0.48%
  1:	12	 0.29%	63	 1.53%
  2:	26	 0.63%	70	 1.69%
  3:	34	 0.82%	102	 2.47%
  4:	78	 1.89%	115	 2.78%
  5:	89	 2.15%	176	 4.26%
  6:	118	 2.86%	203	 4.91%
  7:	138	 3.34%	235	 5.69%
  8:	190	 4.60%	239	 5.79%
  9:	212	 5.13%	240	 5.81%
 10:	252	 6.10%	211	 5.11%
 11:	328	 7.94%	242	 5.86%
 12:	307	 7.43%	312	 7.55%
 13:	332	 8.04%	402	 9.73%
 14:	368	 8.91%	412	 9.97%
 15:	426	10.31%	390	 9.44%
 16:	403	 9.76%	349	 8.45%
 17:	324	 7.84%	226	 5.47%
 18:	255	 6.17%	99	 2.40%
 19:	172	 4.16%	0	 0.00%
 20:	56	 1.36%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 6.833e+04um, number of vias: 16115
M1(H) length: 8.450e-01um, number of vias: 6089
M2(V) length: 1.556e+04um, number of vias: 5774
M3(H) length: 2.335e+04um, number of vias: 2340
M4(V) length: 1.273e+04um, number of vias: 1129
M5(H) length: 8.830e+03um, number of vias: 675
M6(V) length: 6.587e+03um, number of vias: 102
M7(H) length: 1.191e+03um, number of vias: 6
M8(V) length: 7.920e+01um
*** Completed Phase 2 route (0:00:00.0 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.968  |  5.275  |  4.968  |  8.237  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
Routing Overflow: 0.08% H and 0.78% V
------------------------------------------------------------
Reported timing to dir ./reports/postplace_timing
Total CPU time: 0.72 sec
Total Real time: 1.0 sec
Total Memory Usage: 465.730469 Mbytes
<CMD> timeDesign -preCTS -idealClock -hold -outDir ./reports/postplace_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=315, multi-gpins=631, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.461e+04um = 3.268e+04H + 3.193e+04V
Usage: (25.5%H 24.5%V) = (3.749e+04um 4.925e+04um) = (18631 15364)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.738e+04um 4.924e+04um) = (18575 15364)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.12%
  1:	2	 0.05%	11	 0.27%
  2:	7	 0.17%	42	 1.02%
  3:	24	 0.58%	71	 1.72%
  4:	55	 1.33%	136	 3.29%
  5:	72	 1.74%	190	 4.60%
  6:	114	 2.76%	172	 4.16%
  7:	145	 3.51%	246	 5.95%
  8:	153	 3.70%	224	 5.42%
  9:	181	 4.38%	229	 5.54%
 10:	241	 5.83%	236	 5.71%
 11:	325	 7.87%	244	 5.91%
 12:	305	 7.38%	330	 7.99%
 13:	350	 8.47%	405	 9.80%
 14:	374	 9.05%	460	11.14%
 15:	458	11.09%	414	10.02%
 16:	428	10.36%	352	 8.52%
 17:	343	 8.30%	255	 6.17%
 18:	292	 7.07%	109	 2.64%
 19:	167	 4.04%	0	 0.00%
 20:	95	 2.30%	0	 0.00%

Global route (cpu=0.0s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (28.0%H 27.6%V) = (4.122e+04um 5.557e+04um) = (20449 17313)
Overflow: 36 = 3 (0.08% H) + 32 (0.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.10%
 -2:	1	 0.02%	8	 0.19%
 -1:	2	 0.05%	12	 0.29%
--------------------------------------
  0:	8	 0.19%	20	 0.48%
  1:	12	 0.29%	63	 1.53%
  2:	26	 0.63%	70	 1.69%
  3:	34	 0.82%	102	 2.47%
  4:	78	 1.89%	115	 2.78%
  5:	89	 2.15%	176	 4.26%
  6:	118	 2.86%	203	 4.91%
  7:	138	 3.34%	235	 5.69%
  8:	190	 4.60%	239	 5.79%
  9:	212	 5.13%	240	 5.81%
 10:	252	 6.10%	211	 5.11%
 11:	328	 7.94%	242	 5.86%
 12:	307	 7.43%	312	 7.55%
 13:	332	 8.04%	402	 9.73%
 14:	368	 8.91%	412	 9.97%
 15:	426	10.31%	390	 9.44%
 16:	403	 9.76%	349	 8.45%
 17:	324	 7.84%	226	 5.47%
 18:	255	 6.17%	99	 2.40%
 19:	172	 4.16%	0	 0.00%
 20:	56	 1.36%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 6.833e+04um, number of vias: 16115
M1(H) length: 8.450e-01um, number of vias: 6089
M2(V) length: 1.556e+04um, number of vias: 5774
M3(H) length: 2.335e+04um, number of vias: 2340
M4(V) length: 1.273e+04um, number of vias: 1129
M5(H) length: 8.830e+03um, number of vias: 675
M6(V) length: 6.587e+03um, number of vias: 102
M7(H) length: 1.191e+03um, number of vias: 6
M8(V) length: 7.920e+01um
*** Completed Phase 2 route (0:00:00.1 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.134  |  0.134  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 99.990%
Routing Overflow: 0.08% H and 0.78% V
------------------------------------------------------------
Reported timing to dir ./reports/postplace_timing
Total CPU time: 0.97 sec
Total Real time: 1.0 sec
Total Memory Usage: 465.730469 Mbytes
<CMD> setCTSMode -moveGate true -opt true -optArea true -optLatency true -routeClkNet true -routeBottomPreferredLayer 1 -routeTopPreferredLayer 4
<CMD> clockDesign -specFile /root/hight/apr/Clock.ctstch
setCTSMode -moveGate true -opt true -optArea true -optLatency true -routeBottomPreferredLayer 1 -routeClkNet true -routeTopPreferredLayer 4
**ERROR: (SOCCK-2002):	Cannot open /root/hight/apr/Clock.ctstch: couldn't open "/root/hight/apr/Clock.ctstch": no such file or directory
  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
  
<CMD> timeDesign -postCTS -drvReports -outDir ./reports/cts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=315, multi-gpins=631, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.461e+04um = 3.268e+04H + 3.193e+04V
Usage: (25.5%H 24.5%V) = (3.749e+04um 4.925e+04um) = (18631 15364)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.738e+04um 4.924e+04um) = (18575 15364)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.12%
  1:	2	 0.05%	11	 0.27%
  2:	7	 0.17%	42	 1.02%
  3:	24	 0.58%	71	 1.72%
  4:	55	 1.33%	136	 3.29%
  5:	72	 1.74%	190	 4.60%
  6:	114	 2.76%	172	 4.16%
  7:	145	 3.51%	246	 5.95%
  8:	153	 3.70%	224	 5.42%
  9:	181	 4.38%	229	 5.54%
 10:	241	 5.83%	236	 5.71%
 11:	325	 7.87%	244	 5.91%
 12:	305	 7.38%	330	 7.99%
 13:	350	 8.47%	405	 9.80%
 14:	374	 9.05%	460	11.14%
 15:	458	11.09%	414	10.02%
 16:	428	10.36%	352	 8.52%
 17:	343	 8.30%	255	 6.17%
 18:	292	 7.07%	109	 2.64%
 19:	167	 4.04%	0	 0.00%
 20:	95	 2.30%	0	 0.00%

Global route (cpu=0.1s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (28.0%H 27.6%V) = (4.122e+04um 5.557e+04um) = (20449 17313)
Overflow: 36 = 3 (0.08% H) + 32 (0.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.10%
 -2:	1	 0.02%	8	 0.19%
 -1:	2	 0.05%	12	 0.29%
--------------------------------------
  0:	8	 0.19%	20	 0.48%
  1:	12	 0.29%	63	 1.53%
  2:	26	 0.63%	70	 1.69%
  3:	34	 0.82%	102	 2.47%
  4:	78	 1.89%	115	 2.78%
  5:	89	 2.15%	176	 4.26%
  6:	118	 2.86%	203	 4.91%
  7:	138	 3.34%	235	 5.69%
  8:	190	 4.60%	239	 5.79%
  9:	212	 5.13%	240	 5.81%
 10:	252	 6.10%	211	 5.11%
 11:	328	 7.94%	242	 5.86%
 12:	307	 7.43%	312	 7.55%
 13:	332	 8.04%	402	 9.73%
 14:	368	 8.91%	412	 9.97%
 15:	426	10.31%	390	 9.44%
 16:	403	 9.76%	349	 8.45%
 17:	324	 7.84%	226	 5.47%
 18:	255	 6.17%	99	 2.40%
 19:	172	 4.16%	0	 0.00%
 20:	56	 1.36%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 6.833e+04um, number of vias: 16115
M1(H) length: 8.450e-01um, number of vias: 6089
M2(V) length: 1.556e+04um, number of vias: 5774
M3(H) length: 2.335e+04um, number of vias: 2340
M4(V) length: 1.273e+04um, number of vias: 1129
M5(H) length: 8.830e+03um, number of vias: 675
M6(V) length: 6.587e+03um, number of vias: 102
M7(H) length: 1.191e+03um, number of vias: 6
M8(V) length: 7.920e+01um
*** Completed Phase 2 route (0:00:00.1 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.968  |  5.275  |  4.968  |  8.237  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
Routing Overflow: 0.08% H and 0.78% V
------------------------------------------------------------
Reported timing to dir ./reports/cts_timing
Total CPU time: 0.81 sec
Total Real time: 1.0 sec
Total Memory Usage: 465.730469 Mbytes
<CMD> timeDesign -postCTS -hold -outDir ./reports/cts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=315, multi-gpins=631, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.461e+04um = 3.268e+04H + 3.193e+04V
Usage: (25.5%H 24.5%V) = (3.749e+04um 4.925e+04um) = (18631 15364)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.738e+04um 4.924e+04um) = (18575 15364)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.12%
  1:	2	 0.05%	11	 0.27%
  2:	7	 0.17%	42	 1.02%
  3:	24	 0.58%	71	 1.72%
  4:	55	 1.33%	136	 3.29%
  5:	72	 1.74%	190	 4.60%
  6:	114	 2.76%	172	 4.16%
  7:	145	 3.51%	246	 5.95%
  8:	153	 3.70%	224	 5.42%
  9:	181	 4.38%	229	 5.54%
 10:	241	 5.83%	236	 5.71%
 11:	325	 7.87%	244	 5.91%
 12:	305	 7.38%	330	 7.99%
 13:	350	 8.47%	405	 9.80%
 14:	374	 9.05%	460	11.14%
 15:	458	11.09%	414	10.02%
 16:	428	10.36%	352	 8.52%
 17:	343	 8.30%	255	 6.17%
 18:	292	 7.07%	109	 2.64%
 19:	167	 4.04%	0	 0.00%
 20:	95	 2.30%	0	 0.00%

Global route (cpu=0.0s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (28.0%H 27.6%V) = (4.122e+04um 5.557e+04um) = (20449 17313)
Overflow: 36 = 3 (0.08% H) + 32 (0.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.10%
 -2:	1	 0.02%	8	 0.19%
 -1:	2	 0.05%	12	 0.29%
--------------------------------------
  0:	8	 0.19%	20	 0.48%
  1:	12	 0.29%	63	 1.53%
  2:	26	 0.63%	70	 1.69%
  3:	34	 0.82%	102	 2.47%
  4:	78	 1.89%	115	 2.78%
  5:	89	 2.15%	176	 4.26%
  6:	118	 2.86%	203	 4.91%
  7:	138	 3.34%	235	 5.69%
  8:	190	 4.60%	239	 5.79%
  9:	212	 5.13%	240	 5.81%
 10:	252	 6.10%	211	 5.11%
 11:	328	 7.94%	242	 5.86%
 12:	307	 7.43%	312	 7.55%
 13:	332	 8.04%	402	 9.73%
 14:	368	 8.91%	412	 9.97%
 15:	426	10.31%	390	 9.44%
 16:	403	 9.76%	349	 8.45%
 17:	324	 7.84%	226	 5.47%
 18:	255	 6.17%	99	 2.40%
 19:	172	 4.16%	0	 0.00%
 20:	56	 1.36%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 6.833e+04um, number of vias: 16115
M1(H) length: 8.450e-01um, number of vias: 6089
M2(V) length: 1.556e+04um, number of vias: 5774
M3(H) length: 2.335e+04um, number of vias: 2340
M4(V) length: 1.273e+04um, number of vias: 1129
M5(H) length: 8.830e+03um, number of vias: 675
M6(V) length: 6.587e+03um, number of vias: 102
M7(H) length: 1.191e+03um, number of vias: 6
M8(V) length: 7.920e+01um
*** Completed Phase 2 route (0:00:00.0 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.134  |  0.134  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 99.990%
Routing Overflow: 0.08% H and 0.78% V
------------------------------------------------------------
Reported timing to dir ./reports/cts_timing
Total CPU time: 0.92 sec
Total Real time: 1.0 sec
Total Memory Usage: 465.730469 Mbytes
<CMD> optDesign -postCTS
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 465.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected term at (145800 36600 1) of net MK[15]
Net MK[15] is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=315, multi-gpins=631, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.461e+04um = 3.268e+04H + 3.193e+04V
Usage: (25.5%H 24.5%V) = (3.749e+04um 4.925e+04um) = (18631 15364)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.738e+04um 4.924e+04um) = (18575 15364)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (25.4%H 24.5%V) = (3.732e+04um 4.925e+04um) = (18545 15364)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.12%
  1:	2	 0.05%	11	 0.27%
  2:	7	 0.17%	42	 1.02%
  3:	24	 0.58%	71	 1.72%
  4:	55	 1.33%	136	 3.29%
  5:	72	 1.74%	190	 4.60%
  6:	114	 2.76%	172	 4.16%
  7:	145	 3.51%	246	 5.95%
  8:	153	 3.70%	224	 5.42%
  9:	181	 4.38%	229	 5.54%
 10:	241	 5.83%	236	 5.71%
 11:	325	 7.87%	244	 5.91%
 12:	305	 7.38%	330	 7.99%
 13:	350	 8.47%	405	 9.80%
 14:	374	 9.05%	460	11.14%
 15:	458	11.09%	414	10.02%
 16:	428	10.36%	352	 8.52%
 17:	343	 8.30%	255	 6.17%
 18:	292	 7.07%	109	 2.64%
 19:	167	 4.04%	0	 0.00%
 20:	95	 2.30%	0	 0.00%

Global route (cpu=0.0s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (28.0%H 27.6%V) = (4.122e+04um 5.557e+04um) = (20449 17313)
Overflow: 36 = 3 (0.08% H) + 32 (0.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.10%
 -2:	1	 0.02%	8	 0.19%
 -1:	2	 0.05%	12	 0.29%
--------------------------------------
  0:	8	 0.19%	20	 0.48%
  1:	12	 0.29%	63	 1.53%
  2:	26	 0.63%	70	 1.69%
  3:	34	 0.82%	102	 2.47%
  4:	78	 1.89%	115	 2.78%
  5:	89	 2.15%	176	 4.26%
  6:	118	 2.86%	203	 4.91%
  7:	138	 3.34%	235	 5.69%
  8:	190	 4.60%	239	 5.79%
  9:	212	 5.13%	240	 5.81%
 10:	252	 6.10%	211	 5.11%
 11:	328	 7.94%	242	 5.86%
 12:	307	 7.43%	312	 7.55%
 13:	332	 8.04%	402	 9.73%
 14:	368	 8.91%	412	 9.97%
 15:	426	10.31%	390	 9.44%
 16:	403	 9.76%	349	 8.45%
 17:	324	 7.84%	226	 5.47%
 18:	255	 6.17%	99	 2.40%
 19:	172	 4.16%	0	 0.00%
 20:	56	 1.36%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 6.833e+04um, number of vias: 16115
M1(H) length: 8.450e-01um, number of vias: 6089
M2(V) length: 1.556e+04um, number of vias: 5774
M3(H) length: 2.335e+04um, number of vias: 2340
M4(V) length: 1.273e+04um, number of vias: 1129
M5(H) length: 8.830e+03um, number of vias: 675
M6(V) length: 6.587e+03um, number of vias: 102
M7(H) length: 1.191e+03um, number of vias: 6
M8(V) length: 7.920e+01um
*** Completed Phase 2 route (0:00:00.1 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.968  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 465.7M **
*** Starting optimizing excluded clock nets MEM= 465.7M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 465.7M) ***
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 99.990% **

*** starting 1-st reclaim pass: 1186 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 99.990% **
*** Finished Area Reclaim (0:00:00.2) ***
density before resizing = 99.990%
*info: skip upsize due to density > 0.950
default core: bins with density >  0.75 = 86.7 % ( 26 / 30 )
RPlace: Density =1.073750, Cost= 1.073750, incremental np is triggered.
default core: bins with density >  0.75 = 86.7 % ( 26 / 30 )
RPlace postIncrNP: Density = 1.073750 -> 1.096250.
Starting refinePlace ...
**ERROR: (SOCSP-2002):	Density too high (100.0%). Stopping detail placement.
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=313, multi-gpins=627, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.450e+04um = 3.272e+04H + 3.177e+04V
Usage: (25.5%H 24.5%V) = (3.755e+04um 4.916e+04um) = (18662 15336)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 3 (0.07% H) + 2 (0.06% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (25.5%H 24.5%V) = (3.744e+04um 4.916e+04um) = (18606 15336)
Overflow: 2 = 0 (0.00% H) + 2 (0.06% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.05%
--------------------------------------
  0:	2	 0.05%	2	 0.05%
  1:	7	 0.17%	23	 0.56%
  2:	15	 0.36%	37	 0.90%
  3:	16	 0.39%	73	 1.77%
  4:	62	 1.50%	140	 3.39%
  5:	58	 1.40%	176	 4.26%
  6:	109	 2.64%	212	 5.13%
  7:	115	 2.78%	224	 5.42%
  8:	184	 4.45%	227	 5.50%
  9:	234	 5.66%	224	 5.42%
 10:	215	 5.20%	221	 5.35%
 11:	261	 6.32%	269	 6.51%
 12:	368	 8.91%	316	 7.65%
 13:	357	 8.64%	354	 8.57%
 14:	348	 8.42%	435	10.53%
 15:	449	10.87%	438	10.60%
 16:	420	10.17%	366	 8.86%
 17:	334	 8.09%	271	 6.56%
 18:	295	 7.14%	121	 2.93%
 19:	180	 4.36%	0	 0.00%
 20:	102	 2.47%	0	 0.00%

Global route (cpu=0.0s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.0 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (28.0%H 27.6%V) = (4.126e+04um 5.557e+04um) = (20468 17311)
Overflow: 45 = 1 (0.02% H) + 44 (1.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	2	 0.05%
 -5:	0	 0.00%	2	 0.05%
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	2	 0.05%
 -2:	0	 0.00%	6	 0.15%
 -1:	1	 0.02%	21	 0.51%
--------------------------------------
  0:	15	 0.36%	29	 0.70%
  1:	16	 0.39%	42	 1.02%
  2:	35	 0.85%	77	 1.86%
  3:	41	 0.99%	108	 2.61%
  4:	62	 1.50%	120	 2.90%
  5:	83	 2.01%	165	 3.99%
  6:	118	 2.86%	231	 5.59%
  7:	122	 2.95%	222	 5.37%
  8:	205	 4.96%	231	 5.59%
  9:	223	 5.40%	242	 5.86%
 10:	239	 5.79%	206	 4.99%
 11:	290	 7.02%	261	 6.32%
 12:	353	 8.55%	309	 7.48%
 13:	365	 8.84%	320	 7.75%
 14:	334	 8.09%	398	 9.63%
 15:	410	 9.92%	425	10.29%
 16:	407	 9.85%	353	 8.55%
 17:	296	 7.17%	254	 6.15%
 18:	273	 6.61%	104	 2.52%
 19:	179	 4.33%	0	 0.00%
 20:	64	 1.55%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 6.818e+04um, number of vias: 16171
M1(H) length: 8.450e-01um, number of vias: 6093
M2(V) length: 1.522e+04um, number of vias: 5820
M3(H) length: 2.310e+04um, number of vias: 2267
M4(V) length: 1.293e+04um, number of vias: 1148
M5(H) length: 9.003e+03um, number of vias: 723
M6(V) length: 6.553e+03um, number of vias: 112
M7(H) length: 1.302e+03um, number of vias: 8
M8(V) length: 6.880e+01um
*** Completed Phase 2 route (0:00:00.1 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 465.7M)
Number of Loop : 0
Start delay calculation (mem=465.730M)...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:01.0 mem=465.730M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 465.7M) ***

------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=465.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.970  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
Routing Overflow: 0.02% H and 1.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 465.7M **

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=465.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.970  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   390   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
Routing Overflow: 0.02% H and 1.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 465.7M **
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 465.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.970  |  5.293  |  4.970  |  8.237  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
Routing Overflow: 0.02% H and 1.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 465.7M **
*** Finished optDesign ***
<CMD> saveDesign ./saving/hight_cts.enc
**WARN: (SOCSYT-3036):	Design directory ./saving/hight_cts.enc.dat exists, rename it to ./saving/hight_cts.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight_cts.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight_cts.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight_cts.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... 51 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=465.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=465.7M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> timeDesign -postCTS -drvReports -outDir ./reports/postcts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=313, multi-gpins=627, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.450e+04um = 3.272e+04H + 3.177e+04V
Usage: (25.5%H 24.5%V) = (3.755e+04um 4.916e+04um) = (18662 15336)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 3 (0.07% H) + 2 (0.06% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (25.5%H 24.5%V) = (3.744e+04um 4.916e+04um) = (18606 15336)
Overflow: 2 = 0 (0.00% H) + 2 (0.06% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.05%
--------------------------------------
  0:	2	 0.05%	2	 0.05%
  1:	7	 0.17%	23	 0.56%
  2:	15	 0.36%	37	 0.90%
  3:	16	 0.39%	73	 1.77%
  4:	62	 1.50%	140	 3.39%
  5:	58	 1.40%	176	 4.26%
  6:	109	 2.64%	212	 5.13%
  7:	115	 2.78%	224	 5.42%
  8:	184	 4.45%	227	 5.50%
  9:	234	 5.66%	224	 5.42%
 10:	215	 5.20%	221	 5.35%
 11:	261	 6.32%	269	 6.51%
 12:	368	 8.91%	316	 7.65%
 13:	357	 8.64%	354	 8.57%
 14:	348	 8.42%	435	10.53%
 15:	449	10.87%	438	10.60%
 16:	420	10.17%	366	 8.86%
 17:	334	 8.09%	271	 6.56%
 18:	295	 7.14%	121	 2.93%
 19:	180	 4.36%	0	 0.00%
 20:	102	 2.47%	0	 0.00%

Global route (cpu=0.1s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (28.0%H 27.6%V) = (4.126e+04um 5.557e+04um) = (20468 17311)
Overflow: 45 = 1 (0.02% H) + 44 (1.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	2	 0.05%
 -5:	0	 0.00%	2	 0.05%
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	2	 0.05%
 -2:	0	 0.00%	6	 0.15%
 -1:	1	 0.02%	21	 0.51%
--------------------------------------
  0:	15	 0.36%	29	 0.70%
  1:	16	 0.39%	42	 1.02%
  2:	35	 0.85%	77	 1.86%
  3:	41	 0.99%	108	 2.61%
  4:	62	 1.50%	120	 2.90%
  5:	83	 2.01%	165	 3.99%
  6:	118	 2.86%	231	 5.59%
  7:	122	 2.95%	222	 5.37%
  8:	205	 4.96%	231	 5.59%
  9:	223	 5.40%	242	 5.86%
 10:	239	 5.79%	206	 4.99%
 11:	290	 7.02%	261	 6.32%
 12:	353	 8.55%	309	 7.48%
 13:	365	 8.84%	320	 7.75%
 14:	334	 8.09%	398	 9.63%
 15:	410	 9.92%	425	10.29%
 16:	407	 9.85%	353	 8.55%
 17:	296	 7.17%	254	 6.15%
 18:	273	 6.61%	104	 2.52%
 19:	179	 4.33%	0	 0.00%
 20:	64	 1.55%	0	 0.00%


**WARN: (SOCTR-7120):	The difference of congestion estimation from trialRoute 0.549% and predicted congestion estimation for nanoRoute 6.285% is too large.
	TrialRoute may under-estimate the congestion and nanoRoute may find the design hard to route.
	This can happen sometimes because of different ways of calculating congestions from the same routes.

*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 6.818e+04um, number of vias: 16171
M1(H) length: 8.450e-01um, number of vias: 6093
M2(V) length: 1.522e+04um, number of vias: 5820
M3(H) length: 2.310e+04um, number of vias: 2267
M4(V) length: 1.293e+04um, number of vias: 1148
M5(H) length: 9.003e+03um, number of vias: 723
M6(V) length: 6.553e+03um, number of vias: 112
M7(H) length: 1.302e+03um, number of vias: 8
M8(V) length: 6.880e+01um
*** Completed Phase 2 route (0:00:00.1 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.970  |  5.293  |  4.970  |  8.237  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
Routing Overflow: 0.02% H and 1.07% V
------------------------------------------------------------
Reported timing to dir ./reports/postcts_timing
Total CPU time: 0.83 sec
Total Real time: 1.0 sec
Total Memory Usage: 465.730469 Mbytes
<CMD> timeDesign -postCTS -hold -outDir ./reports/postcts_timing
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=465.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (-800 -800) (163800 163800)
coreBox:    (0 0) (163000 163000)
Number of multi-gpin terms=313, multi-gpins=627, moved blk term=0/0

Phase 1a route (0:00:00.0 465.7M):
Est net length = 6.450e+04um = 3.272e+04H + 3.177e+04V
Usage: (25.5%H 24.5%V) = (3.755e+04um 4.916e+04um) = (18662 15336)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 3 (0.07% H) + 2 (0.06% V)

Phase 1b route (0:00:00.0 465.7M):
Usage: (25.5%H 24.5%V) = (3.744e+04um 4.916e+04um) = (18606 15336)
Overflow: 2 = 0 (0.00% H) + 2 (0.06% V)

Phase 1c route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1d route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Phase 1e route (0:00:00.0 465.7M):
Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Usage: (25.4%H 24.5%V) = (3.735e+04um 4.914e+04um) = (18561 15331)
Overflow: 2 = 0 (0.00% H) + 2 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.05%
--------------------------------------
  0:	2	 0.05%	2	 0.05%
  1:	7	 0.17%	23	 0.56%
  2:	15	 0.36%	37	 0.90%
  3:	16	 0.39%	73	 1.77%
  4:	62	 1.50%	140	 3.39%
  5:	58	 1.40%	176	 4.26%
  6:	109	 2.64%	212	 5.13%
  7:	115	 2.78%	224	 5.42%
  8:	184	 4.45%	227	 5.50%
  9:	234	 5.66%	224	 5.42%
 10:	215	 5.20%	221	 5.35%
 11:	261	 6.32%	269	 6.51%
 12:	368	 8.91%	316	 7.65%
 13:	357	 8.64%	354	 8.57%
 14:	348	 8.42%	435	10.53%
 15:	449	10.87%	438	10.60%
 16:	420	10.17%	366	 8.86%
 17:	334	 8.09%	271	 6.56%
 18:	295	 7.14%	121	 2.93%
 19:	180	 4.36%	0	 0.00%
 20:	102	 2.47%	0	 0.00%

Global route (cpu=0.0s real=0.0s 465.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
Phase 1l route (0:00:00.1 465.7M):


*** After '-updateRemainTrks' operation: 

Usage: (28.0%H 27.6%V) = (4.126e+04um 5.557e+04um) = (20468 17311)
Overflow: 45 = 1 (0.02% H) + 44 (1.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	2	 0.05%
 -5:	0	 0.00%	2	 0.05%
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	2	 0.05%
 -2:	0	 0.00%	6	 0.15%
 -1:	1	 0.02%	21	 0.51%
--------------------------------------
  0:	15	 0.36%	29	 0.70%
  1:	16	 0.39%	42	 1.02%
  2:	35	 0.85%	77	 1.86%
  3:	41	 0.99%	108	 2.61%
  4:	62	 1.50%	120	 2.90%
  5:	83	 2.01%	165	 3.99%
  6:	118	 2.86%	231	 5.59%
  7:	122	 2.95%	222	 5.37%
  8:	205	 4.96%	231	 5.59%
  9:	223	 5.40%	242	 5.86%
 10:	239	 5.79%	206	 4.99%
 11:	290	 7.02%	261	 6.32%
 12:	353	 8.55%	309	 7.48%
 13:	365	 8.84%	320	 7.75%
 14:	334	 8.09%	398	 9.63%
 15:	410	 9.92%	425	10.29%
 16:	407	 9.85%	353	 8.55%
 17:	296	 7.17%	254	 6.15%
 18:	273	 6.61%	104	 2.52%
 19:	179	 4.33%	0	 0.00%
 20:	64	 1.55%	0	 0.00%


**WARN: (SOCTR-7120):	The difference of congestion estimation from trialRoute 0.549% and predicted congestion estimation for nanoRoute 6.285% is too large.
	TrialRoute may under-estimate the congestion and nanoRoute may find the design hard to route.
	This can happen sometimes because of different ways of calculating congestions from the same routes.

*** Completed Phase 1 route (0:00:00.1 465.7M) ***


Total length: 6.818e+04um, number of vias: 16171
M1(H) length: 8.450e-01um, number of vias: 6093
M2(V) length: 1.522e+04um, number of vias: 5820
M3(H) length: 2.310e+04um, number of vias: 2267
M4(V) length: 1.293e+04um, number of vias: 1148
M5(H) length: 9.003e+03um, number of vias: 723
M6(V) length: 6.553e+03um, number of vias: 112
M7(H) length: 1.302e+03um, number of vias: 8
M8(V) length: 6.880e+01um
*** Completed Phase 2 route (0:00:00.1 465.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=465.7M) ***
Peak Memory Usage was 465.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=465.7M) ***

Default RC Extraction called for design hight.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.135  |  0.135  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 99.990%
Routing Overflow: 0.02% H and 1.07% V
------------------------------------------------------------
Reported timing to dir ./reports/postcts_timing
Total CPU time: 0.97 sec
Total Real time: 1.0 sec
Total Memory Usage: 465.730469 Mbytes
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
Begin checking placement ...
Overlapping with other instance:	1471
Orientation Violation:	1023
Placement Blockage Violation:	10
*info: Placed = 2026
*info: Unplaced = 0
Placement Density:99.99%(25533/25536)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=465.7M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Oct 10 00:27:03 2013
#
#Generating timing graph information, please wait...
#1832 total nets, 0 already routed, 0 will ignore in trialRoute
**WARN: (SOCTR-7120):	The difference of congestion estimation from trialRoute 0.549% and predicted congestion estimation for nanoRoute 6.285% is too large.
	TrialRoute may under-estimate the congestion and nanoRoute may find the design hard to route.
	This can happen sometimes because of different ways of calculating congestions from the same routes.
#Dump tif for version 2.1
#Write timing file took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 465.00 (Mb)
#Done generating timing graph information.
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 4.970  
#
#No hold time constraints read in
#Read in timing information for 259 ports, 1456 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#
#Start data preparation...
###### Mismatch ggrids: floorplan (45 45) vs cong_map (28 28)
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.400.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#Analyzing routing resource...
#Routing resource analysis is done.
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H         729      87.11%
#  Metal 2        V         729       0.00%
#  Metal 3        H         729       0.00%
#  Metal 4        V         729       0.00%
#  Metal 5        H         729       0.00%
#  Metal 6        V         729       0.00%
#  Metal 7        H         729       0.00%
#  Metal 8        V         729       0.00%
#  ------------------------------------------
#  Total                   5832      10.89%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 465.00 (Mb)
#
#start global routing iteration 1...
#
#set timing constraints ...
# slack (+4.970 : +7.070 : +8.943) std_dev(2.285)
# +5.020 (23), +5.070 (0), +5.120 (0), +5.170 (1), +5.220 (0)
# +5.270 (2), +5.370 (36), +5.470 (4), +5.570 (1), +5.770 (0)
# +5.970 (146), +6.470 (333), +6.970 (264), +7.970 (689), +7.970^ (308)
### 
### set expansion ratio ...
### select range (+4.970 : +2.000)
### total_net(1906) select(0) bad(0) tieup(0) special(0) dont_route(76)
### hi_fanout(4) already_constr(0) short_net(0) pos_slack(1826)
### 
### set extra spacing ...
### select range (+4.970 : +4.970)
### total_net(1906) select(0) bad(0) tieup(0) special(0) dont_route(76)
### hi_fanout(4) already_constr(0) short_net(385) no_timing(0) pos_slack(1441)
### 
### 
### set layer assignment ...
### layer[ 1] res 0.070000 ohm, cap 0.228884 ff, 1000um-delay 0.100137 ns
### layer[ 2] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 3] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 4] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 5] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 6] res 0.070000 ohm, cap 0.294687 ff, 1000um-delay 0.103141 ns
### layer[ 7] res 0.027000 ohm, cap 0.193829 ff, 1000um-delay 0.013083 ns
### layer[ 8] res 0.027000 ohm, cap 0.295381 ff, 1000um-delay 0.019938 ns
### prefer layers (7 - 8)
### select range (+4.970 : +0.000)
### total_net(1906) select(0) bad(0) tieup(0) special(0) dont_route(76)
### hi_fanout(4) already_constr(0) short_net(1658) pos_slack(168)
### 
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 465.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 465.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 465.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 465.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 465.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      1(0.37%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.37%)
#   Metal 2    137(18.8%)     78(10.7%)     21(2.88%)     11(1.51%)   (33.9%)
#   Metal 3     38(5.21%)      1(0.14%)      0(0.00%)      0(0.00%)   (5.35%)
#   Metal 4      9(1.23%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.23%)
#   Metal 5      2(0.27%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.27%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      1(0.14%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.14%)
#  --------------------------------------------------------------------------
#     Total    188(3.50%)     79(1.47%)     21(0.39%)     11(0.20%)   (5.57%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
#
#Complete Global Routing.
#Total wire length = 79492 um.
#Total half perimeter of net bounding box = 58825 um.
#Total wire length on LAYER metal1 = 105 um.
#Total wire length on LAYER metal2 = 15755 um.
#Total wire length on LAYER metal3 = 24080 um.
#Total wire length on LAYER metal4 = 16123 um.
#Total wire length on LAYER metal5 = 10145 um.
#Total wire length on LAYER metal6 = 8378 um.
#Total wire length on LAYER metal7 = 3118 um.
#Total wire length on LAYER metal8 = 1788 um.
#Total number of vias = 12331
#Up-Via Summary (total 12331):
#           
#-----------------------
#  Metal 1         5010
#  Metal 2         4249
#  Metal 3         1696
#  Metal 4          785
#  Metal 5          370
#  Metal 6          153
#  Metal 7           68
#-----------------------
#                 12331 
#
#Max overcon = 14 tracks.
#Total overcon = 5.57%.
#Worst layer Gcell overcon rate = 33.88%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 465.00 (Mb)
#Peak memory = 465.00 (Mb)
#Worst slack with path group effect 4.969800
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 1367
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 465.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1272
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 465.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1218
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 465.00 (Mb)
#WARNING (NRDR-30) Detail routing is stopped because of too many drc violations
#Complete Detail Routing.
#Total wire length = 73017 um.
#Total half perimeter of net bounding box = 58825 um.
#Total wire length on LAYER metal1 = 394 um.
#Total wire length on LAYER metal2 = 14868 um.
#Total wire length on LAYER metal3 = 21800 um.
#Total wire length on LAYER metal4 = 14615 um.
#Total wire length on LAYER metal5 = 10541 um.
#Total wire length on LAYER metal6 = 7257 um.
#Total wire length on LAYER metal7 = 2208 um.
#Total wire length on LAYER metal8 = 1334 um.
#Total number of vias = 17458
#Up-Via Summary (total 17458):
#           
#-----------------------
#  Metal 1         6285
#  Metal 2         6972
#  Metal 3         2500
#  Metal 4         1092
#  Metal 5          452
#  Metal 6          115
#  Metal 7           42
#-----------------------
#                 17458 
#
#Total number of DRC violations = 1218
#Total number of violations on LAYER metal1 = 1184
#Total number of violations on LAYER metal2 = 33
#Total number of violations on LAYER metal3 = 1
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = 0.00 (Mb)
#Total memory = 465.00 (Mb)
#Peak memory = 471.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:42
#Increased memory = 0.00 (Mb)
#Total memory = 465.00 (Mb)
#Peak memory = 471.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 10 00:27:44 2013
#

detailRoute

#Start detailRoute on Thu Oct 10 00:27:44 2013
#
Using detail cap. scale factor for clock nets.
#WARNING (NRDB-676) NET MK[13] is marked as fully connected but pin I of instance subkey/U343 is not yet connected.
#WARNING (NRIG-44) imported NET MK[13] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-676) NET subkey/n148 is marked as fully connected but pin I1 of instance subkey/U543 is not yet connected.
#WARNING (NRIG-44) imported NET subkey/n148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-676) NET subkey/n293 is marked as fully connected but pin A2 of instance subkey/U392 is not yet connected.
#WARNING (NRIG-44) imported NET subkey/n293 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-676) NET subkey/mkx1[1] is marked as fully connected but pin A1 of instance subkey/U296 is not yet connected.
#WARNING (NRIG-44) imported NET subkey/mkx1[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-676) NET roundfunction/X4x[4] is marked as fully connected but pin I4 of instance roundfunction/U367 is not yet connected.
#WARNING (NRIG-44) imported NET roundfunction/X4x[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 4.970  
#
#No hold time constraints read in
#Read in timing information for 259 ports, 1456 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#5 routed nets are extracted.
#1804 routed nets are imported.
#21 (1.10%) nets are without wires.
#76 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1906.
#Worst slack with path group effect 4.969800
#WARNING (NRDR-13) Some nets are not global routed.
#Can not run detail routing.
#WARNING (NRDR-14) Net roundfunction/F0X6[7] is not global routed.
#WARNING (NRDR-14) Net roundfunction/N52 is not global routed.
#WARNING (NRDR-14) Net roundfunction/n214 is not global routed.
#WARNING (NRDR-14) Net roundfunction/n240 is not global routed.
#WARNING (NRDR-14) Net roundfunction/n289 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_102/n9 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_119/n9 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_53/n4 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_53/n5 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_57/n3 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_57/n4 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_57/n6 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_57/n7 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_57/n8 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_57/n9 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_70/n7 is not global routed.
#WARNING (NRDR-14) Net roundfunction/sub_70/n9 is not global routed.
#WARNING (NRDR-14) Net subkey/n207 is not global routed.
#WARNING (NRDR-14) Net subkey/n237 is not global routed.
#WARNING (NRDR-15) (Ungrouted nets messages will be suppressed)
#WARNING (NRDR-16) 21 nets out of 1830 nets are not global routed. Please run globalRoute or globalDetailRoute on these nets before detailRoute.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 465.00 (Mb)
#Peak memory = 471.00 (Mb)
#WARNING (NRIF-19) Fail to complete detailRoute on Thu Oct 10 00:27:45 2013
#
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 465.7M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0085% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 20.0105% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 30.0125% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 40.0079% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 50.0098% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 60.0118% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 70.0072% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 80.0092% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 90.0112% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 465.7M)
Nr. Extracted Resistors     : 32716
Nr. Extracted Ground Cap.   : 34496
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.416  |  4.735  |  4.416  |  8.226  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
------------------------------------------------------------
Reported timing to dir ./reports/route_timing
Total CPU time: 0.7 sec
Total Real time: 1.0 sec
Total Memory Usage: 465.730469 Mbytes
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 465.7M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0085% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 20.0105% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 30.0125% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 40.0079% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 50.0098% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 60.0118% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 70.0072% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 80.0092% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 90.0112% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 465.7M)
Nr. Extracted Resistors     : 32716
Nr. Extracted Ground Cap.   : 34496
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.139  |  0.139  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 99.990%
------------------------------------------------------------
Reported timing to dir ./reports/route_timing
Total CPU time: 0.81 sec
Total Real time: 1.0 sec
Total Memory Usage: 465.730469 Mbytes
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 465.7M **
Begin checking placement ...
Overlapping with other instance:	1471
Orientation Violation:	1023
Placement Blockage Violation:	10
*info: Placed = 2026
*info: Unplaced = 0
Placement Density:99.99%(25533/25536)
**ERROR: (SOCOPT-306):	Found placement violations in postRoute mode
*Info*: Fix the placement violations and reroute the design
*Info*: Command refinePlace may be used to fix the placement violations
**WARN: (SOCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHB is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA4GSHA is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHB is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell ZMA28SHA is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
			Cell YA4GSHB is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 465.7M **
Begin checking placement ...
Overlapping with other instance:	1471
Orientation Violation:	1023
Placement Blockage Violation:	10
*info: Placed = 2026
*info: Unplaced = 0
Placement Density:99.99%(25533/25536)
**ERROR: (SOCOPT-306):	Found placement violations in postRoute mode
*Info*: Fix the placement violations and reroute the design
*Info*: Command refinePlace may be used to fix the placement violations
**ERROR: (SOCOPT-310):	Design density (99.99%) exceeds/equals limit (95.00%).
**WARN: (SOCSYT-3036):	Design directory ./saving/hight_route.enc.dat exists, rename it to ./saving/hight_route.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight_route.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight_route.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight_route.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... 3722 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=465.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=465.7M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 465.7M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0085% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 20.0105% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 30.0125% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 40.0079% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 50.0098% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 60.0118% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 70.0072% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 80.0092% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 90.0112% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 465.7M)
Nr. Extracted Resistors     : 32716
Nr. Extracted Ground Cap.   : 34496
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  4.416  |  4.735  |  4.416  |  8.226  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   390   |   314   |   170   |   64    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 99.990%
------------------------------------------------------------
Reported timing to dir ./reports/postroute_timing
Total CPU time: 0.77 sec
Total Real time: 1.0 sec
Total Memory Usage: 465.730469 Mbytes
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 465.7M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0085% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 20.0105% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 30.0125% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 40.0079% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 50.0098% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 60.0118% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 70.0072% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 80.0092% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 90.0112% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 465.7M)
Nr. Extracted Resistors     : 32716
Nr. Extracted Ground Cap.   : 34496
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 465.730M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.139  |  0.139  |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   314   |   314   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 99.990%
------------------------------------------------------------
Reported timing to dir ./reports/postroute_timing
Total CPU time: 0.85 sec
Total Real time: 1.0 sec
Total Memory Usage: 465.730469 Mbytes
**WARN: (SOCSP-5140):	Global net connect rules have not been created. This could result in filler instances with DRC violations.
*INFO:   Added 0 filler inst  (cell FILLER64EHD / prefix FILLER).
*INFO:   Added 2 filler insts (cell FILLER32EHD / prefix FILLER).
*INFO:   Added 13 filler insts (cell FILLER16EHD / prefix FILLER).
*INFO:   Added 52 filler insts (cell FILLER8EHD / prefix FILLER).
*INFO:   Added 168 filler insts (cell FILLER4EHD / prefix FILLER).
*INFO:   Added 141 filler insts (cell FILLER3HD / prefix FILLER).
*INFO:   Added 191 filler insts (cell FILLER2HD / prefix FILLER).
*INFO:   Added 295 filler insts (cell FILLER1HD / prefix FILLER).
*INFO: Total 862 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 5 DRC violations (real: 0:00:01.0).
*INFO: Iteration 0-#2, Found 2 DRC violations (real: 0:00:00.0).
*INFO: Iteration 0-#3, Found 3 DRC violations (real: 0:00:01.0).
*INFO: Iteration 0-#4, Found 0 DRC violation  (real: 0:00:00.0).
*INFO:   Added 0 filler inst  (cell FILLER1HD / prefix FILLER).
*INFO: End DRC Checks. (real: 0:00:02.0 ).
*INFO: Replaced 478 fillers which had DRC vio's, with 18 new fillers.
Detail RC Extraction called for design hight.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.29
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.32
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./hight_sYL73U_3639.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 465.7M)
Creating parasitic data file './hight_sYL73U_3639.rcdb.d/hight.rcdb.gz' for storing RC.
Extracted 10.0085% (CPU Time= 0:00:00.0  MEM= 465.7M)
Extracted 20.0105% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 30.0125% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 40.0079% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 50.0098% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 60.0118% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 70.0072% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 80.0092% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 90.0112% (CPU Time= 0:00:00.1  MEM= 465.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 465.7M)
Nr. Extracted Resistors     : 32716
Nr. Extracted Ground Cap.   : 34496
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 465.730M)
Topological Sorting (CPU = 0:00:00.0, MEM = 465.7M)
Number of Loop : 0
Start delay calculation (mem=465.730M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './hight_sYL73U_3639.rcdb.d' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 465.7M)
Closing parasitic data file './hight_sYL73U_3639.rcdb.d'. 1832 times net's RC data read were performed.
Delay calculation completed.
(cpu=0:00:00.3 real=0:00:00.0 mem=465.730M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 465.7M)
Number of Loop : 0
Start delay calculation (mem=465.730M)...
delayCal using detail RC...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=465.730M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 465.7M) ***
Writing Netlist "./hight.v" ...
**WARN: (SOCVL-516):	No Power/Ground connections in top module (hight).
0 Pwr names and 0 Gnd names.

WARNING (POWER-2017):   Report Generation : Unknown option -dynamic to the report_power command.



Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 465.7M)
Number of Loop : 0
Start delay calculation (mem=465.730M)...
delayCal using detail RC...
Delay calculation completed.
(cpu=0:00:00.2 real=0:00:00.0 mem=465.730M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 465.7M) ***
Start force assigning power rail voltages for view default_view_setup
Finished assigning power rail voltages

CPE found ground net: gnd
CPE found power net: vdd  voltage: 0V

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Propagating signal activity...


Starting Levelizing
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT)
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 5%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 10%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 15%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 20%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 25%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 30%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 35%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 40%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 45%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 50%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 55%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 60%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 65%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 70%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 75%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 80%
2013-Oct-10 00:27:54 (2013-Oct-09 22:27:54 GMT): 85%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 90%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 95%

Finished Levelizing
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT)

Starting Activity Propagation
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT)
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 5%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 10%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 15%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 20%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 25%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 30%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 35%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 40%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 45%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 50%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 55%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 60%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 65%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 70%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 75%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 80%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 85%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 90%

Finished Activity Propagation
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT)
WARNING (POWER-1500): 2 cell(s) in the design have timing library models but
do not have internal power data.  Internal power will not be calculated for these cells:

  TIE1DHD
  TIE0DHD

Starting Calculating power
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT)

Calculating power dissipation...

 ... Calculating switching power
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 5%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 10%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 15%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 20%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 25%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 30%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 35%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 40%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 45%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 50%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 55%
 ... Calculating internal and leakage power
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 60%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 65%
2013-Oct-10 00:27:55 (2013-Oct-09 22:27:55 GMT): 70%
2013-Oct-10 00:27:56 (2013-Oct-09 22:27:56 GMT): 75%
2013-Oct-10 00:27:56 (2013-Oct-09 22:27:56 GMT): 80%
2013-Oct-10 00:27:56 (2013-Oct-09 22:27:56 GMT): 85%
2013-Oct-10 00:27:56 (2013-Oct-09 22:27:56 GMT): 90%
2013-Oct-10 00:27:56 (2013-Oct-09 22:27:56 GMT): 95%

Finished Calculating power
2013-Oct-10 00:27:56 (2013-Oct-09 22:27:56 GMT)


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      0.9903      55.55%
Total Switching Power:      0.7764      43.55%
Total Leakage Power:     0.01598     0.8964%
Total Power:       1.783
-----------------------------------------------------------------------------------------
report_power consumed time 00:00:02 : increased peak memory (655M) by 0
Output file is hight.pwr.
**WARN: (SOCSYT-3036):	Design directory ./saving/hight.enc.dat exists, rename it to ./saving/hight.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./saving/hight.enc.dat/hight.v" ...
Saving configuration ...
Saving preference file ./saving/hight.enc.dat/enc.pref.tcl ...
Saving SI fix option to './saving/hight.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=465.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=465.7M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...

*** Memory Usage v0.144.6.3 (Current mem = 465.730M, initial mem = 62.125M) ***
--- Ending "First Encounter" (totcpu=0:02:54, real=0:12:43, mem=465.7M) ---
