\hypertarget{struct_p_i_t___mem_map}{}\section{P\+I\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_i_t___mem_map}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_p_i_t___mem_map_ab603c8e2ca1916ef6262af4b6a969e17}{M\+CR}
\item 
uint8\+\_\+t \hyperlink{struct_p_i_t___mem_map_a3964851a29318d7b51030db55fb714ae}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}220\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_p_i_t___mem_map_a2da67bf5ea0ee321d9a89500436061c6}{L\+T\+M\+R64H}
\item 
uint32\+\_\+t \hyperlink{struct_p_i_t___mem_map_ab3f43f5df1b7776759e6497948c4e17f}{L\+T\+M\+R64L}
\item 
uint8\+\_\+t \hyperlink{struct_p_i_t___mem_map_a53762b5329df1577d65fb443ec732a11}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}24\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_adffd273f683cea4a7f0aecbf45b2ea84}{LDVAL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_af56425bca4f0078ab391a3e623073ce1}{CVAL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_a08ca8a896322049f4b82825f4b0ba6ee}{TCTRL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_a99ca085350eab8581351ff32448cde09}{TFLG}\\
\} \hyperlink{struct_p_i_t___mem_map_aad011cfa0183c0f07ecef26265e8275f}{CHANNEL} \mbox{[}2\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+IT -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_p_i_t___mem_map_aad011cfa0183c0f07ecef26265e8275f}\label{struct_p_i_t___mem_map_aad011cfa0183c0f07ecef26265e8275f}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}}
\index{C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+H\+A\+N\+N\+EL}{CHANNEL}}
{\footnotesize\ttfamily struct \{ ... \}   C\+H\+A\+N\+N\+EL\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{struct_p_i_t___mem_map_af56425bca4f0078ab391a3e623073ce1}\label{struct_p_i_t___mem_map_af56425bca4f0078ab391a3e623073ce1}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!C\+V\+AL@{C\+V\+AL}}
\index{C\+V\+AL@{C\+V\+AL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+V\+AL}{CVAL}}
{\footnotesize\ttfamily uint32\+\_\+t C\+V\+AL}

Current Timer Value Register, array offset\+: 0x104, array step\+: 0x10 \mbox{\Hypertarget{struct_p_i_t___mem_map_adffd273f683cea4a7f0aecbf45b2ea84}\label{struct_p_i_t___mem_map_adffd273f683cea4a7f0aecbf45b2ea84}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!L\+D\+V\+AL@{L\+D\+V\+AL}}
\index{L\+D\+V\+AL@{L\+D\+V\+AL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+D\+V\+AL}{LDVAL}}
{\footnotesize\ttfamily uint32\+\_\+t L\+D\+V\+AL}

Timer Load Value Register, array offset\+: 0x100, array step\+: 0x10 \mbox{\Hypertarget{struct_p_i_t___mem_map_a2da67bf5ea0ee321d9a89500436061c6}\label{struct_p_i_t___mem_map_a2da67bf5ea0ee321d9a89500436061c6}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!L\+T\+M\+R64H@{L\+T\+M\+R64H}}
\index{L\+T\+M\+R64H@{L\+T\+M\+R64H}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+T\+M\+R64H}{LTMR64H}}
{\footnotesize\ttfamily uint32\+\_\+t L\+T\+M\+R64H}

P\+IT Upper Lifetime Timer Register, offset\+: 0x\+E0 \mbox{\Hypertarget{struct_p_i_t___mem_map_ab3f43f5df1b7776759e6497948c4e17f}\label{struct_p_i_t___mem_map_ab3f43f5df1b7776759e6497948c4e17f}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!L\+T\+M\+R64L@{L\+T\+M\+R64L}}
\index{L\+T\+M\+R64L@{L\+T\+M\+R64L}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+T\+M\+R64L}{LTMR64L}}
{\footnotesize\ttfamily uint32\+\_\+t L\+T\+M\+R64L}

P\+IT Lower Lifetime Timer Register, offset\+: 0x\+E4 \mbox{\Hypertarget{struct_p_i_t___mem_map_ab603c8e2ca1916ef6262af4b6a969e17}\label{struct_p_i_t___mem_map_ab603c8e2ca1916ef6262af4b6a969e17}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{M\+CR}{MCR}}
{\footnotesize\ttfamily uint32\+\_\+t M\+CR}

P\+IT Module Control Register, offset\+: 0x0 \mbox{\Hypertarget{struct_p_i_t___mem_map_a3964851a29318d7b51030db55fb714ae}\label{struct_p_i_t___mem_map_a3964851a29318d7b51030db55fb714ae}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}220\mbox{]}}

\mbox{\Hypertarget{struct_p_i_t___mem_map_a53762b5329df1577d65fb443ec732a11}\label{struct_p_i_t___mem_map_a53762b5329df1577d65fb443ec732a11}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{struct_p_i_t___mem_map_a08ca8a896322049f4b82825f4b0ba6ee}\label{struct_p_i_t___mem_map_a08ca8a896322049f4b82825f4b0ba6ee}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!T\+C\+T\+RL@{T\+C\+T\+RL}}
\index{T\+C\+T\+RL@{T\+C\+T\+RL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+C\+T\+RL}{TCTRL}}
{\footnotesize\ttfamily uint32\+\_\+t T\+C\+T\+RL}

Timer Control Register, array offset\+: 0x108, array step\+: 0x10 \mbox{\Hypertarget{struct_p_i_t___mem_map_a99ca085350eab8581351ff32448cde09}\label{struct_p_i_t___mem_map_a99ca085350eab8581351ff32448cde09}} 
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!T\+F\+LG@{T\+F\+LG}}
\index{T\+F\+LG@{T\+F\+LG}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+F\+LG}{TFLG}}
{\footnotesize\ttfamily uint32\+\_\+t T\+F\+LG}

Timer Flag Register, array offset\+: 0x10C, array step\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
