Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Oct 14 11:13:30 2025
| Host         : DESKTOP-FB1N93O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpu_timing_summary_routed.rpt -pb fpu_timing_summary_routed.pb -rpx fpu_timing_summary_routed.rpx -warn_on_violation
| Design       : fpu
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  246         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (246)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (700)
5. checking no_input_delay (67)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (246)
--------------------------
 There are 246 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (700)
--------------------------------------------------
 There are 700 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  732          inf        0.000                      0                  732           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           732 Endpoints
Min Delay           732 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 align_exp/mant_b_aligned_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            add_sub/mant_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.994ns  (logic 2.808ns (35.126%)  route 5.186ns (64.874%))
  Logic Levels:           13  (CARRY4=9 FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  align_exp/mant_b_aligned_reg[1]/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  align_exp/mant_b_aligned_reg[1]/Q
                         net (fo=9, routed)           2.376     2.832    align_exp/mant_b_aligned_reg[23]_0[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.956 r  align_exp/mant_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.956    add_sub/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.488 r  add_sub/mant_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.488    add_sub/mant_out1_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.602 r  add_sub/mant_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.602    add_sub/mant_out1_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.716 r  add_sub/mant_out1_carry__1/CO[3]
                         net (fo=26, routed)          1.790     5.506    add_sub/mant_b_aligned_reg[22][0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.630 r  add_sub/mant_out[7]_i_12/O
                         net (fo=1, routed)           1.019     6.649    align_exp/mant_out_reg[7]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  align_exp/mant_out[7]_i_8/O
                         net (fo=1, routed)           0.000     6.773    unpack/mant_out_reg[7][1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.306 r  unpack/mant_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    unpack/mant_out_reg[7]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  unpack/mant_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.424    unpack/mant_out_reg[11]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.541 r  unpack/mant_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    unpack/mant_out_reg[15]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  unpack/mant_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.658    unpack/mant_out_reg[19]_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.775 r  unpack/mant_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.775    unpack/mant_out_reg[23]_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.994 r  unpack/mant_out_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.994    add_sub/out[24]
    SLICE_X38Y53         FDCE                                         r  add_sub/mant_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 align_exp/mant_b_aligned_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            add_sub/mant_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.981ns  (logic 2.795ns (35.021%)  route 5.186ns (64.979%))
  Logic Levels:           12  (CARRY4=8 FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  align_exp/mant_b_aligned_reg[1]/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  align_exp/mant_b_aligned_reg[1]/Q
                         net (fo=9, routed)           2.376     2.832    align_exp/mant_b_aligned_reg[23]_0[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.956 r  align_exp/mant_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.956    add_sub/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.488 r  add_sub/mant_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.488    add_sub/mant_out1_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.602 r  add_sub/mant_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.602    add_sub/mant_out1_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.716 r  add_sub/mant_out1_carry__1/CO[3]
                         net (fo=26, routed)          1.790     5.506    add_sub/mant_b_aligned_reg[22][0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.630 r  add_sub/mant_out[7]_i_12/O
                         net (fo=1, routed)           1.019     6.649    align_exp/mant_out_reg[7]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  align_exp/mant_out[7]_i_8/O
                         net (fo=1, routed)           0.000     6.773    unpack/mant_out_reg[7][1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.306 r  unpack/mant_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    unpack/mant_out_reg[7]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  unpack/mant_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.424    unpack/mant_out_reg[11]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.541 r  unpack/mant_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    unpack/mant_out_reg[15]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  unpack/mant_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.658    unpack/mant_out_reg[19]_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.981 r  unpack/mant_out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.981    add_sub/out[21]
    SLICE_X38Y52         FDCE                                         r  add_sub/mant_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 align_exp/mant_b_aligned_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            add_sub/mant_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.973ns  (logic 2.787ns (34.956%)  route 5.186ns (65.044%))
  Logic Levels:           12  (CARRY4=8 FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  align_exp/mant_b_aligned_reg[1]/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  align_exp/mant_b_aligned_reg[1]/Q
                         net (fo=9, routed)           2.376     2.832    align_exp/mant_b_aligned_reg[23]_0[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.956 r  align_exp/mant_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.956    add_sub/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.488 r  add_sub/mant_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.488    add_sub/mant_out1_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.602 r  add_sub/mant_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.602    add_sub/mant_out1_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.716 r  add_sub/mant_out1_carry__1/CO[3]
                         net (fo=26, routed)          1.790     5.506    add_sub/mant_b_aligned_reg[22][0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.630 r  add_sub/mant_out[7]_i_12/O
                         net (fo=1, routed)           1.019     6.649    align_exp/mant_out_reg[7]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  align_exp/mant_out[7]_i_8/O
                         net (fo=1, routed)           0.000     6.773    unpack/mant_out_reg[7][1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.306 r  unpack/mant_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    unpack/mant_out_reg[7]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  unpack/mant_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.424    unpack/mant_out_reg[11]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.541 r  unpack/mant_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    unpack/mant_out_reg[15]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  unpack/mant_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.658    unpack/mant_out_reg[19]_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.973 r  unpack/mant_out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.973    add_sub/out[23]
    SLICE_X38Y52         FDCE                                         r  add_sub/mant_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 align_exp/mant_b_aligned_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            add_sub/mant_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.897ns  (logic 2.711ns (34.330%)  route 5.186ns (65.670%))
  Logic Levels:           12  (CARRY4=8 FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  align_exp/mant_b_aligned_reg[1]/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  align_exp/mant_b_aligned_reg[1]/Q
                         net (fo=9, routed)           2.376     2.832    align_exp/mant_b_aligned_reg[23]_0[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.956 r  align_exp/mant_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.956    add_sub/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.488 r  add_sub/mant_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.488    add_sub/mant_out1_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.602 r  add_sub/mant_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.602    add_sub/mant_out1_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.716 r  add_sub/mant_out1_carry__1/CO[3]
                         net (fo=26, routed)          1.790     5.506    add_sub/mant_b_aligned_reg[22][0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.630 r  add_sub/mant_out[7]_i_12/O
                         net (fo=1, routed)           1.019     6.649    align_exp/mant_out_reg[7]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  align_exp/mant_out[7]_i_8/O
                         net (fo=1, routed)           0.000     6.773    unpack/mant_out_reg[7][1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.306 r  unpack/mant_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    unpack/mant_out_reg[7]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  unpack/mant_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.424    unpack/mant_out_reg[11]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.541 r  unpack/mant_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    unpack/mant_out_reg[15]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  unpack/mant_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.658    unpack/mant_out_reg[19]_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.897 r  unpack/mant_out_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.897    add_sub/out[22]
    SLICE_X38Y52         FDCE                                         r  add_sub/mant_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 align_exp/mant_b_aligned_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            add_sub/mant_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.877ns  (logic 2.691ns (34.163%)  route 5.186ns (65.837%))
  Logic Levels:           12  (CARRY4=8 FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  align_exp/mant_b_aligned_reg[1]/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  align_exp/mant_b_aligned_reg[1]/Q
                         net (fo=9, routed)           2.376     2.832    align_exp/mant_b_aligned_reg[23]_0[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.956 r  align_exp/mant_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.956    add_sub/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.488 r  add_sub/mant_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.488    add_sub/mant_out1_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.602 r  add_sub/mant_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.602    add_sub/mant_out1_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.716 r  add_sub/mant_out1_carry__1/CO[3]
                         net (fo=26, routed)          1.790     5.506    add_sub/mant_b_aligned_reg[22][0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.630 r  add_sub/mant_out[7]_i_12/O
                         net (fo=1, routed)           1.019     6.649    align_exp/mant_out_reg[7]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  align_exp/mant_out[7]_i_8/O
                         net (fo=1, routed)           0.000     6.773    unpack/mant_out_reg[7][1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.306 r  unpack/mant_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    unpack/mant_out_reg[7]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  unpack/mant_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.424    unpack/mant_out_reg[11]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.541 r  unpack/mant_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    unpack/mant_out_reg[15]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  unpack/mant_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.658    unpack/mant_out_reg[19]_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.877 r  unpack/mant_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.877    add_sub/out[20]
    SLICE_X38Y52         FDCE                                         r  add_sub/mant_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 align_exp/mant_b_aligned_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            add_sub/mant_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 2.678ns (34.054%)  route 5.186ns (65.946%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  align_exp/mant_b_aligned_reg[1]/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  align_exp/mant_b_aligned_reg[1]/Q
                         net (fo=9, routed)           2.376     2.832    align_exp/mant_b_aligned_reg[23]_0[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.956 r  align_exp/mant_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.956    add_sub/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.488 r  add_sub/mant_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.488    add_sub/mant_out1_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.602 r  add_sub/mant_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.602    add_sub/mant_out1_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.716 r  add_sub/mant_out1_carry__1/CO[3]
                         net (fo=26, routed)          1.790     5.506    add_sub/mant_b_aligned_reg[22][0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.630 r  add_sub/mant_out[7]_i_12/O
                         net (fo=1, routed)           1.019     6.649    align_exp/mant_out_reg[7]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  align_exp/mant_out[7]_i_8/O
                         net (fo=1, routed)           0.000     6.773    unpack/mant_out_reg[7][1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.306 r  unpack/mant_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    unpack/mant_out_reg[7]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  unpack/mant_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.424    unpack/mant_out_reg[11]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.541 r  unpack/mant_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    unpack/mant_out_reg[15]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.864 r  unpack/mant_out_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.864    add_sub/out[17]
    SLICE_X38Y51         FDCE                                         r  add_sub/mant_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 align_exp/mant_b_aligned_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            add_sub/mant_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.856ns  (logic 2.670ns (33.987%)  route 5.186ns (66.013%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  align_exp/mant_b_aligned_reg[1]/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  align_exp/mant_b_aligned_reg[1]/Q
                         net (fo=9, routed)           2.376     2.832    align_exp/mant_b_aligned_reg[23]_0[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.956 r  align_exp/mant_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.956    add_sub/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.488 r  add_sub/mant_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.488    add_sub/mant_out1_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.602 r  add_sub/mant_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.602    add_sub/mant_out1_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.716 r  add_sub/mant_out1_carry__1/CO[3]
                         net (fo=26, routed)          1.790     5.506    add_sub/mant_b_aligned_reg[22][0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.630 r  add_sub/mant_out[7]_i_12/O
                         net (fo=1, routed)           1.019     6.649    align_exp/mant_out_reg[7]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  align_exp/mant_out[7]_i_8/O
                         net (fo=1, routed)           0.000     6.773    unpack/mant_out_reg[7][1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.306 r  unpack/mant_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    unpack/mant_out_reg[7]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  unpack/mant_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.424    unpack/mant_out_reg[11]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.541 r  unpack/mant_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    unpack/mant_out_reg[15]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.856 r  unpack/mant_out_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.856    add_sub/out[19]
    SLICE_X38Y51         FDCE                                         r  add_sub/mant_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 align_exp/mant_b_aligned_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            add_sub/mant_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 2.594ns (33.342%)  route 5.186ns (66.658%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  align_exp/mant_b_aligned_reg[1]/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  align_exp/mant_b_aligned_reg[1]/Q
                         net (fo=9, routed)           2.376     2.832    align_exp/mant_b_aligned_reg[23]_0[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.956 r  align_exp/mant_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.956    add_sub/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.488 r  add_sub/mant_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.488    add_sub/mant_out1_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.602 r  add_sub/mant_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.602    add_sub/mant_out1_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.716 r  add_sub/mant_out1_carry__1/CO[3]
                         net (fo=26, routed)          1.790     5.506    add_sub/mant_b_aligned_reg[22][0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.630 r  add_sub/mant_out[7]_i_12/O
                         net (fo=1, routed)           1.019     6.649    align_exp/mant_out_reg[7]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  align_exp/mant_out[7]_i_8/O
                         net (fo=1, routed)           0.000     6.773    unpack/mant_out_reg[7][1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.306 r  unpack/mant_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    unpack/mant_out_reg[7]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  unpack/mant_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.424    unpack/mant_out_reg[11]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.541 r  unpack/mant_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    unpack/mant_out_reg[15]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.780 r  unpack/mant_out_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.780    add_sub/out[18]
    SLICE_X38Y51         FDCE                                         r  add_sub/mant_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 align_exp/mant_b_aligned_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            add_sub/mant_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.760ns  (logic 2.574ns (33.170%)  route 5.186ns (66.830%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  align_exp/mant_b_aligned_reg[1]/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  align_exp/mant_b_aligned_reg[1]/Q
                         net (fo=9, routed)           2.376     2.832    align_exp/mant_b_aligned_reg[23]_0[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.956 r  align_exp/mant_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.956    add_sub/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.488 r  add_sub/mant_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.488    add_sub/mant_out1_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.602 r  add_sub/mant_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.602    add_sub/mant_out1_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.716 r  add_sub/mant_out1_carry__1/CO[3]
                         net (fo=26, routed)          1.790     5.506    add_sub/mant_b_aligned_reg[22][0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.630 r  add_sub/mant_out[7]_i_12/O
                         net (fo=1, routed)           1.019     6.649    align_exp/mant_out_reg[7]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  align_exp/mant_out[7]_i_8/O
                         net (fo=1, routed)           0.000     6.773    unpack/mant_out_reg[7][1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.306 r  unpack/mant_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    unpack/mant_out_reg[7]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  unpack/mant_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.424    unpack/mant_out_reg[11]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.541 r  unpack/mant_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.541    unpack/mant_out_reg[15]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.760 r  unpack/mant_out_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.760    add_sub/out[16]
    SLICE_X38Y51         FDCE                                         r  add_sub/mant_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 align_exp/mant_b_aligned_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            add_sub/mant_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.747ns  (logic 2.561ns (33.058%)  route 5.186ns (66.942%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  align_exp/mant_b_aligned_reg[1]/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  align_exp/mant_b_aligned_reg[1]/Q
                         net (fo=9, routed)           2.376     2.832    align_exp/mant_b_aligned_reg[23]_0[1]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.956 r  align_exp/mant_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.956    add_sub/S[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.488 r  add_sub/mant_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.488    add_sub/mant_out1_carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.602 r  add_sub/mant_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.602    add_sub/mant_out1_carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.716 r  add_sub/mant_out1_carry__1/CO[3]
                         net (fo=26, routed)          1.790     5.506    add_sub/mant_b_aligned_reg[22][0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.630 r  add_sub/mant_out[7]_i_12/O
                         net (fo=1, routed)           1.019     6.649    align_exp/mant_out_reg[7]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.773 r  align_exp/mant_out[7]_i_8/O
                         net (fo=1, routed)           0.000     6.773    unpack/mant_out_reg[7][1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.306 r  unpack/mant_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.306    unpack/mant_out_reg[7]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  unpack/mant_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.424    unpack/mant_out_reg[11]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.747 r  unpack/mant_out_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.747    add_sub/out[13]
    SLICE_X38Y50         FDCE                                         r  add_sub/mant_out_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            add_sub/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  control_unit/FSM_onehot_current_state_reg[3]/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_unit/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.078     0.219    add_sub/Q[0]
    SLICE_X41Y55         FDCE                                         r  add_sub/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize/mant_shifted_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/mant_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE                         0.000     0.000 r  normalize/mant_shifted_reg[5]/C
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  normalize/mant_shifted_reg[5]/Q
                         net (fo=1, routed)           0.087     0.228    add_sub/mant_out_reg[22]_0[5]
    SLICE_X41Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.273 r  add_sub/mant_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.273    normalize/mant_out_reg[22]_0[5]
    SLICE_X41Y61         FDCE                                         r  normalize/mant_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pack/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_unit/FSM_onehot_current_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE                         0.000     0.000 r  pack/ready_reg/C
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pack/ready_reg/Q
                         net (fo=3, routed)           0.097     0.238    control_unit/pack_ready
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.283 r  control_unit/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.283    control_unit/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X41Y59         FDCE                                         r  control_unit/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pack/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_unit/FSM_onehot_current_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE                         0.000     0.000 r  pack/ready_reg/C
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pack/ready_reg/Q
                         net (fo=3, routed)           0.098     0.239    pack/pack_ready
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  pack/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.284    control_unit/D[0]
    SLICE_X41Y59         FDCE                                         r  control_unit/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize/mant_shifted_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/mant_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE                         0.000     0.000 r  normalize/mant_shifted_reg[22]/C
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  normalize/mant_shifted_reg[22]/Q
                         net (fo=1, routed)           0.098     0.239    add_sub/mant_out_reg[22]_0[22]
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.045     0.284 r  add_sub/mant_out[22]_i_1/O
                         net (fo=1, routed)           0.000     0.284    normalize/mant_out_reg[22]_0[22]
    SLICE_X36Y60         FDCE                                         r  normalize/mant_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize/mant_shifted_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/mant_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.248%)  route 0.108ns (36.752%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  normalize/mant_shifted_reg[1]/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  normalize/mant_shifted_reg[1]/Q
                         net (fo=1, routed)           0.108     0.249    add_sub/mant_out_reg[22]_0[1]
    SLICE_X41Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.294 r  add_sub/mant_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    normalize/mant_out_reg[22]_0[1]
    SLICE_X41Y61         FDCE                                         r  normalize/mant_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_sub/ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit/FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE                         0.000     0.000 r  add_sub/ready_reg/C
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  add_sub/ready_reg/Q
                         net (fo=2, routed)           0.069     0.197    control_unit/addsub_ready
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.099     0.296 r  control_unit/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.296    control_unit/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  control_unit/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 normalize/mant_shifted_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            normalize/mant_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.544%)  route 0.116ns (38.456%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE                         0.000     0.000 r  normalize/mant_shifted_reg[3]/C
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  normalize/mant_shifted_reg[3]/Q
                         net (fo=1, routed)           0.116     0.257    add_sub/mant_out_reg[22]_0[3]
    SLICE_X40Y63         LUT4 (Prop_lut4_I2_O)        0.045     0.302 r  add_sub/mant_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.302    normalize/mant_out_reg[22]_0[3]
    SLICE_X40Y63         FDCE                                         r  normalize/mant_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            unpack/exp_b_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.606%)  route 0.142ns (46.394%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE                         0.000     0.000 r  control_unit/FSM_onehot_current_state_reg[1]/C
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  control_unit/FSM_onehot_current_state_reg[1]/Q
                         net (fo=69, routed)          0.142     0.306    unpack/E[0]
    SLICE_X42Y54         FDCE                                         r  unpack/exp_b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            unpack/exp_b_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.606%)  route 0.142ns (46.394%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE                         0.000     0.000 r  control_unit/FSM_onehot_current_state_reg[1]/C
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  control_unit/FSM_onehot_current_state_reg[1]/Q
                         net (fo=69, routed)          0.142     0.306    unpack/E[0]
    SLICE_X42Y54         FDCE                                         r  unpack/exp_b_reg[5]/CE
  -------------------------------------------------------------------    -------------------





