// Seed: 2415712638
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5
);
  type_8(
      id_3, id_0
  );
  assign id_6 = 1;
  assign id_6 = 1;
  assign id_6 = 1;
endmodule
