options numdgt 2
spice
R1 n2 0 1

.verilog
vsource #(.dc(3.)) V1 (.p(n1),.n(0));

geda short.sch module
short.sch s1(n1 n2);
list

spice
.print dc v(nodes)
.dc
.end
