# LeseriscV

This is a RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. 

This project is my course project for Computer Architecture, ACM Class @ SJTU. 

