# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project MESI
# reading /pkgs/mentor/questa/2021.3_1/questasim/linux_x86_64/../modelsim.ini
# Loading project mesi
# Compile of mesi_isc.sv failed with 1 errors.
# Compile of mesi_isc_basic_fifo.sv was successful.
# Compile of mesi_isc_breq_fifos.sv was successful.
# Compile of mesi_isc_breq_fifos_cntl.sv was successful.
# Compile of mesi_isc_broad.sv was successful.
# Compile of mesi_isc_broad_cntl.sv was successful.
# Compile of mesi_isc_define.sv was successful.
# Compile of mesi_isc_tb.sv was successful.
# Compile of mesi_isc_tb_cpu.sv was successful.
# Compile of mesi_isc_tb_define.sv was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of mesi_isc.sv was successful.
# Compile of mesi_isc_basic_fifo.sv was successful.
# Compile of mesi_isc_breq_fifos.sv was successful.
# Compile of mesi_isc_breq_fifos_cntl.sv was successful.
# Compile of mesi_isc_broad.sv was successful.
# Compile of mesi_isc_broad_cntl.sv was successful.
# Compile of mesi_isc_define.sv was successful.
# Compile of mesi_isc_tb.sv was successful.
# Compile of mesi_isc_tb_cpu.sv was successful.
# Compile of mesi_isc_tb_define.sv was successful.
# 10 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 01:07:58 on Dec 06,2024
# vlog -reportprogress 300 "+define+DEBUG" mesi_isc_tb.sv 
# -- Compiling module mesi_isc_tb
# 
# Top level modules:
# 	mesi_isc_tb
# End time: 01:07:59 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.mesi_isc_tb -debugDB 
# Start time: 01:07:59 on Dec 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-143) Recognized 1 FSM in module "mesi_isc_tb_cpu(fast)".
# Loading sv_std.std
# Loading work.mesi_isc_tb(fast)
# Loading work.mesi_isc_pkg(fast)
# Loading work.mesi_isc(fast)
# Loading work.mesi_isc_broad(fast)
# Loading work.mesi_isc_broad_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast)
# Loading work.mesi_isc_breq_fifos(fast)
# Loading work.mesi_isc_breq_fifos_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast__1)
# Loading work.mesi_isc_tb_cpu(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# Watchdog finish
# 
# Statistic
# 
# CPU 3. WR:       165 RD:       304 NOP:       261  
# 
# CPU 2. WR:       152 RD:       324 NOP:       257
# 
# CPU 1. WR:       149 RD:       309 NOP:       228
# 
# CPU 0. WR:        161 RD:       305 NOP:       237
# 
# Total rd and wr accesses:       1869
# 
# ** Note: $finish    : mesi_isc_tb.sv(170)
#    Time: 2000950 ns  Iteration: 1  Instance: /mesi_isc_tb
# 1
# Break in Module mesi_isc_tb at mesi_isc_tb.sv line 170
exit
# End time: 01:08:31 on Dec 06,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 6
