# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../syncbad.vhd" \
"../../../../syncbad_top.vhd" \

# Do not sort compile order
nosort
