{"path":"Revision/media/TSRevision/ME/2023/Full Syllabus/media/Pasted image 20231014223323.png","text":"Q.12 Let X be the number of 2 input NAND gates required to implement a full adder, and Y be the number of 2 input NAND gates required to implement a full subtractor. Then the value of X — Yis . . 0 Your answer is Correct0 Solution : 0 Both full adder and full subtractor require 9 NAND gates for implementation. Therefore X — Y'is 0.","libVersion":"0.2.3","langs":"eng"}