# File Descriptions 

## 1- stepBYstep

## 2- Assertions 
This file contains examples about SystemVerilog Assertions. 
