intern journal cryptographi secur ijci march doi ijci hardwar implement algorithm cryptanalysi harshali prakash rakesh electron telecommun engin maharashtra institut technolog pune india electron telecommun engin colleg engin ing pune india pwwani test equip pvt pune india abstract cryptanalysi block cipher involv massiv comput independ instanti simultan solut space explor faster rate advent low cost field programm gate array build special purpos hardwar comput intens applic data encrypt standard des proof concept paper present design hardwar implement des cryptanalysi fpga exhaust key search architectur roll unrol des architectur pare base experiment result roll architectur implement fpga aim work cryptanalysi faster better keyword cryptanalysi des roll unrol des architectur introduct extens comput electron data storag transmiss exponenti growth internet generat strong demand robust secur mechan turn depend critic cryptograph protect comput power increas fast chang technolog assess strength deploy cryptograph algo rithm cryptanalysi scienc reveal hidden data cryptograph algorithm system data sake test strength cryptograph algorithm ing cryptanalysi cipher encrypt involv massiv parallel comput secur paramet key length practic crypto algorithm chosen attack convent comput comput infeasi ble parallel function realiz special purpos hardwar block oper simultan improv time complex comput high recur engin cost applic specif integr circuit project build special purpos hardwar cryptanalysi reach mercial institut intern journal cryptographi secur ijci march reconfigur comput offer advantag tradit softwar hardwar implement comput intens algorithm reconfigur comput base low cost configur fabric advantag hardwar design maintain flexibl softwar cryptanalyt hardwar possibl govern agenc depend adversari attack scenario distinguish ciphertext attack plaintext attack chosen plaintext attack cho sen ciphertext attack adapt chosen plaintext ciphertext attack publish paper present fpga base hardwar design cryptanalysi des base plaintext attack brute forc techniqu des algorithm chosen implement basic cryptograph algorithm academician test unit experiment idea creat multipl instanc key search engin fpga chip cryptanalysi process faster provid better cost perform ratio histor background cryptanalysi histor background cryptanalysi practic broad rang organi zation test strength cryptosystem exhaust des key search machin estim propos diffi hellman contain chip estim cost hour expect search time year detail hardwar design descript brute forc attack present michael wiener crypto estim machin built dol lar propos machin consist des chip recov key three half hour detail cost estim three approach des key search distribut comput fpgas custom asic design present blaze electron frontier foundat eff final built des hardwar cracker call deep crack perform exhaust key search hour des crack consist custom design asic chip materi cost search billion key second cost optim parallel code breaker copacobana des brute forc attack built copacobana host low cost fpgas latest develop cryptanalysi hardwar capabl break des week averag emerg newer power devic continu effort cryptanalysi faster better descript des algorithm data encrypt standard des commerci develop cipher des publish feder process standard fip des block cipher oper bit data block encrypt transform depend bit secret key consist sixteen round surround permut layer decrypt process encrypt order round key revers compar cryption process figur block initi permut chang order input bit cord fix permut result divid equal halv bit denot round number round previous word fed round function result xore previous word swap algorithm proceed iter round function key depend involv step step expans bit input word pand bit duplic reorder half bit input intern journal cryptographi secur ijci march xore requir key depend round number second step third step bit output previous step split bit substitut parallel bit box substitut increas strength cryptosystem step permut step bit output previous step reorder fix permut figur des decrypt process subkey key generat input key requir round calcul key schedul algorithm figur key schedul algorithm block key schedul algorithm discard pariti bit input bit key divid resul tant bit halv bit cyclic rotat posit left round posit round round key construct repeat extract bit fix posit determin block key generat round decrypt process subkey appli revers order block revers order subkey altern mode tabl bit shift regist shift regist enabl delay latenc compens intern journal cryptographi secur ijci march figur key schedul algorithm architectur consider hardwar implement design implement consid architectur option speed area optim cryp tanalysi ciphertext deciph key result compar plaintext equal key correct key crypta nalysi decrypt perform key decrypt take round deciph ciphertext des algorithm iter structur data pass set step call round time time key key tran format architectur implement roll techniqu round design multiplex round time key round figur architectur area effici lesser throughput figur incom data pass initi permut output block pass time round key generat subkey gen block order loop output input multiplex mul tiplex switch data previous round input data ond architectur implement unrol architectur figur unrol iter loop increas throughput instanc creat round design better throughput achiev cost increas area util throughput improv pipelin intern journal cryptographi secur ijci march figur des decrypt roll architectur pipelin regist insert step pipelin design data process prior data finish process exist degre pipelin maxim throughput unit area figur des decrypt unrol architectur pipelin intern journal cryptographi secur ijci march cryptanalysi des figur block diagram cryptanalysi des paper present fpga base hardwar design cryptanalysi des base plaintext attack brute forc techniqu plaintext attack requir adversari access plaintext correspond captur ciphertext block pro pose design brute forc techniqu captur ciphertext block decrypt poss ibl key result plaintext compar plaintext figur des decrypt block decrypt ciphertext result plaintext compar plaintext key result plaintext match plaintext consid correct key des decrypt block decrypt ciphertext key des decrypt block key search clock cycl reduc time requir key search factor des decrypt block depend logic resourc fpga logic util des decrypt block implement des cryptanalysi aim hardwar probabl key search accomplish partit solu tion space fpga chip instanti multipl instanc design parallel solut space independ inter process communic requir key search time reduc fold instanc design singl fpga chip implement design virtex fpga chip xilinx develop platform design implement roll unrol architectur synthesi design incorpor key search engin singl fpga addit logic requir find correct key devic util throughput architectur intern journal cryptographi secur ijci march roll architectur usag slice slice flip flop tabl lut report tool slice slice lut util devic throughput achiev design maximum frequenc unrol architectur usag slice slice flip flop lut report tool slice slice lut util devic throughput achiev design maximum frequenc experiment devic util design roll architectur consider compar design unrol architectur roll architec ture select implement key search instanc roll architectur fit singl fpga clock frequenc clock frequenc achiev entir key space search day compar summari tabl instanc fpga devic util fpga slice regist slice oper frequenc fpga time exhaust key search day approx day tabl implement roll architectur plaintext ciphertext key figur simul result key intern journal cryptographi secur ijci march plaintext ciphertext key figur simul result key refer figur roll architectur plaintext cipher text pair correct key singl instanc key search engin month search correct key run instanc parallel search time consi derabl reduc conclus work present design cryptanalysi des algorithm base roll architectur fpga base experiment roll architectur requir area search entir solut space time compar unrol archi tectur work fit instanc key search singl fpga haustiv key search des algorithm day expand con cept algorithm fit maximum instanc key search engin singl fpga implement design fpga futur work paper acknowledg entir team mechatron test equip pvt pune val uabl guidanc support refer christoph cannier alex biryukov bart preneel introduct block cipher cryp tanalysi proceed ieee februari diff hellman exhaust cryptanalysi nbs data encrypt standard comput june wiener effici des key search crypto santa barbara california usa august reprint practic cryptographi data internetwork stall editor ieee puter societi press blaze diffi rivest schneier shimomura thompson wiener nimal key length symmetr cipher provid adequ commerci secur tech nical report secur protocol workshop cambridg januari http electron frontier foundat crack des secret encrypt wiretap polit chip design associ juli intern journal cryptographi secur ijci march kumar paar pelzl pfeiffer schimmler break cipher copacobana cost optim parallel code breaker goubin matsui editor proceed workshop cryptograp hardwar embed system ches volum lncs springer verlag http paper copacobana pdf nation bureau standard fip pub data encrypt standard feder process standard nist dept commerc jan appli cryptographi second john wiley son author zodp complet electron communic engin visvesvaraya nation institut technolog nagpur vlsi design ramdeo baba kamla nehru colleg engin nagpur univers nagpur area inter est vlsi cryptographi embed system current pursu colleg engin pune receiv electronci telecommun colleg engin pune area interest vlsi microelectron parallel process dean academ pune univers current work professor depart electronci telecommun colleg engin pune rakesh mehta receiv colleg engin pune iit madra entrepreneur year area expertis digit design fpga base high speed design current director mechatron test equip bitmapp integr technolog pune 