// Seed: 1247424892
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  tri0 id_4, id_5 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd4,
    parameter id_4 = 32'd28,
    parameter id_7 = 32'd27
) (
    id_1[(id_3) : 1],
    id_2,
    _id_3,
    _id_4,
    id_5[id_7 : id_4],
    id_6,
    _id_7
);
  inout wire _id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  inout wire id_6;
  output logic [7:0] id_5;
  inout wire _id_4;
  output wire _id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_5 = $clog2(99);
  ;
  logic id_8, id_9;
endmodule
