Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'uart_tx_top' does not have a parameter named baud_rate [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sim_1/new/Uart_tb.sv:24]
WARNING: [VRFC 10-2861] module 'uart_tx_top' does not have a parameter named clk_rate [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sim_1/new/Uart_tb.sv:26]
WARNING: [VRFC 10-3291] enum literal 'IDLE' width (3) must match enum width (4) [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:91]
WARNING: [VRFC 10-3291] enum literal 'START' width (3) must match enum width (4) [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:92]
WARNING: [VRFC 10-3291] enum literal 'DATA' width (3) must match enum width (4) [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:93]
WARNING: [VRFC 10-3291] enum literal 'PARITY' width (3) must match enum width (4) [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:94]
WARNING: [VRFC 10-3291] enum literal 'STOP' width (3) must match enum width (4) [C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx_packetizer_3(tdata_width...
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_tx_top(TDATA_WIDTH=16)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
