Design Name: top_left_tile
Run Directory: /home/hosni/OpenFPGA/clear/openlane/top_left_tile/runs/23_03_20_14_45
----------------------------------------

Magic DRC Summary:
Source: /home/hosni/OpenFPGA/clear/openlane/top_left_tile/runs/23_03_20_14_45/reports/signoff/drc.rpt
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /home/hosni/OpenFPGA/clear/openlane/top_left_tile/runs/23_03_20_14_45/logs/signoff/31-top_left_tile.lef.lvs.log
Number of nets: 787                        |Number of nets: 787                        
Design is LVS clean.
----------------------------------------

Antenna Summary:
No antenna report found.