--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/andre/XILINK/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml xtop.twx xtop.ncd -o xtop.twr xtop.pcf -ucf xtop.ucf

Design file:              xtop.ncd
Physical constraint file: xtop.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8428890 paths analyzed, 613 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.971ns.
--------------------------------------------------------------------------------

Paths for end point controller/regC_2 (SLICE_X18Y34.F4), 653390 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regC_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.971ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB31    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X3Y13.G3       net (fanout=42)       1.406   instruction<31>
    SLICE_X3Y13.Y        Tilo                  0.704   N181
                                                       controller/imm_cmp_eq00001_1
    SLICE_X1Y15.G3       net (fanout=11)       0.565   controller/imm_cmp_eq00001
    SLICE_X1Y15.Y        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_SW0
    SLICE_X1Y15.F4       net (fanout=5)        0.053   N185
    SLICE_X1Y15.X        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_1
    SLICE_X14Y10.G3      net (fanout=10)       1.474   controller/mem_addr<2>1
    SLICE_X14Y10.Y       Tilo                  0.759   regf/_varindex0000<6>
                                                       regf/Mram_regf6
    SLICE_X12Y17.F3      net (fanout=1)        0.815   regf/_varindex0000<5>
    SLICE_X12Y17.X       Tilo                  0.759   N237
                                                       controller/operand<5>9_SW0
    SLICE_X16Y17.G4      net (fanout=1)        0.378   N237
    SLICE_X16Y17.Y       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>9
    SLICE_X16Y17.F3      net (fanout=1)        0.023   controller/operand<5>9/O
    SLICE_X16Y17.X       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>25
    SLICE_X21Y20.G3      net (fanout=2)        0.605   controller/operand<5>25
    SLICE_X21Y20.COUT    Topcyg                1.001   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_lut<5>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.Y       Tciny                 0.869   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_xor<7>
    SLICE_X20Y21.G1      net (fanout=1)        0.122   controller/carry_res_n_1<7>
    SLICE_X20Y21.COUT    Topcyg                1.131   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_lut<7>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X18Y34.F4      net (fanout=2)        0.364   controller/adder_res<31>
    SLICE_X18Y34.CLK     Tfck                  0.892   controller/regC<2>
                                                       controller/alu_negative31
                                                       controller/regC_2
    -------------------------------------------------  ---------------------------
    Total                                     19.971ns (14.166ns logic, 5.805ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regC_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.947ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB31    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X3Y13.G3       net (fanout=42)       1.406   instruction<31>
    SLICE_X3Y13.Y        Tilo                  0.704   N181
                                                       controller/imm_cmp_eq00001_1
    SLICE_X1Y15.G3       net (fanout=11)       0.565   controller/imm_cmp_eq00001
    SLICE_X1Y15.Y        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_SW0
    SLICE_X1Y15.F4       net (fanout=5)        0.053   N185
    SLICE_X1Y15.X        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_1
    SLICE_X14Y10.G3      net (fanout=10)       1.474   controller/mem_addr<2>1
    SLICE_X14Y10.Y       Tilo                  0.759   regf/_varindex0000<6>
                                                       regf/Mram_regf6
    SLICE_X12Y17.F3      net (fanout=1)        0.815   regf/_varindex0000<5>
    SLICE_X12Y17.X       Tilo                  0.759   N237
                                                       controller/operand<5>9_SW0
    SLICE_X16Y17.G4      net (fanout=1)        0.378   N237
    SLICE_X16Y17.Y       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>9
    SLICE_X16Y17.F3      net (fanout=1)        0.023   controller/operand<5>9/O
    SLICE_X16Y17.X       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>25
    SLICE_X21Y20.G3      net (fanout=2)        0.605   controller/operand<5>25
    SLICE_X21Y20.COUT    Topcyg                1.001   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_lut<5>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.COUT    Tbyp                  0.118   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X21Y22.Y       Tciny                 0.869   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_xor<9>
    SLICE_X20Y22.G2      net (fanout=1)        0.110   controller/carry_res_n_1<9>
    SLICE_X20Y22.COUT    Topcyg                1.131   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_lut<9>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X18Y34.F4      net (fanout=2)        0.364   controller/adder_res<31>
    SLICE_X18Y34.CLK     Tfck                  0.892   controller/regC<2>
                                                       controller/alu_negative31
                                                       controller/regC_2
    -------------------------------------------------  ---------------------------
    Total                                     19.947ns (14.154ns logic, 5.793ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regC_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.947ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB31    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X3Y13.G3       net (fanout=42)       1.406   instruction<31>
    SLICE_X3Y13.Y        Tilo                  0.704   N181
                                                       controller/imm_cmp_eq00001_1
    SLICE_X3Y13.F4       net (fanout=11)       0.159   controller/imm_cmp_eq00001
    SLICE_X3Y13.X        Tilo                  0.704   N181
                                                       controller/mem_addr<6>1_SW0
    SLICE_X2Y12.F3       net (fanout=4)        0.358   N181
    SLICE_X2Y12.X        Tilo                  0.759   controller/mem_sel110
                                                       controller/mem_sel110
    SLICE_X3Y11.F4       net (fanout=13)       0.303   controller/mem_sel110
    SLICE_X3Y11.X        Tif5x                 1.025   N412
                                                       controller/mem_sel120_SW4_G
                                                       controller/mem_sel120_SW4
    SLICE_X15Y15.G3      net (fanout=2)        0.951   N412
    SLICE_X15Y15.Y       Tilo                  0.704   N167
                                                       controller/Mmux_operand_mux0000110_1
    SLICE_X14Y15.BX      net (fanout=2)        0.455   controller/Mmux_operand_mux0000110
    SLICE_X14Y15.X       Tbxx                  0.806   N166
                                                       controller/operand<0>92_SW0
    SLICE_X15Y19.F2      net (fanout=1)        0.351   N166
    SLICE_X15Y19.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>125
    SLICE_X21Y18.F3      net (fanout=4)        0.633   controller/operand<0>
    SLICE_X21Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X21Y19.Y       Tciny                 0.869   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_xor<3>
    SLICE_X20Y19.G1      net (fanout=1)        0.122   controller/carry_res_n_1<3>
    SLICE_X20Y19.COUT    Topcyg                1.131   controller/adder_res<2>
                                                       controller/Maddsub_adder_res_lut<3>
                                                       controller/Maddsub_adder_res_cy<3>
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<3>
    SLICE_X20Y20.COUT    Tbyp                  0.130   controller/adder_res<4>
                                                       controller/Maddsub_adder_res_cy<4>
                                                       controller/Maddsub_adder_res_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<5>
    SLICE_X20Y21.COUT    Tbyp                  0.130   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_cy<6>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X18Y34.F4      net (fanout=2)        0.364   controller/adder_res<31>
    SLICE_X18Y34.CLK     Tfck                  0.892   controller/regC<2>
                                                       controller/alu_negative31
                                                       controller/regC_2
    -------------------------------------------------  ---------------------------
    Total                                     19.947ns (14.845ns logic, 5.102ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_31 (SLICE_X20Y35.F3), 653390 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.895ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB31    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X3Y13.G3       net (fanout=42)       1.406   instruction<31>
    SLICE_X3Y13.Y        Tilo                  0.704   N181
                                                       controller/imm_cmp_eq00001_1
    SLICE_X1Y15.G3       net (fanout=11)       0.565   controller/imm_cmp_eq00001
    SLICE_X1Y15.Y        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_SW0
    SLICE_X1Y15.F4       net (fanout=5)        0.053   N185
    SLICE_X1Y15.X        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_1
    SLICE_X14Y10.G3      net (fanout=10)       1.474   controller/mem_addr<2>1
    SLICE_X14Y10.Y       Tilo                  0.759   regf/_varindex0000<6>
                                                       regf/Mram_regf6
    SLICE_X12Y17.F3      net (fanout=1)        0.815   regf/_varindex0000<5>
    SLICE_X12Y17.X       Tilo                  0.759   N237
                                                       controller/operand<5>9_SW0
    SLICE_X16Y17.G4      net (fanout=1)        0.378   N237
    SLICE_X16Y17.Y       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>9
    SLICE_X16Y17.F3      net (fanout=1)        0.023   controller/operand<5>9/O
    SLICE_X16Y17.X       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>25
    SLICE_X21Y20.G3      net (fanout=2)        0.605   controller/operand<5>25
    SLICE_X21Y20.COUT    Topcyg                1.001   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_lut<5>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.Y       Tciny                 0.869   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_xor<7>
    SLICE_X20Y21.G1      net (fanout=1)        0.122   controller/carry_res_n_1<7>
    SLICE_X20Y21.COUT    Topcyg                1.131   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_lut<7>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X20Y35.F3      net (fanout=2)        0.288   controller/adder_res<31>
    SLICE_X20Y35.CLK     Tfck                  0.892   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.895ns (14.166ns logic, 5.729ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.871ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB31    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X3Y13.G3       net (fanout=42)       1.406   instruction<31>
    SLICE_X3Y13.Y        Tilo                  0.704   N181
                                                       controller/imm_cmp_eq00001_1
    SLICE_X1Y15.G3       net (fanout=11)       0.565   controller/imm_cmp_eq00001
    SLICE_X1Y15.Y        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_SW0
    SLICE_X1Y15.F4       net (fanout=5)        0.053   N185
    SLICE_X1Y15.X        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_1
    SLICE_X14Y10.G3      net (fanout=10)       1.474   controller/mem_addr<2>1
    SLICE_X14Y10.Y       Tilo                  0.759   regf/_varindex0000<6>
                                                       regf/Mram_regf6
    SLICE_X12Y17.F3      net (fanout=1)        0.815   regf/_varindex0000<5>
    SLICE_X12Y17.X       Tilo                  0.759   N237
                                                       controller/operand<5>9_SW0
    SLICE_X16Y17.G4      net (fanout=1)        0.378   N237
    SLICE_X16Y17.Y       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>9
    SLICE_X16Y17.F3      net (fanout=1)        0.023   controller/operand<5>9/O
    SLICE_X16Y17.X       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>25
    SLICE_X21Y20.G3      net (fanout=2)        0.605   controller/operand<5>25
    SLICE_X21Y20.COUT    Topcyg                1.001   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_lut<5>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.COUT    Tbyp                  0.118   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X21Y22.Y       Tciny                 0.869   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_xor<9>
    SLICE_X20Y22.G2      net (fanout=1)        0.110   controller/carry_res_n_1<9>
    SLICE_X20Y22.COUT    Topcyg                1.131   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_lut<9>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X20Y35.F3      net (fanout=2)        0.288   controller/adder_res<31>
    SLICE_X20Y35.CLK     Tfck                  0.892   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.871ns (14.154ns logic, 5.717ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.871ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB31    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X3Y13.G3       net (fanout=42)       1.406   instruction<31>
    SLICE_X3Y13.Y        Tilo                  0.704   N181
                                                       controller/imm_cmp_eq00001_1
    SLICE_X3Y13.F4       net (fanout=11)       0.159   controller/imm_cmp_eq00001
    SLICE_X3Y13.X        Tilo                  0.704   N181
                                                       controller/mem_addr<6>1_SW0
    SLICE_X2Y12.F3       net (fanout=4)        0.358   N181
    SLICE_X2Y12.X        Tilo                  0.759   controller/mem_sel110
                                                       controller/mem_sel110
    SLICE_X3Y11.F4       net (fanout=13)       0.303   controller/mem_sel110
    SLICE_X3Y11.X        Tif5x                 1.025   N412
                                                       controller/mem_sel120_SW4_G
                                                       controller/mem_sel120_SW4
    SLICE_X15Y15.G3      net (fanout=2)        0.951   N412
    SLICE_X15Y15.Y       Tilo                  0.704   N167
                                                       controller/Mmux_operand_mux0000110_1
    SLICE_X14Y15.BX      net (fanout=2)        0.455   controller/Mmux_operand_mux0000110
    SLICE_X14Y15.X       Tbxx                  0.806   N166
                                                       controller/operand<0>92_SW0
    SLICE_X15Y19.F2      net (fanout=1)        0.351   N166
    SLICE_X15Y19.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>125
    SLICE_X21Y18.F3      net (fanout=4)        0.633   controller/operand<0>
    SLICE_X21Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X21Y19.Y       Tciny                 0.869   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_xor<3>
    SLICE_X20Y19.G1      net (fanout=1)        0.122   controller/carry_res_n_1<3>
    SLICE_X20Y19.COUT    Topcyg                1.131   controller/adder_res<2>
                                                       controller/Maddsub_adder_res_lut<3>
                                                       controller/Maddsub_adder_res_cy<3>
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<3>
    SLICE_X20Y20.COUT    Tbyp                  0.130   controller/adder_res<4>
                                                       controller/Maddsub_adder_res_cy<4>
                                                       controller/Maddsub_adder_res_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<5>
    SLICE_X20Y21.COUT    Tbyp                  0.130   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_cy<6>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.COUT    Tbyp                  0.130   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X20Y33.Y       Tciny                 0.883   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X20Y35.F3      net (fanout=2)        0.288   controller/adder_res<31>
    SLICE_X20Y35.CLK     Tfck                  0.892   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.871ns (14.845ns logic, 5.026ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_29 (SLICE_X20Y34.F4), 577974 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.744ns (Levels of Logic = 22)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB31    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X3Y13.G3       net (fanout=42)       1.406   instruction<31>
    SLICE_X3Y13.Y        Tilo                  0.704   N181
                                                       controller/imm_cmp_eq00001_1
    SLICE_X1Y15.G3       net (fanout=11)       0.565   controller/imm_cmp_eq00001
    SLICE_X1Y15.Y        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_SW0
    SLICE_X1Y15.F4       net (fanout=5)        0.053   N185
    SLICE_X1Y15.X        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_1
    SLICE_X14Y10.G3      net (fanout=10)       1.474   controller/mem_addr<2>1
    SLICE_X14Y10.Y       Tilo                  0.759   regf/_varindex0000<6>
                                                       regf/Mram_regf6
    SLICE_X12Y17.F3      net (fanout=1)        0.815   regf/_varindex0000<5>
    SLICE_X12Y17.X       Tilo                  0.759   N237
                                                       controller/operand<5>9_SW0
    SLICE_X16Y17.G4      net (fanout=1)        0.378   N237
    SLICE_X16Y17.Y       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>9
    SLICE_X16Y17.F3      net (fanout=1)        0.023   controller/operand<5>9/O
    SLICE_X16Y17.X       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>25
    SLICE_X21Y20.G3      net (fanout=2)        0.605   controller/operand<5>25
    SLICE_X21Y20.COUT    Topcyg                1.001   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_lut<5>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.Y       Tciny                 0.869   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_xor<7>
    SLICE_X20Y21.G1      net (fanout=1)        0.122   controller/carry_res_n_1<7>
    SLICE_X20Y21.COUT    Topcyg                1.131   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_lut<7>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.Y       Tciny                 0.883   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_xor<29>
    SLICE_X20Y34.F4      net (fanout=1)        0.267   controller/adder_res<29>
    SLICE_X20Y34.CLK     Tfck                  0.892   controller/regA<29>
                                                       controller/Mmux_regA_mux000066146
                                                       controller/regA_29
    -------------------------------------------------  ---------------------------
    Total                                     19.744ns (14.036ns logic, 5.708ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.720ns (Levels of Logic = 22)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB31    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X3Y13.G3       net (fanout=42)       1.406   instruction<31>
    SLICE_X3Y13.Y        Tilo                  0.704   N181
                                                       controller/imm_cmp_eq00001_1
    SLICE_X1Y15.G3       net (fanout=11)       0.565   controller/imm_cmp_eq00001
    SLICE_X1Y15.Y        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_SW0
    SLICE_X1Y15.F4       net (fanout=5)        0.053   N185
    SLICE_X1Y15.X        Tilo                  0.704   controller/mem_addr<2>1
                                                       controller/mem_addr<2>1_1
    SLICE_X14Y10.G3      net (fanout=10)       1.474   controller/mem_addr<2>1
    SLICE_X14Y10.Y       Tilo                  0.759   regf/_varindex0000<6>
                                                       regf/Mram_regf6
    SLICE_X12Y17.F3      net (fanout=1)        0.815   regf/_varindex0000<5>
    SLICE_X12Y17.X       Tilo                  0.759   N237
                                                       controller/operand<5>9_SW0
    SLICE_X16Y17.G4      net (fanout=1)        0.378   N237
    SLICE_X16Y17.Y       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>9
    SLICE_X16Y17.F3      net (fanout=1)        0.023   controller/operand<5>9/O
    SLICE_X16Y17.X       Tilo                  0.759   controller/operand<5>25
                                                       controller/operand<5>25
    SLICE_X21Y20.G3      net (fanout=2)        0.605   controller/operand<5>25
    SLICE_X21Y20.COUT    Topcyg                1.001   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_lut<5>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X21Y21.COUT    Tbyp                  0.118   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X21Y22.Y       Tciny                 0.869   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_xor<9>
    SLICE_X20Y22.G2      net (fanout=1)        0.110   controller/carry_res_n_1<9>
    SLICE_X20Y22.COUT    Topcyg                1.131   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_lut<9>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.Y       Tciny                 0.883   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_xor<29>
    SLICE_X20Y34.F4      net (fanout=1)        0.267   controller/adder_res<29>
    SLICE_X20Y34.CLK     Tfck                  0.892   controller/regA<29>
                                                       controller/Mmux_regA_mux000066146
                                                       controller/regA_29
    -------------------------------------------------  ---------------------------
    Total                                     19.720ns (14.024ns logic, 5.696ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.720ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB31    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X3Y13.G3       net (fanout=42)       1.406   instruction<31>
    SLICE_X3Y13.Y        Tilo                  0.704   N181
                                                       controller/imm_cmp_eq00001_1
    SLICE_X3Y13.F4       net (fanout=11)       0.159   controller/imm_cmp_eq00001
    SLICE_X3Y13.X        Tilo                  0.704   N181
                                                       controller/mem_addr<6>1_SW0
    SLICE_X2Y12.F3       net (fanout=4)        0.358   N181
    SLICE_X2Y12.X        Tilo                  0.759   controller/mem_sel110
                                                       controller/mem_sel110
    SLICE_X3Y11.F4       net (fanout=13)       0.303   controller/mem_sel110
    SLICE_X3Y11.X        Tif5x                 1.025   N412
                                                       controller/mem_sel120_SW4_G
                                                       controller/mem_sel120_SW4
    SLICE_X15Y15.G3      net (fanout=2)        0.951   N412
    SLICE_X15Y15.Y       Tilo                  0.704   N167
                                                       controller/Mmux_operand_mux0000110_1
    SLICE_X14Y15.BX      net (fanout=2)        0.455   controller/Mmux_operand_mux0000110
    SLICE_X14Y15.X       Tbxx                  0.806   N166
                                                       controller/operand<0>92_SW0
    SLICE_X15Y19.F2      net (fanout=1)        0.351   N166
    SLICE_X15Y19.X       Tilo                  0.704   controller/operand<0>
                                                       controller/operand<0>125
    SLICE_X21Y18.F3      net (fanout=4)        0.633   controller/operand<0>
    SLICE_X21Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X21Y19.Y       Tciny                 0.869   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_xor<3>
    SLICE_X20Y19.G1      net (fanout=1)        0.122   controller/carry_res_n_1<3>
    SLICE_X20Y19.COUT    Topcyg                1.131   controller/adder_res<2>
                                                       controller/Maddsub_adder_res_lut<3>
                                                       controller/Maddsub_adder_res_cy<3>
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<3>
    SLICE_X20Y20.COUT    Tbyp                  0.130   controller/adder_res<4>
                                                       controller/Maddsub_adder_res_cy<4>
                                                       controller/Maddsub_adder_res_cy<5>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<5>
    SLICE_X20Y21.COUT    Tbyp                  0.130   controller/adder_res<6>
                                                       controller/Maddsub_adder_res_cy<6>
                                                       controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<7>
    SLICE_X20Y22.COUT    Tbyp                  0.130   controller/adder_res<8>
                                                       controller/Maddsub_adder_res_cy<8>
                                                       controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<9>
    SLICE_X20Y23.COUT    Tbyp                  0.130   controller/adder_res<10>
                                                       controller/Maddsub_adder_res_cy<10>
                                                       controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<11>
    SLICE_X20Y24.COUT    Tbyp                  0.130   controller/adder_res<12>
                                                       controller/Maddsub_adder_res_cy<12>
                                                       controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<13>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_cy<14>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X20Y28.COUT    Tbyp                  0.130   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X20Y29.COUT    Tbyp                  0.130   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X20Y30.COUT    Tbyp                  0.130   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X20Y31.COUT    Tbyp                  0.130   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X20Y32.Y       Tciny                 0.883   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_xor<29>
    SLICE_X20Y34.F4      net (fanout=1)        0.267   controller/adder_res<29>
    SLICE_X20Y34.CLK     Tfck                  0.892   controller/regA<29>
                                                       controller/Mmux_regA_mux000066146
                                                       controller/regA_29
    -------------------------------------------------  ---------------------------
    Total                                     19.720ns (14.715ns logic, 5.005ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ram/Mram_mem.B (RAMB16_X0Y0.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/pc_6 (FF)
  Destination:          ram/Mram_mem.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.024 - 0.020)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/pc_6 to ram/Mram_mem.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.XQ        Tcko                  0.473   controller/pc<6>
                                                       controller/pc_6
    RAMB16_X0Y0.ADDRB11  net (fanout=2)        0.746   controller/pc<6>
    RAMB16_X0Y0.CLKB     Tbcka       (-Th)     0.131   ram/Mram_mem
                                                       ram/Mram_mem.B
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.342ns logic, 0.746ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point ram/Mram_mem.B (RAMB16_X0Y0.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/pc_7 (FF)
  Destination:          ram/Mram_mem.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.089ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.024 - 0.020)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/pc_7 to ram/Mram_mem.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y8.XQ        Tcko                  0.474   controller/pc<7>
                                                       controller/pc_7
    RAMB16_X0Y0.ADDRB12  net (fanout=2)        0.746   controller/pc<7>
    RAMB16_X0Y0.CLKB     Tbcka       (-Th)     0.131   ram/Mram_mem
                                                       ram/Mram_mem.B
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.343ns logic, 0.746ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point ram/Mram_mem.B (RAMB16_X0Y0.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/pc_4 (FF)
  Destination:          ram/Mram_mem.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.087ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.024 - 0.023)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/pc_4 to ram/Mram_mem.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.XQ        Tcko                  0.474   controller/pc<4>
                                                       controller/pc_4
    RAMB16_X0Y0.ADDRB9   net (fanout=2)        0.744   controller/pc<4>
    RAMB16_X0Y0.CLKB     Tbcka       (-Th)     0.131   ram/Mram_mem
                                                       ram/Mram_mem.B
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.343ns logic, 0.744ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: controller/pc<0>/SR
  Logical resource: controller/pc_0/SR
  Location pin: SLICE_X2Y4.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: controller/pc<0>/SR
  Logical resource: controller/pc_0/SR
  Location pin: SLICE_X2Y4.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: controller/pc<1>/SR
  Logical resource: controller/pc_1/SR
  Location pin: SLICE_X3Y5.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.971|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8428890 paths, 0 nets, and 3278 connections

Design statistics:
   Minimum period:  19.971ns{1}   (Maximum frequency:  50.073MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 13 15:59:01 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



