Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Mar 19 17:38:54 2016
| Host         : nsarras-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: U1/clk_5KHz_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/pb_debounced_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.710        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.710        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 U1/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 2.552ns (40.101%)  route 3.812ns (59.899%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.080    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U1/count1_reg[31]/Q
                         net (fo=3, routed)           0.987     6.585    U1/count1_reg_n_0_[31]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.709 r  U1/count1[0]_i_10/O
                         net (fo=1, routed)           0.402     7.111    U1/count1[0]_i_10_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  U1/count1[0]_i_5/O
                         net (fo=31, routed)          1.902     9.137    U1/count1[0]_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     9.261 r  U1/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.782    U1/count1[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.419 r  U1/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.419    U1/count1_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  U1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    U1/count1_reg[8]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  U1/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.653    U1/count1_reg[12]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  U1/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    U1/count1_reg[16]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  U1/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    U1/count1_reg[20]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.004 r  U1/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    U1/count1_reg[24]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  U1/count1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.121    U1/count1_reg[28]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.444 r  U1/count1_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.444    U1/count1_reg[31]_i_1_n_6
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601    14.787    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[30]/C
                         clock pessimism              0.293    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.109    15.153    U1/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 U1/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 2.468ns (39.300%)  route 3.812ns (60.700%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.080    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U1/count1_reg[31]/Q
                         net (fo=3, routed)           0.987     6.585    U1/count1_reg_n_0_[31]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.709 r  U1/count1[0]_i_10/O
                         net (fo=1, routed)           0.402     7.111    U1/count1[0]_i_10_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  U1/count1[0]_i_5/O
                         net (fo=31, routed)          1.902     9.137    U1/count1[0]_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     9.261 r  U1/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.782    U1/count1[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.419 r  U1/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.419    U1/count1_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  U1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    U1/count1_reg[8]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  U1/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.653    U1/count1_reg[12]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  U1/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    U1/count1_reg[16]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  U1/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    U1/count1_reg[20]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.004 r  U1/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    U1/count1_reg[24]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  U1/count1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.121    U1/count1_reg[28]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.360 r  U1/count1_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.360    U1/count1_reg[31]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601    14.787    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
                         clock pessimism              0.293    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.109    15.153    U1/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 U1/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.435ns (38.979%)  route 3.812ns (61.021%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.080    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U1/count1_reg[31]/Q
                         net (fo=3, routed)           0.987     6.585    U1/count1_reg_n_0_[31]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.709 r  U1/count1[0]_i_10/O
                         net (fo=1, routed)           0.402     7.111    U1/count1[0]_i_10_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  U1/count1[0]_i_5/O
                         net (fo=31, routed)          1.902     9.137    U1/count1[0]_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     9.261 r  U1/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.782    U1/count1[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.419 r  U1/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.419    U1/count1_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  U1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    U1/count1_reg[8]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  U1/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.653    U1/count1_reg[12]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  U1/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    U1/count1_reg[16]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  U1/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    U1/count1_reg[20]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.004 r  U1/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    U1/count1_reg[24]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.327 r  U1/count1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.327    U1/count1_reg[28]_i_1_n_6
    SLICE_X2Y86          FDRE                                         r  U1/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    U1/CLK
    SLICE_X2Y86          FDRE                                         r  U1/count1_reg[26]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.109    15.127    U1/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 U1/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 2.427ns (38.901%)  route 3.812ns (61.099%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.080    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U1/count1_reg[31]/Q
                         net (fo=3, routed)           0.987     6.585    U1/count1_reg_n_0_[31]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.709 r  U1/count1[0]_i_10/O
                         net (fo=1, routed)           0.402     7.111    U1/count1[0]_i_10_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  U1/count1[0]_i_5/O
                         net (fo=31, routed)          1.902     9.137    U1/count1[0]_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     9.261 r  U1/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.782    U1/count1[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.419 r  U1/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.419    U1/count1_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  U1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    U1/count1_reg[8]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  U1/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.653    U1/count1_reg[12]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  U1/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    U1/count1_reg[16]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  U1/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    U1/count1_reg[20]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.004 r  U1/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    U1/count1_reg[24]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.319 r  U1/count1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.319    U1/count1_reg[28]_i_1_n_4
    SLICE_X2Y86          FDRE                                         r  U1/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    U1/CLK
    SLICE_X2Y86          FDRE                                         r  U1/count1_reg[28]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.109    15.127    U1/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 U1/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 2.448ns (39.106%)  route 3.812ns (60.894%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.080    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U1/count1_reg[31]/Q
                         net (fo=3, routed)           0.987     6.585    U1/count1_reg_n_0_[31]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.709 r  U1/count1[0]_i_10/O
                         net (fo=1, routed)           0.402     7.111    U1/count1[0]_i_10_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  U1/count1[0]_i_5/O
                         net (fo=31, routed)          1.902     9.137    U1/count1[0]_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     9.261 r  U1/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.782    U1/count1[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.419 r  U1/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.419    U1/count1_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  U1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    U1/count1_reg[8]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  U1/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.653    U1/count1_reg[12]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  U1/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    U1/count1_reg[16]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  U1/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    U1/count1_reg[20]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.004 r  U1/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    U1/count1_reg[24]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.121 r  U1/count1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.121    U1/count1_reg[28]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.340 r  U1/count1_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.340    U1/count1_reg[31]_i_1_n_7
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601    14.787    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[29]/C
                         clock pessimism              0.293    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.109    15.153    U1/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 U1/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 2.351ns (38.147%)  route 3.812ns (61.853%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.080    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U1/count1_reg[31]/Q
                         net (fo=3, routed)           0.987     6.585    U1/count1_reg_n_0_[31]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.709 r  U1/count1[0]_i_10/O
                         net (fo=1, routed)           0.402     7.111    U1/count1[0]_i_10_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  U1/count1[0]_i_5/O
                         net (fo=31, routed)          1.902     9.137    U1/count1[0]_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     9.261 r  U1/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.782    U1/count1[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.419 r  U1/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.419    U1/count1_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  U1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    U1/count1_reg[8]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  U1/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.653    U1/count1_reg[12]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  U1/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    U1/count1_reg[16]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  U1/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    U1/count1_reg[20]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.004 r  U1/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    U1/count1_reg[24]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.243 r  U1/count1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.243    U1/count1_reg[28]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  U1/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    U1/CLK
    SLICE_X2Y86          FDRE                                         r  U1/count1_reg[27]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.109    15.127    U1/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 U1/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 2.331ns (37.946%)  route 3.812ns (62.054%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.080    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U1/count1_reg[31]/Q
                         net (fo=3, routed)           0.987     6.585    U1/count1_reg_n_0_[31]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.709 r  U1/count1[0]_i_10/O
                         net (fo=1, routed)           0.402     7.111    U1/count1[0]_i_10_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  U1/count1[0]_i_5/O
                         net (fo=31, routed)          1.902     9.137    U1/count1[0]_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     9.261 r  U1/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.782    U1/count1[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.419 r  U1/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.419    U1/count1_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  U1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    U1/count1_reg[8]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  U1/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.653    U1/count1_reg[12]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  U1/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    U1/count1_reg[16]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  U1/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    U1/count1_reg[20]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.004 r  U1/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.004    U1/count1_reg[24]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.223 r  U1/count1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.223    U1/count1_reg[28]_i_1_n_7
    SLICE_X2Y86          FDRE                                         r  U1/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    U1/CLK
    SLICE_X2Y86          FDRE                                         r  U1/count1_reg[25]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.109    15.127    U1/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 U1/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 2.318ns (37.814%)  route 3.812ns (62.186%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.080    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U1/count1_reg[31]/Q
                         net (fo=3, routed)           0.987     6.585    U1/count1_reg_n_0_[31]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.709 r  U1/count1[0]_i_10/O
                         net (fo=1, routed)           0.402     7.111    U1/count1[0]_i_10_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  U1/count1[0]_i_5/O
                         net (fo=31, routed)          1.902     9.137    U1/count1[0]_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     9.261 r  U1/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.782    U1/count1[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.419 r  U1/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.419    U1/count1_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  U1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    U1/count1_reg[8]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  U1/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.653    U1/count1_reg[12]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  U1/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    U1/count1_reg[16]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  U1/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    U1/count1_reg[20]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.210 r  U1/count1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.210    U1/count1_reg[24]_i_1_n_6
    SLICE_X2Y85          FDRE                                         r  U1/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    U1/CLK
    SLICE_X2Y85          FDRE                                         r  U1/count1_reg[22]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109    15.127    U1/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 U1/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.310ns (37.733%)  route 3.812ns (62.267%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.080    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U1/count1_reg[31]/Q
                         net (fo=3, routed)           0.987     6.585    U1/count1_reg_n_0_[31]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.709 r  U1/count1[0]_i_10/O
                         net (fo=1, routed)           0.402     7.111    U1/count1[0]_i_10_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  U1/count1[0]_i_5/O
                         net (fo=31, routed)          1.902     9.137    U1/count1[0]_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     9.261 r  U1/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.782    U1/count1[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.419 r  U1/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.419    U1/count1_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  U1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    U1/count1_reg[8]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  U1/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.653    U1/count1_reg[12]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  U1/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    U1/count1_reg[16]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  U1/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    U1/count1_reg[20]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.202 r  U1/count1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.202    U1/count1_reg[24]_i_1_n_4
    SLICE_X2Y85          FDRE                                         r  U1/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    U1/CLK
    SLICE_X2Y85          FDRE                                         r  U1/count1_reg[24]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109    15.127    U1/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 U1/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 2.234ns (36.950%)  route 3.812ns (63.050%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.080    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U1/count1_reg[31]/Q
                         net (fo=3, routed)           0.987     6.585    U1/count1_reg_n_0_[31]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.709 r  U1/count1[0]_i_10/O
                         net (fo=1, routed)           0.402     7.111    U1/count1[0]_i_10_n_0
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.235 r  U1/count1[0]_i_5/O
                         net (fo=31, routed)          1.902     9.137    U1/count1[0]_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     9.261 r  U1/count1[4]_i_6/O
                         net (fo=1, routed)           0.520     9.782    U1/count1[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.419 r  U1/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.419    U1/count1_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  U1/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    U1/count1_reg[8]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.653 r  U1/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.653    U1/count1_reg[12]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.770 r  U1/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.770    U1/count1_reg[16]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.887 r  U1/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.887    U1/count1_reg[20]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.126 r  U1/count1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.126    U1/count1_reg[24]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  U1/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    14.786    U1/CLK
    SLICE_X2Y85          FDRE                                         r  U1/count1_reg[23]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109    15.127    U1/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  4.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U1/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.434    U1/CLK
    SLICE_X3Y87          FDRE                                         r  U1/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  U1/clk_5KHz_reg/Q
                         net (fo=18, routed)          0.168     1.744    U1/shift_reg[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  U1/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.789    U1/clk_5KHz_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  U1/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     1.942    U1/CLK
    SLICE_X3Y87          FDRE                                         r  U1/clk_5KHz_reg/C
                         clock pessimism             -0.507     1.434    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091     1.525    U1/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U1/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.434    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.598 r  U1/count1_reg[31]/Q
                         net (fo=3, routed)           0.127     1.725    U1/count1_reg_n_0_[31]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  U1/count1_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    U1/count1_reg[31]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     1.942    U1/CLK
    SLICE_X2Y87          FDRE                                         r  U1/count1_reg[31]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.568    U1/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U1/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.430    U1/CLK
    SLICE_X3Y81          FDRE                                         r  U1/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.571 f  U1/count1_reg[0]/Q
                         net (fo=3, routed)           0.179     1.750    U1/count1_reg_n_0_[0]
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  U1/count1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    U1/count1[0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  U1/count1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     1.937    U1/CLK
    SLICE_X3Y81          FDRE                                         r  U1/count1_reg[0]/C
                         clock pessimism             -0.506     1.430    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.091     1.521    U1/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U1/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.431    U1/CLK
    SLICE_X2Y82          FDRE                                         r  U1/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.595 r  U1/count1_reg[12]/Q
                         net (fo=2, routed)           0.148     1.744    U1/count1_reg_n_0_[12]
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.789 r  U1/count1[12]_i_2/O
                         net (fo=1, routed)           0.000     1.789    U1/count1[12]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.853 r  U1/count1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    U1/count1_reg[12]_i_1_n_4
    SLICE_X2Y82          FDRE                                         r  U1/count1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     1.938    U1/CLK
    SLICE_X2Y82          FDRE                                         r  U1/count1_reg[12]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.565    U1/count1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U1/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.432    U1/CLK
    SLICE_X2Y83          FDRE                                         r  U1/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.596 r  U1/count1_reg[16]/Q
                         net (fo=2, routed)           0.149     1.746    U1/count1_reg_n_0_[16]
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  U1/count1[16]_i_2/O
                         net (fo=1, routed)           0.000     1.791    U1/count1[16]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.855 r  U1/count1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    U1/count1_reg[16]_i_1_n_4
    SLICE_X2Y83          FDRE                                         r  U1/count1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     1.939    U1/CLK
    SLICE_X2Y83          FDRE                                         r  U1/count1_reg[16]/C
                         clock pessimism             -0.506     1.432    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.566    U1/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U1/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.429    U1/CLK
    SLICE_X2Y80          FDRE                                         r  U1/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.593 r  U1/count1_reg[4]/Q
                         net (fo=2, routed)           0.149     1.743    U1/count1_reg_n_0_[4]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  U1/count1[4]_i_3/O
                         net (fo=1, routed)           0.000     1.788    U1/count1[4]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.852 r  U1/count1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    U1/count1_reg[4]_i_1_n_4
    SLICE_X2Y80          FDRE                                         r  U1/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.936    U1/CLK
    SLICE_X2Y80          FDRE                                         r  U1/count1_reg[4]/C
                         clock pessimism             -0.506     1.429    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.563    U1/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 U1/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.433    U1/CLK
    SLICE_X2Y84          FDRE                                         r  U1/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.597 r  U1/count1_reg[20]/Q
                         net (fo=3, routed)           0.161     1.759    U1/count1_reg_n_0_[20]
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  U1/count1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.804    U1/count1[20]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  U1/count1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    U1/count1_reg[20]_i_1_n_4
    SLICE_X2Y84          FDRE                                         r  U1/count1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     1.940    U1/CLK
    SLICE_X2Y84          FDRE                                         r  U1/count1_reg[20]/C
                         clock pessimism             -0.506     1.433    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.567    U1/count1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U1/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.430    U1/CLK
    SLICE_X2Y81          FDRE                                         r  U1/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.594 r  U1/count1_reg[5]/Q
                         net (fo=2, routed)           0.174     1.769    U1/count1_reg_n_0_[5]
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.814 r  U1/count1[8]_i_5/O
                         net (fo=1, routed)           0.000     1.814    U1/count1[5]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.884 r  U1/count1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    U1/count1_reg[8]_i_1_n_7
    SLICE_X2Y81          FDRE                                         r  U1/count1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     1.937    U1/CLK
    SLICE_X2Y81          FDRE                                         r  U1/count1_reg[5]/C
                         clock pessimism             -0.506     1.430    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.134     1.564    U1/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U1/count1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.433    U1/CLK
    SLICE_X2Y85          FDRE                                         r  U1/count1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.597 r  U1/count1_reg[21]/Q
                         net (fo=2, routed)           0.174     1.772    U1/count1_reg_n_0_[21]
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  U1/count1[24]_i_5/O
                         net (fo=1, routed)           0.000     1.817    U1/count1[21]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.887 r  U1/count1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    U1/count1_reg[24]_i_1_n_7
    SLICE_X2Y85          FDRE                                         r  U1/count1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     1.941    U1/CLK
    SLICE_X2Y85          FDRE                                         r  U1/count1_reg[21]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.567    U1/count1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U1/count1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.431    U1/CLK
    SLICE_X2Y82          FDRE                                         r  U1/count1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.595 r  U1/count1_reg[9]/Q
                         net (fo=2, routed)           0.174     1.770    U1/count1_reg_n_0_[9]
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  U1/count1[12]_i_5/O
                         net (fo=1, routed)           0.000     1.815    U1/count1[9]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.885 r  U1/count1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    U1/count1_reg[12]_i_1_n_7
    SLICE_X2Y82          FDRE                                         r  U1/count1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     1.938    U1/CLK
    SLICE_X2Y82          FDRE                                         r  U1/count1_reg[9]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.565    U1/count1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     U1/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     U1/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     U1/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     U1/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     U1/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     U1/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     U1/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     U1/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     U1/count1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U1/count1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U1/count1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U1/count1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U1/count1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     U1/count1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     U1/count1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     U1/count1_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     U1/count1_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     U1/count1_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     U1/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     U1/count1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     U1/count1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     U1/count1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     U1/count1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     U1/count1_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     U1/count1_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     U1/count1_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     U1/count1_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     U1/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     U1/clk_5KHz_reg/C



