#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec  6 15:22:10 2023
# Process ID: 18048
# Current directory: C:/Users/Yuqi/KOF-94/lab6_1/lab6_1.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: C:/Users/Yuqi/KOF-94/lab6_1/lab6_1.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: C:/Users/Yuqi/KOF-94/lab6_1/lab6_1.runs/impl_1\vivado.jou
# Running On: DESKTOP-D8Q9UV3, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 34088 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Yuqi/KOF-94/lab6_1/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/bg1_rom_1/bg1_rom.dcp' for cell 'color_instance/bg2/bg1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/bg2_rom/bg2_rom.dcp' for cell 'color_instance/bg3/bg2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/bg3_rom/bg3_rom.dcp' for cell 'color_instance/bg4/bg3_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/kyo_stand_rom/kyo_stand_rom.dcp' for cell 'color_instance/kt1/kyo_stand_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/kyo_forward_rom/kyo_forward_rom.dcp' for cell 'color_instance/kt2/kyo_forward_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/kyo_squat_rom/kyo_squat_rom.dcp' for cell 'color_instance/kt4/kyo_squat_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/kyo_punch_rom/kyo_punch_rom.dcp' for cell 'color_instance/kt5/kyo_punch_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/kyo_kick_rom/kyo_kick_rom.dcp' for cell 'color_instance/kt6/kyo_kick_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/kyo_head_rom/kyo_head_rom.dcp' for cell 'color_instance/kt7/kyo_head_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/scene1_rom/scene1_rom.dcp' for cell 'color_instance/scene1/scene1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/mai_stand_rom_1/mai_stand_rom.dcp' for cell 'color_instance/st/mai_stand_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/mai_forward_rom/mai_forward_rom.dcp' for cell 'color_instance/st1/mai_forward_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/mai_back_rom/mai_back_rom.dcp' for cell 'color_instance/st2/mai_back_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/mai_punch_rom/mai_punch_rom.dcp' for cell 'color_instance/st3/mai_punch_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/mai_squat_rom/mai_squat_rom.dcp' for cell 'color_instance/st4/mai_squat_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/mai_kick_rom/mai_kick_rom.dcp' for cell 'color_instance/st5/mai_kick_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/mai_head_rom/mai_head_rom.dcp' for cell 'color_instance/st6/mai_head_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 949.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2058 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[0]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[1]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[2]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[3]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[0]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[1]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[2]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[3]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[4]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[5]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[6]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[7]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[0]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[1]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[2]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[3]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[0]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[1]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[2]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[3]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[4]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[5]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[6]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[7]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkl'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_tx'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rx'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rts'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_cts'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo0'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo1'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo2'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo3'. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Yuqi/KOF-94/lab6_1/lab6_1_provided/mb_intro_top.xdc]
Parsing XDC File [C:/Users/Yuqi/KOF-94/lab6_1/lab6.2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/Yuqi/KOF-94/lab6_1/lab6.2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 148 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Yuqi/KOF-94/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1584.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

51 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1584.820 ; gain = 1144.879
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.516 . Memory (MB): peak = 1584.820 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12063e9e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1584.820 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mai/char1_kick_debounce_i_1__0 into driver instance mai/char1_kick_debounce_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mai/char1_punch_debounce_i_1__0 into driver instance mai/char1_punch_debounce_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mai/char2_kick_debounce_i_1__0 into driver instance mai/char2_kick_debounce_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mai/char2_punch_debounce_i_1__0 into driver instance mai/char2_punch_debounce_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter vga/bg1_rom_i_32 into driver instance vga/bg1_rom_i_39, which resulted in an inversion of 37 pins
INFO: [Opt 31-1287] Pulled Inverter vga/g0_b0_i_1367 into driver instance vga/vga_to_hdmi_i_2083, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter vga/g0_b0_i_1437 into driver instance vga/vga_to_hdmi_i_1268, which resulted in an inversion of 30 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_2330 into driver instance vga/g0_b0_i_1726, which resulted in an inversion of 58 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_3068 into driver instance vga/g0_b0_i_2052, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_3119 into driver instance vga/g0_b0_i_2048, which resulted in an inversion of 56 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_4759 into driver instance vga/vga_to_hdmi_i_3002, which resulted in an inversion of 53 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_4760 into driver instance vga/vga_to_hdmi_i_3001, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_4903 into driver instance vga/g0_b0_i_1727, which resulted in an inversion of 55 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_4943 into driver instance vga/g0_b0_i_2049, which resulted in an inversion of 55 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_758 into driver instance vga/vga_to_hdmi_i_1267, which resulted in an inversion of 24 pins
INFO: [Opt 31-138] Pushed 14 inverter(s) to 88 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c09b0efd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1887.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 101 cells and removed 240 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 1d5cb5f30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.666 . Memory (MB): peak = 1887.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 148 cells and removed 342 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1522fed58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.880 . Memory (MB): peak = 1887.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 276 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 96 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 2487ab098

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.995 . Memory (MB): peak = 1887.539 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2487ab098

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1887.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b37fff6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1887.539 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             101  |             240  |                                              4  |
|  Constant propagation         |             148  |             342  |                                              2  |
|  Sweep                        |               0  |             276  |                                              7  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1887.539 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b9a82479

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1887.539 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 82 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 164
Ending PowerOpt Patch Enables Task | Checksum: 1b9a82479

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 2155.168 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b9a82479

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2155.168 ; gain = 267.629

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b9a82479

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2155.168 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2155.168 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b9a82479

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2155.168 ; gain = 570.348
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yuqi/KOF-94/lab6_1/lab6_1.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Yuqi/KOF-94/lab6_1/lab6_1.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2155.168 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1802d9e5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2155.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b1a4a61a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.470 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20af8f5e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20af8f5e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2155.168 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20af8f5e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14ac943bc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 180f4b680

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e683c1fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19e7d17eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 37 LUTNM shape to break, 641 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 15, two critical 22, total 37, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 304 nets or LUTs. Breaked 37 LUTs, combined 267 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2155.168 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           37  |            267  |                   304  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            4  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           41  |            267  |                   308  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 183a7f01f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2155.168 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f8dddd7d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2155.168 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f8dddd7d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1990694bd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 101ae95e7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10d76e440

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 100f79e8e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ec289d55

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1efd30d56

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 188d9cbfd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 103ae2b34

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e0650b69

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2155.168 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e0650b69

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 148faf2ce

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.079 | TNS=-92.942 |
Phase 1 Physical Synthesis Initialization | Checksum: 126ad8626

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.469 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14ae2a16b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 2155.168 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 148faf2ce

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.081. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 134476e15

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2155.168 ; gain = 0.000

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2155.168 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 134476e15

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 134476e15

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 134476e15

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2155.168 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 134476e15

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2155.168 ; gain = 0.000

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2155.168 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13e83d25e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 2155.168 ; gain = 0.000
Ending Placer Task | Checksum: eb759919

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yuqi/KOF-94/lab6_1/lab6_1.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2155.168 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 2.00s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2155.168 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.081 | TNS=-70.259 |
Phase 1 Physical Synthesis Initialization | Checksum: 13f997ecd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.081 | TNS=-70.259 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 13f997ecd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.081 | TNS=-70.259 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net hp/char2_hp[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net hp/char2_hp[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.077 | TNS=-70.211 |
INFO: [Physopt 32-81] Processed net hp/char1_hp[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net hp/char1_hp[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.076 | TNS=-70.199 |
INFO: [Physopt 32-81] Processed net hp/char2_hp[3]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net hp/char2_hp[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.045 | TNS=-69.827 |
INFO: [Physopt 32-1134] Processed net hp/char2_hp[3]_repN_1. Created 1 instance.
INFO: [Physopt 32-735] Processed net hp/char2_hp[3]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.985 | TNS=-69.656 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net hp/char2_hp[3]_repN_1. Created 1 instance.
INFO: [Physopt 32-735] Processed net hp/char2_hp[3]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.959 | TNS=-69.255 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net hp/char2_hp[3]_repN_1. Created 1 instance.
INFO: [Physopt 32-735] Processed net hp/char2_hp[3]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.941 | TNS=-68.864 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net hp/char2_hp[3]_repN_1. Created 1 instance.
INFO: [Physopt 32-735] Processed net hp/char2_hp[3]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.879 | TNS=-68.295 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net hp/char2_hp[3]_repN_1. Created 1 instance.
INFO: [Physopt 32-735] Processed net hp/char2_hp[3]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.874 | TNS=-67.901 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hp/char2_hp[3]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_data[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_710_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g10_b1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/g0_b0_i_94_n_0.  Re-placed instance vga/g0_b0_i_94
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.842 | TNS=-67.517 |
INFO: [Physopt 32-81] Processed net hp/Q[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net hp/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.701 | TNS=-65.825 |
INFO: [Physopt 32-81] Processed net hp/char1_hp_reg[7]_0[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net hp/char1_hp_reg[7]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.661 | TNS=-65.345 |
INFO: [Physopt 32-663] Processed net hp/Q[2].  Re-placed instance hp/char2_hp_reg[7]
INFO: [Physopt 32-735] Processed net hp/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.646 | TNS=-65.165 |
INFO: [Physopt 32-81] Processed net hp/char1_hp[3]_repN. Replicated 3 times.
INFO: [Physopt 32-735] Processed net hp/char1_hp[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.640 | TNS=-65.093 |
INFO: [Physopt 32-663] Processed net hp/char1_hp_reg[7]_0[2].  Re-placed instance hp/char1_hp_reg[7]
INFO: [Physopt 32-735] Processed net hp/char1_hp_reg[7]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.634 | TNS=-64.993 |
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/g0_b0_i_44_n_0. Critical path length was reduced through logic transformation on cell vga/g0_b0_i_44_comp.
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_82_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.630 | TNS=-64.973 |
INFO: [Physopt 32-81] Processed net hp/Q[1]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net hp/Q[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.625 | TNS=-64.913 |
INFO: [Physopt 32-81] Processed net hp/char1_hp_reg[7]_0[1]_repN. Replicated 4 times.
INFO: [Physopt 32-735] Processed net hp/char1_hp_reg[7]_0[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.620 | TNS=-64.853 |
INFO: [Physopt 32-702] Processed net hp/char1_hp[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/g0_b0_i_217_n_0.  Re-placed instance vga/g0_b0_i_217
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_217_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.604 | TNS=-64.661 |
INFO: [Physopt 32-663] Processed net hp/char1_hp_reg[7]_0[1]_repN_1.  Re-placed instance hp/char1_hp_reg[1]_replica_1
INFO: [Physopt 32-735] Processed net hp/char1_hp_reg[7]_0[1]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.597 | TNS=-64.555 |
INFO: [Physopt 32-663] Processed net hp/stop1.  Re-placed instance hp/stop1_reg
INFO: [Physopt 32-735] Processed net hp/stop1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.595 | TNS=-64.553 |
INFO: [Physopt 32-710] Processed net vga/g0_b0_i_94_n_0. Critical path length was reduced through logic transformation on cell vga/g0_b0_i_94_comp.
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_220_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.549 | TNS=-63.733 |
INFO: [Physopt 32-81] Processed net hp/stop1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net hp/stop1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.516 | TNS=-63.547 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[36]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net vga/vga_to_hdmi_i_54_n_0. Created 1 instance.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.504 | TNS=-63.422 |
INFO: [Physopt 32-710] Processed net vga/g0_b0_i_44_n_0. Critical path length was reduced through logic transformation on cell vga/g0_b0_i_44_comp_1.
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_83_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.503 | TNS=-63.189 |
INFO: [Physopt 32-702] Processed net hp/stop1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_296_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-63.155 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/vga_to_hdmi_i_396_n_0.  Re-placed instance vga/vga_to_hdmi_i_396
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_396_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.399 | TNS=-62.677 |
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_633_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_1050_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_1677_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/vga_to_hdmi_i_1659_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_1659_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.383 | TNS=-62.010 |
INFO: [Physopt 32-663] Processed net vga/g0_b0_i_81_n_0.  Re-placed instance vga/g0_b0_i_81
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.357 | TNS=-61.898 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga/color_instance/sprite_data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.353 | TNS=-61.894 |
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_data[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_405_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_702_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g11_b5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/g0_b0_i_26_n_0.  Re-placed instance vga/g0_b0_i_26
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.347 | TNS=-61.822 |
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/g0_b0_i_26_n_0. Critical path length was reduced through logic transformation on cell vga/g0_b0_i_26_comp.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_67_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.295 | TNS=-61.127 |
INFO: [Physopt 32-81] Processed net vga/vga_to_hdmi_i_67_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_67_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.278 | TNS=-61.076 |
INFO: [Physopt 32-663] Processed net t/stop.  Re-placed instance t/stop_reg
INFO: [Physopt 32-735] Processed net t/stop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.255 | TNS=-60.993 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_1659_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/vga_to_hdmi_i_2314_n_0.  Re-placed instance vga/vga_to_hdmi_i_2314
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_2314_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.225 | TNS=-60.703 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_382_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.219 | TNS=-60.667 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_396_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.206 | TNS=-60.405 |
INFO: [Physopt 32-81] Processed net vga/vga_to_hdmi_i_2314_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_2314_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.196 | TNS=-59.982 |
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/g0_b0_i_35_n_0.  Re-placed instance vga/g0_b0_i_35
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.182 | TNS=-59.968 |
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hp/char1_hp_reg[7]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hp/g0_b0_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga/blue[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.170 | TNS=-59.956 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_396_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_626_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net vga/color_instance/sprite_addr[8]. Net driver vga/vga_to_hdmi_i_679 was replaced.
INFO: [Physopt 32-735] Processed net vga/color_instance/sprite_addr[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.151 | TNS=-59.781 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_382_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.143 | TNS=-59.733 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_382_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net vga/color_instance/sprite_addr[8]. Net driver vga/vga_to_hdmi_i_679 was replaced.
INFO: [Physopt 32-735] Processed net vga/color_instance/sprite_addr[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.122 | TNS=-59.586 |
INFO: [Physopt 32-81] Processed net vga/color_instance/sprite_addr[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/color_instance/sprite_addr[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.115 | TNS=-59.537 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga/color_instance/sprite_addr[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.105 | TNS=-59.395 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-242] Processed net vga/vga_to_hdmi_i_102_n_0. Rewired (signal push) vga/vga_to_hdmi_i_188_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_102_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.091 | TNS=-59.381 |
INFO: [Physopt 32-702] Processed net vga/blue[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hp/char1_hp[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_data[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_710_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g10_b1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.078 | TNS=-59.225 |
INFO: [Physopt 32-702] Processed net hp/char2_hp[3]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hp/char2_hp_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hp/vga_to_hdmi_i_376_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/blue[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.078 | TNS=-59.225 |
Phase 3 Critical Path Optimization | Checksum: cc660568

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.078 | TNS=-59.225 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hp/char2_hp[3]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_data[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_407_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.072 | TNS=-59.076 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net vga/vga_to_hdmi_i_16_n_0. Created 1 instance.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.066 | TNS=-58.927 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_390_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_671_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_632_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.054 | TNS=-58.903 |
INFO: [Physopt 32-663] Processed net hp/stop1_repN.  Re-placed instance hp/stop1_reg_replica
INFO: [Physopt 32-735] Processed net hp/stop1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.049 | TNS=-58.893 |
INFO: [Physopt 32-702] Processed net hp/stop1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_631_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.033 | TNS=-58.842 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_134_n_0. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_134_comp.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.027 | TNS=-58.858 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net vga/vga_to_hdmi_i_20_n_0. Created 1 instance.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.017 | TNS=-58.617 |
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_634_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_1054_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g27_b3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/g0_b0_i_51_n_0. Critical path length was reduced through logic transformation on cell vga/g0_b0_i_51_comp.
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.015 | TNS=-57.723 |
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/g0_b0_i_22_n_0.  Re-placed instance vga/g0_b0_i_22
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.996 | TNS=-57.424 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_633_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_1050_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_1677_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_1659_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/vga_to_hdmi_i_2313_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_2313_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.992 | TNS=-57.381 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_2313_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_2313_n_0. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_2313_comp.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_1188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.991 | TNS=-57.371 |
INFO: [Physopt 32-663] Processed net hp/char1_hp[3]_repN.  Re-placed instance hp/char1_hp_reg[3]_replica
INFO: [Physopt 32-735] Processed net hp/char1_hp[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.989 | TNS=-57.351 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_2314_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_2314_n_0. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_2314_comp.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_2937_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.956 | TNS=-56.870 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_381_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.947 | TNS=-56.631 |
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/g0_b0_i_22_n_0. Critical path length was reduced through logic transformation on cell vga/g0_b0_i_22_comp.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_67_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.933 | TNS=-56.593 |
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/g0_b0_i_35_n_0. Critical path length was reduced through logic transformation on cell vga/g0_b0_i_35_comp.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_67_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.926 | TNS=-56.445 |
INFO: [Physopt 32-663] Processed net hp/char1_hp[3]_repN.  Re-placed instance hp/char1_hp_reg[3]_replica
INFO: [Physopt 32-735] Processed net hp/char1_hp[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.925 | TNS=-56.443 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_1055_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g22_b4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/g0_b0_i_30_n_0.  Re-placed instance vga/g0_b0_i_30
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.891 | TNS=-56.144 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_381_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.865 | TNS=-55.843 |
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/g0_b0_i_30_n_0. Critical path length was reduced through logic transformation on cell vga/g0_b0_i_30_comp.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_67_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.846 | TNS=-55.645 |
INFO: [Physopt 32-601] Processed net vga/color_instance/sprite_addr[8]_repN. Net driver vga/vga_to_hdmi_i_679_replica was replaced.
INFO: [Physopt 32-735] Processed net vga/color_instance/sprite_addr[8]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.843 | TNS=-55.675 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_1187_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.813 | TNS=-55.406 |
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_2314_n_0. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_2314_comp_1.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_2936_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.785 | TNS=-55.198 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_382_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_396_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_626_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/color_instance/sprite_addr[8]. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_679_comp.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_1164_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.778 | TNS=-55.130 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_632_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga/color_instance/sprite_addr[8]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.740 | TNS=-54.861 |
INFO: [Physopt 32-81] Processed net vga/vga_to_hdmi_i_1187_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_1187_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.739 | TNS=-54.858 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_1187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_1187_n_0. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_1187_comp.
INFO: [Physopt 32-735] Processed net hp/char2_hp_reg[3]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.693 | TNS=-54.720 |
INFO: [Physopt 32-663] Processed net t/Q[1].  Re-placed instance t/seconds_reg[1]
INFO: [Physopt 32-735] Processed net t/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.687 | TNS=-54.712 |
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/g0_b0_i_94_n_0. Critical path length was reduced through logic transformation on cell vga/g0_b0_i_94_comp.
INFO: [Physopt 32-735] Processed net vga/g0_b0_i_217_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.687 | TNS=-54.256 |
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_1187_n_0. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_1187_comp_1.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_67_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.686 | TNS=-54.153 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_1164_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.644 | TNS=-54.067 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_1164_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hp/vga_to_hdmi_i_376_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/blue[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hp/char2_hp[3]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_382_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_396_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_626_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga/color_instance/sprite_addr[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.631 | TNS=-53.985 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_634_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_1054_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g27_b3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/color_instance/sprite_addr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/g0_b0_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hp/char2_hp_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hp/vga_to_hdmi_i_376_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/blue[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.631 | TNS=-53.985 |
Phase 4 Critical Path Optimization | Checksum: 150c0d93c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2155.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.631 | TNS=-53.985 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.450  |         16.274  |           30  |              0  |                    78  |           0  |           2  |  00:00:28  |
|  Total          |          1.450  |         16.274  |           30  |              0  |                    78  |           0  |           3  |  00:00:28  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2155.168 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 189aa17a9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
544 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2155.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yuqi/KOF-94/lab6_1/lab6_1.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: db2c170f ConstDB: 0 ShapeSum: 8e17ccb6 RouteDB: 0
Post Restoration Checksum: NetGraph: 99b7a83b NumContArr: f421aff0 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 18dd9582b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18dd9582b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.168 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18dd9582b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.168 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1804a0a7a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2175.254 ; gain = 20.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.370 | TNS=-50.477| WHS=-0.167 | THS=-59.335|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00677669 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13052
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13051
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2125a3d02

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2241.016 ; gain = 85.848

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2125a3d02

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2241.016 ; gain = 85.848
Phase 3 Initial Routing | Checksum: 252f65c5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2267.684 ; gain = 112.516

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1998
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.434 | TNS=-71.995| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21f7a72f3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2267.684 ; gain = 112.516

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 459
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.661 | TNS=-73.870| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 209b26f38

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2267.684 ; gain = 112.516
Phase 4 Rip-up And Reroute | Checksum: 209b26f38

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2267.684 ; gain = 112.516

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c3617561

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2267.684 ; gain = 112.516
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.434 | TNS=-71.995| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f503f6a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2267.684 ; gain = 112.516

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f503f6a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2267.684 ; gain = 112.516
Phase 5 Delay and Skew Optimization | Checksum: f503f6a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2267.684 ; gain = 112.516

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ec146a7d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2267.684 ; gain = 112.516
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.434 | TNS=-71.942| WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fa70d245

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2267.684 ; gain = 112.516
Phase 6 Post Hold Fix | Checksum: fa70d245

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2267.684 ; gain = 112.516

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.43817 %
  Global Horizontal Routing Utilization  = 7.19222 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: daaea49f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2267.684 ; gain = 112.516

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: daaea49f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2267.684 ; gain = 112.516

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 96a8d1b6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2267.684 ; gain = 112.516

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.434 | TNS=-71.942| WHS=0.024  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 96a8d1b6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2267.684 ; gain = 112.516
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2267.684 ; gain = 112.516

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
562 Infos, 101 Warnings, 87 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2267.684 ; gain = 112.516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.770 . Memory (MB): peak = 2267.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yuqi/KOF-94/lab6_1/lab6_1.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Yuqi/KOF-94/lab6_1/lab6_1.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Yuqi/KOF-94/lab6_1/lab6_1.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
574 Infos, 102 Warnings, 87 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 15:24:42 2023...
