{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598757628755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598757628760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 15:20:28 2020 " "Processing started: Sun Aug 30 15:20:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598757628760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757628760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757628760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598757630007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598757630007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "../../../../verilog_src/verilog/ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_count " "Found entity 1: zero_count" {  } { { "../../../../verilog_src/verilog/floating_point/fp_common/zero_count.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_to_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_to_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_to_memory " "Found entity 1: stream_to_memory" {  } { { "../../../../verilog_src/verilog/memory/stream_to_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_to_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_from_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_from_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_from_memory " "Found entity 1: stream_from_memory" {  } { { "../../../../verilog_src/verilog/memory/stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/burst_from_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/burst_from_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 burst_from_memory " "Found entity 1: burst_from_memory" {  } { { "../../../../verilog_src/verilog/memory/burst_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/burst_from_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/common/system_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/common/system_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_monitor " "Found entity 1: system_monitor" {  } { { "../../../../verilog_src/verilog/common/system_monitor.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/common/system_monitor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/qsys_block.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/qsys_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block " "Found entity 1: qsys_block" {  } { { "qsys_block/synthesis/qsys_block.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_block/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_irq_mapper " "Found entity 1: qsys_block_irq_mapper" {  } { { "qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0 " "Found entity 1: qsys_block_mm_interconnect_0" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_004" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_mux_002 " "Found entity 1: qsys_block_mm_interconnect_0_rsp_mux_002" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639356 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_block_mm_interconnect_0_rsp_mux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_block_mm_interconnect_0_rsp_mux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_demux_004 " "Found entity 1: qsys_block_mm_interconnect_0_rsp_demux_004" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_demux_001 " "Found entity 1: qsys_block_mm_interconnect_0_rsp_demux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_block_mm_interconnect_0_rsp_demux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_mux_004 " "Found entity 1: qsys_block_mm_interconnect_0_cmd_mux_004" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_mux_001 " "Found entity 1: qsys_block_mm_interconnect_0_cmd_mux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_block_mm_interconnect_0_cmd_mux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_demux_002 " "Found entity 1: qsys_block_mm_interconnect_0_cmd_demux_002" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_block_mm_interconnect_0_cmd_demux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_block_mm_interconnect_0_cmd_demux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639418 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639418 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639418 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639418 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "qsys_block/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "qsys_block/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_010_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_010_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639455 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_010 " "Found entity 2: qsys_block_mm_interconnect_0_router_010" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_007_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_007_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639461 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_007 " "Found entity 2: qsys_block_mm_interconnect_0_router_007" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_006_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_006_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639466 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_006 " "Found entity 2: qsys_block_mm_interconnect_0_router_006" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_002_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639472 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_002 " "Found entity 2: qsys_block_mm_interconnect_0_router_002" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639478 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_001 " "Found entity 2: qsys_block_mm_interconnect_0_router_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757639481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639484 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router " "Found entity 2: qsys_block_mm_interconnect_0_router" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys_block/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys_block/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_sdram_input_efifo_module " "Found entity 1: qsys_block_sdram_input_efifo_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639515 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_sdram " "Found entity 2: qsys_block_sdram" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_onchip_ram " "Found entity 1: qsys_block_onchip_ram" {  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e " "Found entity 1: qsys_block_nios2e" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_register_bank_a_module " "Found entity 1: qsys_block_nios2e_cpu_register_bank_a_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_nios2e_cpu_register_bank_b_module " "Found entity 2: qsys_block_nios2e_cpu_register_bank_b_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_block_nios2e_cpu_nios2_oci_debug " "Found entity 3: qsys_block_nios2e_cpu_nios2_oci_debug" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_block_nios2e_cpu_nios2_oci_break " "Found entity 4: qsys_block_nios2e_cpu_nios2_oci_break" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_block_nios2e_cpu_nios2_oci_xbrk " "Found entity 5: qsys_block_nios2e_cpu_nios2_oci_xbrk" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_block_nios2e_cpu_nios2_oci_dbrk " "Found entity 6: qsys_block_nios2e_cpu_nios2_oci_dbrk" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_block_nios2e_cpu_nios2_oci_itrace " "Found entity 7: qsys_block_nios2e_cpu_nios2_oci_itrace" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_block_nios2e_cpu_nios2_oci_td_mode " "Found entity 8: qsys_block_nios2e_cpu_nios2_oci_td_mode" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_block_nios2e_cpu_nios2_oci_dtrace " "Found entity 9: qsys_block_nios2e_cpu_nios2_oci_dtrace" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_block_nios2e_cpu_nios2_oci_fifo " "Found entity 13: qsys_block_nios2e_cpu_nios2_oci_fifo" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_block_nios2e_cpu_nios2_oci_pib " "Found entity 14: qsys_block_nios2e_cpu_nios2_oci_pib" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_block_nios2e_cpu_nios2_oci_im " "Found entity 15: qsys_block_nios2e_cpu_nios2_oci_im" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_block_nios2e_cpu_nios2_performance_monitors " "Found entity 16: qsys_block_nios2e_cpu_nios2_performance_monitors" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_block_nios2e_cpu_nios2_avalon_reg " "Found entity 17: qsys_block_nios2e_cpu_nios2_avalon_reg" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_block_nios2e_cpu_ociram_sp_ram_module " "Found entity 18: qsys_block_nios2e_cpu_ociram_sp_ram_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_block_nios2e_cpu_nios2_ocimem " "Found entity 19: qsys_block_nios2e_cpu_nios2_ocimem" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_block_nios2e_cpu_nios2_oci " "Found entity 20: qsys_block_nios2e_cpu_nios2_oci" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_block_nios2e_cpu " "Found entity 21: qsys_block_nios2e_cpu" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_debug_slave_sysclk " "Found entity 1: qsys_block_nios2e_cpu_debug_slave_sysclk" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_debug_slave_tck " "Found entity 1: qsys_block_nios2e_cpu_debug_slave_tck" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_debug_slave_wrapper " "Found entity 1: qsys_block_nios2e_cpu_debug_slave_wrapper" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_test_bench " "Found entity 1: qsys_block_nios2e_cpu_test_bench" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_led " "Found entity 1: qsys_block_led" {  } { { "qsys_block/synthesis/submodules/qsys_block_led.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_jtag_uart_sim_scfifo_w " "Found entity 1: qsys_block_jtag_uart_sim_scfifo_w" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639610 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_jtag_uart_scfifo_w " "Found entity 2: qsys_block_jtag_uart_scfifo_w" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639610 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_block_jtag_uart_sim_scfifo_r " "Found entity 3: qsys_block_jtag_uart_sim_scfifo_r" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639610 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_block_jtag_uart_scfifo_r " "Found entity 4: qsys_block_jtag_uart_scfifo_r" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639610 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_block_jtag_uart " "Found entity 5: qsys_block_jtag_uart" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/convolution_burst.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/convolution_burst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_burst " "Found entity 1: convolution_burst" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/convolution_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/convolution_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_csr " "Found entity 1: convolution_csr" {  } { { "qsys_block/synthesis/submodules/convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_csr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/pad_video.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/pad_video.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pad_video " "Found entity 1: pad_video" {  } { { "qsys_block/synthesis/submodules/pad_video.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/pad_video.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano " "Found entity 1: de0_nano" {  } { { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "PLL0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/PLL0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator.v 2 2 " "Found 2 design units, including 2 entities, in source file oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator_altint_osc_i57 " "Found entity 1: oscillator_altint_osc_i57" {  } { { "oscillator.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/oscillator.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639653 ""} { "Info" "ISGN_ENTITY_NAME" "2 oscillator " "Found entity 2: oscillator" {  } { { "oscillator.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/oscillator.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757639653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757639653 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(318) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(318): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598757639670 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(328) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(328): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598757639671 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(338) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(338): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598757639671 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(682) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(682): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598757639672 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "de0_nano.sv(24) " "Verilog HDL Instantiation warning at de0_nano.sv(24): instance has no name" {  } { { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1598757639706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano " "Elaborating entity \"de0_nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598757639928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:comb_3 " "Elaborating entity \"oscillator\" for hierarchy \"oscillator:comb_3\"" {  } { { "de0_nano.sv" "comb_3" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757639949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator_altint_osc_i57 oscillator:comb_3\|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component " "Elaborating entity \"oscillator_altint_osc_i57\" for hierarchy \"oscillator:comb_3\|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component\"" {  } { { "oscillator.v" "oscillator_altint_osc_i57_component" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/oscillator.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757639970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:pll0 " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:pll0\"" {  } { { "de0_nano.sv" "pll0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "PLL0.v" "altpll_component" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/PLL0.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "PLL0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/PLL0.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:pll0\|altpll:altpll_component " "Instantiated megafunction \"PLL0:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1667 " "Parameter \"clk1_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640110 ""}  } { { "PLL0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/PLL0.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757640110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0_altpll " "Found entity 1: PLL0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757640169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757640169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0_altpll PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated " "Elaborating entity \"PLL0_altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_monitor system_monitor:monitor0 " "Elaborating entity \"system_monitor\" for hierarchy \"system_monitor:monitor0\"" {  } { { "de0_nano.sv" "monitor0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block qsys_block:qsys " "Elaborating entity \"qsys_block\" for hierarchy \"qsys_block:qsys\"" {  } { { "de0_nano.sv" "qsys" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_burst qsys_block:qsys\|convolution_burst:convolution " "Elaborating entity \"convolution_burst\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\"" {  } { { "qsys_block/synthesis/qsys_block.v" "convolution" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_csr qsys_block:qsys\|convolution_burst:convolution\|convolution_csr:csr " "Elaborating entity \"convolution_csr\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_csr:csr\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "csr" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_from_memory qsys_block:qsys\|convolution_burst:convolution\|burst_from_memory:kernel_weights " "Elaborating entity \"burst_from_memory\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|burst_from_memory:kernel_weights\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "kernel_weights" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_from_memory qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1 " "Elaborating entity \"stream_from_memory\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "from_memory1" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\"" {  } { { "../../../../verilog_src/verilog/memory/stream_from_memory.sv" "src_rd_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\"" {  } { { "../../../../verilog_src/verilog/memory/stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757640575 ""}  } { { "../../../../verilog_src/verilog/memory/stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757640575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rnv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rnv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rnv " "Found entity 1: scfifo_rnv" {  } { { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/scfifo_rnv.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757640631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757640631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rnv qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated " "Elaborating entity \"scfifo_rnv\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_efv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_efv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_efv " "Found entity 1: a_dpfifo_efv" {  } { { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757640667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757640667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_efv qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo " "Elaborating entity \"a_dpfifo_efv\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\"" {  } { { "db/scfifo_rnv.tdf" "dpfifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/scfifo_rnv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_9tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757640733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757640733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\"" {  } { { "db/a_dpfifo_efv.tdf" "FIFOram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757640797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757640797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_efv.tdf" "almost_full_comparer" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_efv.tdf" "three_comparison" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_1ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757640873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757640873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_efv.tdf" "rd_ptr_msb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_ea7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757640937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757640937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_efv.tdf" "usedw_counter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757640944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757641004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757641004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_efv.tdf" "wr_ptr" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757641011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pad_video qsys_block:qsys\|convolution_burst:convolution\|pad_video:pad_video " "Elaborating entity \"pad_video\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|pad_video:pad_video\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "pad_video" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757641045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_calc qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution " "Elaborating entity \"convolution_calc\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "convolution" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757641070 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598757641610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598757641610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer_taps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer_taps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598757641610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mlt qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt " "Elaborating entity \"fp_mlt\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\"" {  } { { "../../../../verilog_src/verilog/ml_inference/convolution_calc.sv" "my\[0\].mx\[0\].mlt" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757641735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborating entity \"lpm_mult\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "multiply" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757641828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757641841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757641842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757641842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757641842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757641842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757641842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757641842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757641842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757641842 ""}  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757641842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aco " "Found entity 1: mult_aco" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/mult_aco.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757641903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757641903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_aco qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated " "Elaborating entity \"mult_aco\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757641906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree " "Elaborating entity \"fp_add_tree\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\"" {  } { { "../../../../verilog_src/verilog/ml_inference/convolution_calc.sv" "adder_tree" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera " "Elaborating entity \"fp_add\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_count qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc " "Elaborating entity \"zero_count\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add.sv" "zc" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add qsys_block:qsys\|convolution_burst:convolution\|fp_add:adder " "Elaborating entity \"fp_add\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|fp_add:adder\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_to_memory qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory " "Elaborating entity \"stream_to_memory\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "to_memory" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642526 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stream_to_memory.sv(68) " "Verilog HDL Case Statement information at stream_to_memory.sv(68): all case item expressions in this case statement are onehot" {  } { { "../../../../verilog_src/verilog/memory/stream_to_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_to_memory.sv" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598757642527 "|de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stream_to_memory.sv(86) " "Verilog HDL Case Statement information at stream_to_memory.sv(86): all case item expressions in this case statement are onehot" {  } { { "../../../../verilog_src/verilog/memory/stream_to_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_to_memory.sv" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598757642527 "|de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_jtag_uart qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart " "Elaborating entity \"qsys_block_jtag_uart\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\"" {  } { { "qsys_block/synthesis/qsys_block.v" "jtag_uart" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_jtag_uart_scfifo_w qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w " "Elaborating entity \"qsys_block_jtag_uart_scfifo_w\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "the_qsys_block_jtag_uart_scfifo_w" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "wfifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757642965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757642965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757642965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757642965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757642965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757642965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757642965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757642965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757642965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757642965 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757642965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757643021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757643021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757643026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757643053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757643053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757643059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757643092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757643092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757643101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757643155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757643155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757643166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757643228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757643228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757643237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757643298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757643298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757643307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_jtag_uart_scfifo_r qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r " "Elaborating entity \"qsys_block_jtag_uart_scfifo_r\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "the_qsys_block_jtag_uart_scfifo_r" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757643348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "qsys_block_jtag_uart_alt_jtag_atlantic" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757643703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757643725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757643725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757643725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757643725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757643725 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757643725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_led qsys_block:qsys\|qsys_block_led:led " "Elaborating entity \"qsys_block_led\" for hierarchy \"qsys_block:qsys\|qsys_block_led:led\"" {  } { { "qsys_block/synthesis/qsys_block.v" "led" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e qsys_block:qsys\|qsys_block_nios2e:nios2e " "Elaborating entity \"qsys_block_nios2e\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\"" {  } { { "qsys_block/synthesis/qsys_block.v" "nios2e" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu " "Elaborating entity \"qsys_block_nios2e_cpu\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e.v" "cpu" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_test_bench qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_test_bench:the_qsys_block_nios2e_cpu_test_bench " "Elaborating entity \"qsys_block_nios2e_cpu_test_bench\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_test_bench:the_qsys_block_nios2e_cpu_test_bench\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_test_bench" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_register_bank_a_module qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a " "Elaborating entity \"qsys_block_nios2e_cpu_register_bank_a_module\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_register_bank_a" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_altsyncram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757644742 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757644742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757644809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757644809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_register_bank_b_module qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b " "Elaborating entity \"qsys_block_nios2e_cpu_register_bank_b_module\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_register_bank_b" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_debug qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_debug\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_debug" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757644967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_altera_std_synchronizer" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645028 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757645028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_break qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_break\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_break" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_xbrk qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_xbrk:the_qsys_block_nios2e_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_xbrk:the_qsys_block_nios2e_cpu_nios2_oci_xbrk\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_xbrk" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_dbrk qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_dbrk" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_itrace qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_itrace:the_qsys_block_nios2e_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_itrace\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_itrace:the_qsys_block_nios2e_cpu_nios2_oci_itrace\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_itrace" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_dtrace qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_dtrace" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_td_mode qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace\|qsys_block_nios2e_cpu_nios2_oci_td_mode:qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace\|qsys_block_nios2e_cpu_nios2_oci_td_mode:qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_fifo qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_pib qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_pib:the_qsys_block_nios2e_cpu_nios2_oci_pib " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_pib\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_pib:the_qsys_block_nios2e_cpu_nios2_oci_pib\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_pib" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_im qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_im:the_qsys_block_nios2e_cpu_nios2_oci_im " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_im\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_im:the_qsys_block_nios2e_cpu_nios2_oci_im\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_im" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_avalon_reg qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_avalon_reg\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_avalon_reg" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_ocimem qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_ocimem\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_ocimem" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_ociram_sp_ram_module qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram " "Elaborating entity \"qsys_block_nios2e_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_ociram_sp_ram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_altsyncram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645465 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757645465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757645536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757645536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_debug_slave_wrapper qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_block_nios2e_cpu_debug_slave_wrapper\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_debug_slave_wrapper" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_debug_slave_tck qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck " "Elaborating entity \"qsys_block_nios2e_cpu_debug_slave_tck\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "the_qsys_block_nios2e_cpu_debug_slave_tck" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_debug_slave_sysclk qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_block_nios2e_cpu_debug_slave_sysclk\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "the_qsys_block_nios2e_cpu_debug_slave_sysclk" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "qsys_block_nios2e_cpu_debug_slave_phy" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645775 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757645775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_onchip_ram qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram " "Elaborating entity \"qsys_block_onchip_ram\" for hierarchy \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\"" {  } { { "qsys_block/synthesis/qsys_block.v" "onchip_ram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "the_altsyncram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_block_onchip_ram.hex " "Parameter \"init_file\" = \"qsys_block_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757645912 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757645912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lug1 " "Found entity 1: altsyncram_lug1" {  } { { "db/altsyncram_lug1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_lug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757645979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757645979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lug1 qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_lug1:auto_generated " "Elaborating entity \"altsyncram_lug1\" for hierarchy \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_lug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757645983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_sdram qsys_block:qsys\|qsys_block_sdram:sdram " "Elaborating entity \"qsys_block_sdram\" for hierarchy \"qsys_block:qsys\|qsys_block_sdram:sdram\"" {  } { { "qsys_block/synthesis/qsys_block.v" "sdram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_sdram_input_efifo_module qsys_block:qsys\|qsys_block_sdram:sdram\|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module " "Elaborating entity \"qsys_block_sdram_input_efifo_module\" for hierarchy \"qsys_block:qsys\|qsys_block_sdram:sdram\|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "the_qsys_block_sdram_input_efifo_module" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_block_mm_interconnect_0\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_block/synthesis/qsys_block.v" "mm_interconnect_0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_data_master_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_instruction_master_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_read_master_1_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_read_master_1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_read_master_1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_write_master_1_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_write_master_1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_write_master_1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_slave_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_slave_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_data_master_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757646990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_instruction_master_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_1_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_1_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_read_master_1_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_2_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_read_master_2_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_3_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_3_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_read_master_3_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_write_master_1_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_write_master_1_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_write_master_1_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router " "Elaborating entity \"qsys_block_mm_interconnect_0_router\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router\|qsys_block_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router\|qsys_block_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_001_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001\|qsys_block_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001\|qsys_block_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_002 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_002\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_002" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_002_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002\|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002\|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_006 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_006\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_006" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_006_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006\|qsys_block_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_006_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006\|qsys_block_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_007 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_007\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_007:router_007\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_007" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_007_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_007:router_007\|qsys_block_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_007_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_007:router_007\|qsys_block_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_010 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_010\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_010:router_010\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_010" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_010_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_010:router_010\|qsys_block_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_010_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_010:router_010\|qsys_block_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (3)" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598757647878 "|de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757647988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_demux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_demux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_demux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_demux_002 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_demux_002\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_mux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_mux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_mux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_mux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_mux_004 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_mux_004\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_demux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_demux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_demux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_demux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_demux_004 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_demux_004\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_mux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_mux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_mux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_mux_002 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_mux_002\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2e_data_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2e_data_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_data_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_to_nios2e_data_master_rsp_width_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648614 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598757648622 "|de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598757648623 "|de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598757648623 "|de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 4074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter_004 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 4190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_irq_mapper qsys_block:qsys\|qsys_block_irq_mapper:irq_mapper " "Elaborating entity \"qsys_block_irq_mapper\" for hierarchy \"qsys_block:qsys\|qsys_block_irq_mapper:irq_mapper\"" {  } { { "qsys_block/synthesis/qsys_block.v" "irq_mapper" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_block:qsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_block:qsys\|altera_reset_controller:rst_controller\"" {  } { { "qsys_block/synthesis/qsys_block.v" "rst_controller" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757648842 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598757650525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.30.15:20:54 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl " "2020.08.30.15:20:54 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757654535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757657376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757657505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757661617 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757661724 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757661833 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757661958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757661962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757661963 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598757662641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdeafd9f/alt_sld_fab.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757662881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757662881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757662972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757662972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757662986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757662986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757663052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757663052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757663142 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757663142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757663142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757663214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757663214 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1598757670103 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1598757670103 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[128\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[128\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 128 " "Parameter TAP_DISTANCE set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598757673092 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[64\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[64\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 63 " "Parameter TAP_DISTANCE set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598757673092 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[32\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[32\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 31 " "Parameter TAP_DISTANCE set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598757673092 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[3\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[3\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757673092 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598757673092 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1598757673092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757673252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757673252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 128 " "Parameter \"TAP_DISTANCE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757673252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757673252 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757673252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vqm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vqm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vqm " "Found entity 1: shift_taps_vqm" {  } { { "db/shift_taps_vqm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/shift_taps_vqm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757673311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757673311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kk81 " "Found entity 1: altsyncram_kk81" {  } { { "db/altsyncram_kk81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_kk81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757673380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757673380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hsf " "Found entity 1: cntr_hsf" {  } { { "db/cntr_hsf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_hsf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757673456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757673456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757673522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757673522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757673630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 63 " "Parameter \"TAP_DISTANCE\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757673630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757673630 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757673630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dpm " "Found entity 1: shift_taps_dpm" {  } { { "db/shift_taps_dpm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/shift_taps_dpm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757673691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757673691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eh81 " "Found entity 1: altsyncram_eh81" {  } { { "db/altsyncram_eh81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_eh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757673761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757673761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uqf " "Found entity 1: cntr_uqf" {  } { { "db/cntr_uqf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_uqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757673837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757673837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757673903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757673903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757674007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757674007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 31 " "Parameter \"TAP_DISTANCE\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757674007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757674007 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757674007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8pm " "Found entity 1: shift_taps_8pm" {  } { { "db/shift_taps_8pm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/shift_taps_8pm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757674069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757674069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kh81 " "Found entity 1: altsyncram_kh81" {  } { { "db/altsyncram_kh81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_kh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757674135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757674135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rf " "Found entity 1: cntr_1rf" {  } { { "db/cntr_1rf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_1rf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757674214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757674214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757674282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757674282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757674390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757674390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757674390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757674390 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757674390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9pm " "Found entity 1: shift_taps_9pm" {  } { { "db/shift_taps_9pm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/shift_taps_9pm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757674451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757674451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ah81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ah81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ah81 " "Found entity 1: altsyncram_ah81" {  } { { "db/altsyncram_ah81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_ah81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757674528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757674528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nqf " "Found entity 1: cntr_nqf" {  } { { "db/cntr_nqf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_nqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757674611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757674611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757674680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757674680 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598757675349 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 356 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 352 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2878 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 3896 -1 0 } } { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 398 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 3500 -1 0 } } { "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2099 -1 0 } } { "qsys_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1598757675608 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1598757675608 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598757678814 "|de0_nano|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598757678814 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757679200 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "510 " "510 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598757682685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/output_files/de0_nano.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/output_files/de0_nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757683570 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598757686810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757686810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8252 " "Implemented 8252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598757687466 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598757687466 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1598757687466 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7836 " "Implemented 7836 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598757687466 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1598757687466 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1598757687466 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1598757687466 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598757687466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598757687604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 15:21:27 2020 " "Processing ended: Sun Aug 30 15:21:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598757687604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598757687604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598757687604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757687604 ""}
