// Seed: 3252817897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output wor   id_0,
    output logic id_1,
    output logic id_2,
    input  logic id_3,
    inout  wor   id_4
);
  wire id_6 = 1;
  tri1 id_7;
  reg id_8 = 1, id_9, id_10, id_11;
  wire id_12;
  assign id_2 = id_3;
  always_ff @(*) $display(1 - 1'b0);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_6,
      id_7,
      id_12,
      id_6,
      id_12,
      id_7
  );
  wire id_13;
  wire id_14;
  always @(id_6 or negedge id_6) if (1) id_1 <= id_10;
  wire id_15;
  always
  fork
    id_2 <= #1 1;
    id_16 : $display();
  join
endmodule
