# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" \
"../../../../LAB5_2019.srcs/sources_1/ip/rd_fifo/sim/rd_fifo.v" \
"../../../../LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" \
"../../../../LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" \
"../../../../LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" \
"../../../../LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" \
"../../../../LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" \
"../../../../LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" \
"../../../../../../rtl/adder_tree.v" \
"../../../../../../rtl/adder_tree3.v" \
"../../../../LAB5_2019.srcs/sources_1/new/control_unit.v" \
"../../../../../../rtl/fc.v" \
"../../../../../../rtl/fc_2.v" \
"../../../../../../rtl/fc_3.v" \
"../../../../LAB5_2019.srcs/sources_1/new/fc_system_top.v" \
"../../../../../../rtl/multi_array.v" \
"../../../../../../rtl/top.v" \
"../../../../LAB5_2019.srcs/sim_1/new/fifo_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
