// Seed: 3797026611
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input wire id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    output wire id_12,
    output uwire id_13,
    input wor id_14
);
  assign id_12 = id_5;
endmodule
module module_1 (
    input tri id_0
    , id_9,
    input wand id_1,
    output wor id_2
    , id_10,
    input supply0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wire id_6,
    input wand id_7
);
  wire id_11 = id_3;
  assign id_4 = id_6 ? 1 == $display(1'd0) ** (1) < 1 : id_10;
  wire id_12;
  wire id_13;
  module_0(
      id_11, id_11, id_7, id_6, id_11, id_9, id_6, id_10, id_10, id_7, id_1, id_0, id_5, id_4, id_7
  );
  assign id_2 = 1;
  wire id_14;
  nor (id_4, id_3, id_13, id_0, id_9, id_10, id_12, id_1, id_11, id_6);
endmodule
