// Seed: 1708866529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_0
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    output wand  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    output tri0  id_6,
    input  wor   id_7,
    input  tri   id_8,
    output logic id_9,
    output logic id_10
);
  wire id_12;
  always @(id_5 - id_4 or id_4 or -1 or -1 or posedge -1) while (-1) id_9 <= id_8;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign id_9 = 1;
  always @(posedge "" or posedge id_1) begin : LABEL_0
    id_10 <= id_4;
  end
  tri0 id_13 = 1'b0;
endmodule
