// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Wed Dec 20 02:45:24 2023
// Host        : Guardian running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ sys_top_v2nfc_0_0_sim_netlist.v
// Design      : sys_top_v2nfc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu17eg-ffvc1760-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NFC_Toggle_Top_DDR100
   (oWriteReady,
    oReadData,
    oReadValid,
    oReadLast,
    oCMDReady,
    O_NAND_WE,
    O_NAND_RE_P,
    O_NAND_RE_N,
    O_NAND_ALE,
    O_NAND_CLE,
    O_NAND_WP,
    O_NAND_CE,
    oReadyBusy,
    IO_NAND_DQS_P,
    IO_NAND_DQS_N,
    IO_NAND_DQ,
    iSystemClock,
    iReset,
    iLength,
    iSourceID,
    iOpcode,
    iTargetID,
    iCMDValid,
    iReadReady,
    iWriteValid,
    iWriteData,
    iAddress,
    iDelayRefClock,
    iDQSIDelayTapLoad,
    iDQSIDelayTap,
    iOutputStrobeClock,
    iOutputDrivingClock,
    I_NAND_RB,
    iWriteLast);
  output oWriteReady;
  output [31:0]oReadData;
  output oReadValid;
  output oReadLast;
  output oCMDReady;
  output O_NAND_WE;
  output O_NAND_RE_P;
  output O_NAND_RE_N;
  output O_NAND_ALE;
  output O_NAND_CLE;
  output O_NAND_WP;
  output [7:0]O_NAND_CE;
  output [7:0]oReadyBusy;
  inout IO_NAND_DQS_P;
  inout IO_NAND_DQS_N;
  inout [7:0]IO_NAND_DQ;
  input iSystemClock;
  input iReset;
  input [15:0]iLength;
  input [4:0]iSourceID;
  input [5:0]iOpcode;
  input [4:0]iTargetID;
  input iCMDValid;
  input iReadReady;
  input iWriteValid;
  input [31:0]iWriteData;
  input [23:0]iAddress;
  input iDelayRefClock;
  input [1:0]iDQSIDelayTapLoad;
  input [8:0]iDQSIDelayTap;
  input iOutputStrobeClock;
  input iOutputDrivingClock;
  input [7:0]I_NAND_RB;
  input iWriteLast;

  wire CABuffer_i_55_n_0;
  wire \FSM_onehot_rCurState[12]_i_6_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_5_n_0 ;
  wire \FSM_onehot_rCurState[2]_i_2__1_n_0 ;
  wire \FSM_onehot_rCurState[2]_i_3_n_0 ;
  wire \FSM_onehot_rCurState[7]_i_3__0_n_0 ;
  wire [7:0]IO_NAND_DQ;
  wire IO_NAND_DQS_N;
  wire IO_NAND_DQS_P;
  wire [7:0]I_NAND_RB;
  wire Inst_NPCG_Toggle_Top_n_113;
  wire Inst_NPCG_Toggle_Top_n_114;
  wire Inst_NPCG_Toggle_Top_n_115;
  wire Inst_NPCG_Toggle_Top_n_116;
  wire Inst_NPCG_Toggle_Top_n_117;
  wire Inst_NPCG_Toggle_Top_n_118;
  wire Inst_NPCG_Toggle_Top_n_122;
  wire Inst_NPCG_Toggle_Top_n_123;
  wire Inst_NPCG_Toggle_Top_n_124;
  wire Inst_NPCG_Toggle_Top_n_125;
  wire Inst_NPCG_Toggle_Top_n_126;
  wire Inst_NPCG_Toggle_Top_n_127;
  wire Inst_NPCG_Toggle_Top_n_128;
  wire Inst_NPCG_Toggle_Top_n_129;
  wire Inst_NPCG_Toggle_Top_n_13;
  wire Inst_NPCG_Toggle_Top_n_130;
  wire Inst_NPCG_Toggle_Top_n_131;
  wire Inst_NPCG_Toggle_Top_n_132;
  wire Inst_NPCG_Toggle_Top_n_133;
  wire Inst_NPCG_Toggle_Top_n_134;
  wire Inst_NPCG_Toggle_Top_n_135;
  wire Inst_NPCG_Toggle_Top_n_136;
  wire Inst_NPCG_Toggle_Top_n_137;
  wire Inst_NPCG_Toggle_Top_n_138;
  wire Inst_NPCG_Toggle_Top_n_139;
  wire Inst_NPCG_Toggle_Top_n_140;
  wire Inst_NPCG_Toggle_Top_n_141;
  wire Inst_NPCG_Toggle_Top_n_142;
  wire Inst_NPCG_Toggle_Top_n_143;
  wire Inst_NPCG_Toggle_Top_n_144;
  wire Inst_NPCG_Toggle_Top_n_145;
  wire Inst_NPCG_Toggle_Top_n_146;
  wire Inst_NPCG_Toggle_Top_n_147;
  wire Inst_NPCG_Toggle_Top_n_148;
  wire Inst_NPCG_Toggle_Top_n_149;
  wire Inst_NPCG_Toggle_Top_n_15;
  wire Inst_NPCG_Toggle_Top_n_150;
  wire Inst_NPCG_Toggle_Top_n_151;
  wire Inst_NPCG_Toggle_Top_n_152;
  wire Inst_NPCG_Toggle_Top_n_153;
  wire Inst_NPCG_Toggle_Top_n_154;
  wire Inst_NPCG_Toggle_Top_n_155;
  wire Inst_NPCG_Toggle_Top_n_156;
  wire Inst_NPCG_Toggle_Top_n_157;
  wire Inst_NPCG_Toggle_Top_n_158;
  wire Inst_NPCG_Toggle_Top_n_159;
  wire Inst_NPCG_Toggle_Top_n_160;
  wire Inst_NPCG_Toggle_Top_n_161;
  wire Inst_NPCG_Toggle_Top_n_163;
  wire Inst_NPCG_Toggle_Top_n_164;
  wire Inst_NPCG_Toggle_Top_n_18;
  wire Inst_NPCG_Toggle_Top_n_21;
  wire Inst_NPCG_Toggle_Top_n_22;
  wire Inst_NPCG_Toggle_Top_n_23;
  wire Inst_NPCG_Toggle_Top_n_24;
  wire Inst_NPCG_Toggle_Top_n_25;
  wire Inst_NPCG_Toggle_Top_n_26;
  wire Inst_NPCG_Toggle_Top_n_36;
  wire Inst_NPCG_Toggle_Top_n_43;
  wire Inst_NPCG_Toggle_Top_n_45;
  wire Inst_NPCG_Toggle_Top_n_47;
  wire Inst_NPCG_Toggle_Top_n_49;
  wire Inst_NPCG_Toggle_Top_n_54;
  wire Inst_NPCG_Toggle_Top_n_58;
  wire Inst_NPCG_Toggle_Top_n_60;
  wire Inst_NPCG_Toggle_Top_n_62;
  wire Inst_NPCG_Toggle_Top_n_63;
  wire Inst_NPCG_Toggle_Top_n_66;
  wire Inst_NPCG_Toggle_Top_n_70;
  wire Inst_NPCG_Toggle_Top_n_71;
  wire Inst_NPCG_Toggle_Top_n_72;
  wire Inst_NPCG_Toggle_Top_n_73;
  wire Inst_NPCG_Toggle_Top_n_74;
  wire Inst_NPCG_Toggle_Top_n_75;
  wire Inst_NPCG_Toggle_Top_n_76;
  wire Inst_NPCG_Toggle_Top_n_77;
  wire Inst_NPCG_Toggle_Top_n_79;
  wire Inst_NPCG_Toggle_Top_n_80;
  wire Inst_NPCG_Toggle_Top_n_82;
  wire Inst_NPCG_Toggle_Top_n_83;
  wire Inst_NPCG_Toggle_Top_n_84;
  wire Inst_NPCG_Toggle_Top_n_85;
  wire [1:1]\Inst_NPM_Toggle_CAL/rLCH_cur_state ;
  wire [3:2]\Inst_NPM_Toggle_CAL/rLCH_nxt_state__0 ;
  wire [15:8]\Inst_NPM_Toggle_CAL/rPO_ChipEnable ;
  wire [1:1]\Inst_NPM_Toggle_DI/rDQI_cur_state ;
  wire [1:1]\Inst_NPM_Toggle_DI/rREC_cur_state ;
  wire \Inst_NPM_Toggle_DI/wDQOLoopDone__0__0 ;
  wire \Inst_NPM_Toggle_DO/wLoopDone__0 ;
  wire \Inst_NPM_Toggle_PHY_B_Reset/rReady ;
  wire [7:6]\Inst_NPM_Toggle_PHY_B_Reset/rTimer ;
  wire \Inst_NPM_Toggle_PIR/rReady ;
  wire \Inst_NPM_Toggle_TIMER/rReady ;
  wire Inst_NPM_Toggle_Top_n_100;
  wire Inst_NPM_Toggle_Top_n_101;
  wire Inst_NPM_Toggle_Top_n_102;
  wire Inst_NPM_Toggle_Top_n_103;
  wire Inst_NPM_Toggle_Top_n_104;
  wire Inst_NPM_Toggle_Top_n_105;
  wire Inst_NPM_Toggle_Top_n_106;
  wire Inst_NPM_Toggle_Top_n_107;
  wire Inst_NPM_Toggle_Top_n_108;
  wire Inst_NPM_Toggle_Top_n_109;
  wire Inst_NPM_Toggle_Top_n_110;
  wire Inst_NPM_Toggle_Top_n_111;
  wire Inst_NPM_Toggle_Top_n_115;
  wire Inst_NPM_Toggle_Top_n_116;
  wire Inst_NPM_Toggle_Top_n_117;
  wire Inst_NPM_Toggle_Top_n_120;
  wire Inst_NPM_Toggle_Top_n_126;
  wire Inst_NPM_Toggle_Top_n_127;
  wire Inst_NPM_Toggle_Top_n_128;
  wire Inst_NPM_Toggle_Top_n_129;
  wire Inst_NPM_Toggle_Top_n_130;
  wire Inst_NPM_Toggle_Top_n_131;
  wire Inst_NPM_Toggle_Top_n_132;
  wire Inst_NPM_Toggle_Top_n_133;
  wire Inst_NPM_Toggle_Top_n_135;
  wire Inst_NPM_Toggle_Top_n_138;
  wire Inst_NPM_Toggle_Top_n_139;
  wire Inst_NPM_Toggle_Top_n_140;
  wire Inst_NPM_Toggle_Top_n_141;
  wire Inst_NPM_Toggle_Top_n_143;
  wire Inst_NPM_Toggle_Top_n_149;
  wire Inst_NPM_Toggle_Top_n_150;
  wire Inst_NPM_Toggle_Top_n_151;
  wire Inst_NPM_Toggle_Top_n_45;
  wire Inst_NPM_Toggle_Top_n_46;
  wire Inst_NPM_Toggle_Top_n_47;
  wire Inst_NPM_Toggle_Top_n_48;
  wire Inst_NPM_Toggle_Top_n_51;
  wire Inst_NPM_Toggle_Top_n_52;
  wire Inst_NPM_Toggle_Top_n_53;
  wire Inst_NPM_Toggle_Top_n_54;
  wire Inst_NPM_Toggle_Top_n_55;
  wire Inst_NPM_Toggle_Top_n_56;
  wire Inst_NPM_Toggle_Top_n_57;
  wire Inst_NPM_Toggle_Top_n_58;
  wire Inst_NPM_Toggle_Top_n_59;
  wire Inst_NPM_Toggle_Top_n_60;
  wire Inst_NPM_Toggle_Top_n_61;
  wire Inst_NPM_Toggle_Top_n_62;
  wire Inst_NPM_Toggle_Top_n_63;
  wire Inst_NPM_Toggle_Top_n_65;
  wire Inst_NPM_Toggle_Top_n_66;
  wire Inst_NPM_Toggle_Top_n_67;
  wire Inst_NPM_Toggle_Top_n_68;
  wire Inst_NPM_Toggle_Top_n_72;
  wire Inst_NPM_Toggle_Top_n_73;
  wire Inst_NPM_Toggle_Top_n_76;
  wire Inst_NPM_Toggle_Top_n_77;
  wire Inst_NPM_Toggle_Top_n_78;
  wire Inst_NPM_Toggle_Top_n_79;
  wire Inst_NPM_Toggle_Top_n_80;
  wire Inst_NPM_Toggle_Top_n_81;
  wire Inst_NPM_Toggle_Top_n_82;
  wire Inst_NPM_Toggle_Top_n_83;
  wire Inst_NPM_Toggle_Top_n_84;
  wire Inst_NPM_Toggle_Top_n_85;
  wire Inst_NPM_Toggle_Top_n_86;
  wire Inst_NPM_Toggle_Top_n_87;
  wire Inst_NPM_Toggle_Top_n_88;
  wire Inst_NPM_Toggle_Top_n_89;
  wire Inst_NPM_Toggle_Top_n_90;
  wire Inst_NPM_Toggle_Top_n_91;
  wire Inst_NPM_Toggle_Top_n_92;
  wire Inst_NPM_Toggle_Top_n_93;
  wire Inst_NPM_Toggle_Top_n_94;
  wire Inst_NPM_Toggle_Top_n_95;
  wire Inst_NPM_Toggle_Top_n_96;
  wire Inst_NPM_Toggle_Top_n_97;
  wire Inst_NPM_Toggle_Top_n_98;
  wire Inst_NPM_Toggle_Top_n_99;
  wire \Inst_NPhy_Toggle_Physical_Input/p_11_out ;
  wire \Inst_NPhy_Toggle_Physical_Input/p_13_out ;
  wire \Inst_NPhy_Toggle_Physical_Input/p_15_out ;
  wire [7:0]\Inst_NPhy_Toggle_Physical_Input/p_1_in ;
  wire \Inst_NPhy_Toggle_Physical_Input/p_1_out ;
  wire [7:0]\Inst_NPhy_Toggle_Physical_Input/p_3_in ;
  wire \Inst_NPhy_Toggle_Physical_Input/p_3_out ;
  wire [7:0]\Inst_NPhy_Toggle_Physical_Input/p_5_in ;
  wire \Inst_NPhy_Toggle_Physical_Input/p_5_out ;
  wire \Inst_NPhy_Toggle_Physical_Input/p_7_out ;
  wire [15:0]\Inst_NPhy_Toggle_Physical_Input/p_9_in ;
  wire \Inst_NPhy_Toggle_Physical_Input/p_9_out ;
  wire Inst_NPhy_Toggle_Top_n_45;
  wire Inst_NPhy_Toggle_Top_n_46;
  wire Inst_NPhy_Toggle_Top_n_47;
  wire Inst_NPhy_Toggle_Top_n_48;
  wire Inst_NPhy_Toggle_Top_n_49;
  wire Inst_NPhy_Toggle_Top_n_50;
  wire Inst_NPhy_Toggle_Top_n_51;
  wire Inst_NPhy_Toggle_Top_n_52;
  wire Inst_NPhy_Toggle_Top_n_61;
  wire Inst_NPhy_Toggle_Top_n_62;
  wire Inst_NPhy_Toggle_Top_n_63;
  wire Inst_NPhy_Toggle_Top_n_64;
  wire Inst_NPhy_Toggle_Top_n_65;
  wire Inst_NPhy_Toggle_Top_n_66;
  wire Inst_NPhy_Toggle_Top_n_67;
  wire Inst_NPhy_Toggle_Top_n_68;
  wire Inst_NPhy_Toggle_Top_n_69;
  wire Inst_NPhy_Toggle_Top_n_70;
  wire Inst_NPhy_Toggle_Top_n_71;
  wire Inst_NPhy_Toggle_Top_n_72;
  wire Inst_NPhy_Toggle_Top_n_73;
  wire Inst_NPhy_Toggle_Top_n_74;
  wire Inst_NPhy_Toggle_Top_n_75;
  wire Inst_NPhy_Toggle_Top_n_76;
  wire Inst_NPhy_Toggle_Top_n_77;
  wire Inst_NPhy_Toggle_Top_n_78;
  wire Inst_NPhy_Toggle_Top_n_79;
  wire Inst_NPhy_Toggle_Top_n_80;
  wire Inst_NPhy_Toggle_Top_n_81;
  wire Inst_NPhy_Toggle_Top_n_82;
  wire Inst_NPhy_Toggle_Top_n_83;
  wire Inst_NPhy_Toggle_Top_n_84;
  wire O_NAND_ALE;
  wire [7:0]O_NAND_CE;
  wire O_NAND_CLE;
  wire O_NAND_RE_N;
  wire O_NAND_RE_P;
  wire O_NAND_WE;
  wire O_NAND_WP;
  wire \bCMD_BNC_P_program/in7 ;
  wire \bCMD_BNC_P_program/p_0_in2_in ;
  wire \bCMD_BNC_P_read_AW30h/rUsePresetC ;
  wire \bCMD_BNC_single_cmd/p_1_in ;
  wire \bCMD_MNC_N_init/wCALStart ;
  wire [2:2]\bCMD_MNC_getFT/r_gFT_cur_state ;
  wire \bCMD_MNC_readST/p_0_in1_in ;
  wire \bCMD_MNC_readST/p_0_in2_in ;
  wire \bCMD_MNC_readST/p_0_in3_in ;
  wire [10:10]\bCMD_MNC_readST/r_rST_cur_state ;
  wire \bCMD_MNC_readST/wPBRReady ;
  wire [2:2]\bCMD_SCC_N_poe/rNextState ;
  wire \bCMD_SCC_N_poe/wModuleTriggered1 ;
  wire [2:2]\bCMD_SCC_PI_reset/rNextState ;
  wire [3:2]\blocking_CMD_manager/rMNG_cur_state ;
  wire [23:0]iAddress;
  wire iCMDValid;
  wire [8:0]iDQSIDelayTap;
  wire [1:0]iDQSIDelayTapLoad;
  wire iDelayRefClock;
  wire [15:0]iLength;
  wire [5:0]iOpcode;
  wire iOutputDrivingClock;
  wire iOutputStrobeClock;
  wire iReadReady;
  wire iReset;
  wire [4:0]iSourceID;
  wire iSystemClock;
  wire [4:0]iTargetID;
  wire [31:0]iWriteData;
  wire iWriteLast;
  wire iWriteValid;
  wire oCMDReady;
  wire oCMDReady_INST_0_i_17_n_0;
  wire oCMDReady_INST_0_i_18_n_0;
  wire [31:0]oReadData;
  wire oReadLast;
  wire oReadValid;
  wire [7:0]oReadyBusy;
  wire oWriteReady;
  wire \rCAData[7]_i_13_n_0 ;
  wire rNANDPOE;
  wire rPM_ONOFF;
  wire \rReadStatusOption[1]_i_4_n_0 ;
  wire \r_N_i_cur_state[3]_i_3_n_0 ;
  wire \r_gFT_cur_state[8]_i_2_n_0 ;
  wire \r_gFT_cur_state[8]_i_3_n_0 ;
  wire \r_pTF_cur_state[2]_i_4_n_0 ;
  wire \r_rST_cur_state[10]_i_5_n_0 ;
  wire \r_rST_cur_state[11]_i_5_n_0 ;
  wire \r_rST_cur_state[11]_i_6_n_0 ;
  wire \r_rST_cur_state[11]_i_8_n_0 ;
  wire [3:3]wBNC_B_erase_PM_NumOfData;
  wire [3:3]wBNC_B_erase_PM_PCommand;
  wire [3:3]wBNC_P_read_AW30h_PM_PCommand;
  wire [6:1]wBNC_P_read_DT00h_PM_PCommand;
  wire [2:2]wBNC_P_read_DT00h_PM_PCommandOption;
  wire [1:1]wBNC_single_cmd_PM_NumOfData;
  wire wDQOutEnable_PM_PHY;
  wire wDQSOutEnable_PM_PHY;
  wire [3:3]wMNC_N_init_PM_PCommand;
  wire [3:0]wMNC_getFT_PM_PCommand;
  wire [6:1]wMNC_readID_PM_PCommand;
  wire [2:2]wMNC_readID_PM_PCommandOption;
  wire [3:0]wMNC_setFT_PM_PCommand;
  wire wPBR_Start0__0;
  wire wPI_BUFF_Empty_PM_PHY;
  wire wPI_BUFF_RE_PM_PHY;
  wire wPI_BUFF_Reset_PM_PHY;
  wire wPI_BUFF_WE_PM_PHY;
  wire wPI_Reset_PM_PHY;
  wire [3:0]wPI_ValidFlag_PM_PHY;
  wire [7:0]wPM_CAData_PCG_PM;
  wire wPM_CASelect_PCG_PM;
  wire [6:0]wPM_LastStep_PCG_PM;
  wire wPM_NANDPowerOnEvent_PCG_PM;
  wire [15:0]wPM_NumOfData_PCG_PM;
  wire [2:0]wPM_PCommandOption_PCG_PM;
  wire [6:0]wPM_PCommand_PCG_PM;
  wire [31:0]wPM_ReadData_PCG_PM;
  wire wPM_ReadReady_PCG_PM;
  wire wPM_ReadValid_PCG_PM;
  wire [5:1]wPM_Ready_PCG_PM;
  wire [7:0]wPM_TargetWay_PCG_PM;
  wire [15:0]wPM_WriteData_PCG_PM;
  wire wPM_WriteReady_PCG_PM;
  wire wPM_WriteValid_PCG_PM;
  wire [3:3]wPO_AddressLatchEnable_PM_PHY;
  wire [3:3]wPO_CommandLatchEnable_PM_PHY;
  wire [7:4]wPO_DQStrobe_PM_PHY;
  wire [31:0]wPO_DQ_PM_PHY;
  wire [3:0]wPO_ReadEnable_PM_PHY;
  wire wPO_Reset_PM_PHY;
  wire [0:0]wSCC_N_poe_PM_PCommand;
  wire wSCC_PI_reset_Last;
  wire [4:4]wSCC_PI_reset_PM_PCommand;
  wire wSCC_PO_reset_Last;
  wire [5:5]wSCC_PO_reset_PM_PCommand;
  wire \way_CE_condition_timer/p_14_in ;
  wire wbCMDLast;
  wire [12:2]wbCMDReadySet;
  wire [2:2]wbCMDStartSet;

  LUT2 #(
    .INIT(4'h8)) 
    CABuffer_i_55
       (.I0(wbCMDReadySet[4]),
        .I1(wbCMDReadySet[3]),
        .O(CABuffer_i_55_n_0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \FSM_onehot_rCurState[12]_i_6 
       (.I0(iTargetID[4]),
        .I1(rNANDPOE),
        .I2(iTargetID[3]),
        .O(\FSM_onehot_rCurState[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0008)) 
    \FSM_onehot_rCurState[1]_i_3__4 
       (.I0(iTargetID[0]),
        .I1(iTargetID[2]),
        .I2(iTargetID[1]),
        .I3(iTargetID[4]),
        .I4(rNANDPOE),
        .I5(iTargetID[3]),
        .O(\bCMD_SCC_N_poe/wModuleTriggered1 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \FSM_onehot_rCurState[1]_i_5 
       (.I0(iOpcode[1]),
        .I1(iOpcode[5]),
        .I2(rNANDPOE),
        .O(\FSM_onehot_rCurState[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_rCurState[2]_i_2__1 
       (.I0(\FSM_onehot_rCurState[2]_i_3_n_0 ),
        .I1(\Inst_NPM_Toggle_PHY_B_Reset/rReady ),
        .I2(wPM_LastStep_PCG_PM[6]),
        .I3(wPM_LastStep_PCG_PM[4]),
        .I4(\Inst_NPM_Toggle_PIR/rReady ),
        .I5(wPM_Ready_PCG_PM[5]),
        .O(\FSM_onehot_rCurState[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_rCurState[2]_i_3 
       (.I0(Inst_NPM_Toggle_Top_n_48),
        .I1(wPM_LastStep_PCG_PM[1]),
        .I2(\Inst_NPM_Toggle_TIMER/rReady ),
        .I3(wPM_LastStep_PCG_PM[0]),
        .I4(wPM_Ready_PCG_PM[3]),
        .I5(wPM_Ready_PCG_PM[2]),
        .O(\FSM_onehot_rCurState[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEEE0)) 
    \FSM_onehot_rCurState[7]_i_3__0 
       (.I0(wPM_LastStep_PCG_PM[4]),
        .I1(\Inst_NPM_Toggle_PIR/rReady ),
        .I2(wPM_LastStep_PCG_PM[6]),
        .I3(\Inst_NPM_Toggle_PHY_B_Reset/rReady ),
        .O(\FSM_onehot_rCurState[7]_i_3__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_Top Inst_NPCG_Toggle_Top
       (.D(\bCMD_SCC_N_poe/rNextState ),
        .E(rPM_ONOFF),
        .\FSM_onehot_rCurState[12]_i_4 (\FSM_onehot_rCurState[12]_i_6_n_0 ),
        .\FSM_onehot_rCurState[1]_i_2 (\FSM_onehot_rCurState[1]_i_5_n_0 ),
        .\FSM_onehot_rCurState[4]_i_2 (\r_pTF_cur_state[2]_i_4_n_0 ),
        .\FSM_onehot_rCurState_reg[0] ({wbCMDReadySet[12:11],wbCMDReadySet[6:2]}),
        .\FSM_onehot_rCurState_reg[0]_0 (Inst_NPCG_Toggle_Top_n_22),
        .\FSM_onehot_rCurState_reg[0]_1 (Inst_NPCG_Toggle_Top_n_23),
        .\FSM_onehot_rCurState_reg[0]_2 (Inst_NPCG_Toggle_Top_n_24),
        .\FSM_onehot_rCurState_reg[0]_3 (Inst_NPCG_Toggle_Top_n_25),
        .\FSM_onehot_rCurState_reg[0]_4 ({Inst_NPCG_Toggle_Top_n_82,Inst_NPCG_Toggle_Top_n_83,Inst_NPCG_Toggle_Top_n_84,Inst_NPCG_Toggle_Top_n_85}),
        .\FSM_onehot_rCurState_reg[0]_5 (Inst_NPCG_Toggle_Top_n_163),
        .\FSM_onehot_rCurState_reg[12] ({Inst_NPCG_Toggle_Top_n_58,\bCMD_BNC_P_program/p_0_in2_in ,Inst_NPCG_Toggle_Top_n_60}),
        .\FSM_onehot_rCurState_reg[12]_0 ({Inst_NPM_Toggle_Top_n_96,Inst_NPM_Toggle_Top_n_97}),
        .\FSM_onehot_rCurState_reg[13] ({Inst_NPCG_Toggle_Top_n_63,wBNC_P_read_DT00h_PM_PCommandOption,wBNC_P_read_DT00h_PM_PCommand[1],Inst_NPCG_Toggle_Top_n_66,wBNC_P_read_DT00h_PM_PCommand[3],wBNC_P_read_DT00h_PM_PCommand[6]}),
        .\FSM_onehot_rCurState_reg[13]_0 ({Inst_NPM_Toggle_Top_n_100,Inst_NPM_Toggle_Top_n_101,Inst_NPM_Toggle_Top_n_102,Inst_NPM_Toggle_Top_n_103}),
        .\FSM_onehot_rCurState_reg[1] (Inst_NPCG_Toggle_Top_n_74),
        .\FSM_onehot_rCurState_reg[1]_0 (Inst_NPCG_Toggle_Top_n_75),
        .\FSM_onehot_rCurState_reg[1]_1 (Inst_NPCG_Toggle_Top_n_164),
        .\FSM_onehot_rCurState_reg[1]_2 (Inst_NPM_Toggle_Top_n_52),
        .\FSM_onehot_rCurState_reg[1]_3 (\FSM_onehot_rCurState[2]_i_2__1_n_0 ),
        .\FSM_onehot_rCurState_reg[1]_4 (Inst_NPM_Toggle_Top_n_87),
        .\FSM_onehot_rCurState_reg[1]_5 (Inst_NPM_Toggle_Top_n_91),
        .\FSM_onehot_rCurState_reg[1]_6 (Inst_NPM_Toggle_Top_n_98),
        .\FSM_onehot_rCurState_reg[1]_7 (Inst_NPM_Toggle_Top_n_110),
        .\FSM_onehot_rCurState_reg[2] ({wBNC_single_cmd_PM_NumOfData,\bCMD_BNC_single_cmd/p_1_in }),
        .\FSM_onehot_rCurState_reg[2]_0 ({Inst_NPCG_Toggle_Top_n_43,wSCC_N_poe_PM_PCommand}),
        .\FSM_onehot_rCurState_reg[2]_1 ({Inst_NPCG_Toggle_Top_n_45,wSCC_PI_reset_PM_PCommand}),
        .\FSM_onehot_rCurState_reg[2]_2 ({Inst_NPCG_Toggle_Top_n_47,wSCC_PO_reset_PM_PCommand}),
        .\FSM_onehot_rCurState_reg[2]_3 (Inst_NPCG_Toggle_Top_n_72),
        .\FSM_onehot_rCurState_reg[2]_4 (\bCMD_SCC_PI_reset/rNextState ),
        .\FSM_onehot_rCurState_reg[2]_5 (Inst_NPM_Toggle_Top_n_73),
        .\FSM_onehot_rCurState_reg[5] (Inst_NPCG_Toggle_Top_n_26),
        .\FSM_onehot_rCurState_reg[5]_0 (Inst_NPM_Toggle_Top_n_95),
        .\FSM_onehot_rCurState_reg[6] (Inst_NPM_Toggle_Top_n_99),
        .\FSM_onehot_rCurState_reg[7] (Inst_NPM_Toggle_Top_n_92),
        .\FSM_onehot_rCurState_reg[8] ({Inst_NPCG_Toggle_Top_n_15,wMNC_readID_PM_PCommandOption,wMNC_readID_PM_PCommand[1],Inst_NPCG_Toggle_Top_n_18,wMNC_readID_PM_PCommand[3],wMNC_readID_PM_PCommand[6]}),
        .\FSM_onehot_rCurState_reg[8]_0 (Inst_NPCG_Toggle_Top_n_71),
        .\FSM_onehot_rCurState_reg[8]_1 (Inst_NPCG_Toggle_Top_n_73),
        .\FSM_onehot_rCurState_reg[8]_2 ({Inst_NPM_Toggle_Top_n_83,Inst_NPM_Toggle_Top_n_84,Inst_NPM_Toggle_Top_n_85,Inst_NPM_Toggle_Top_n_86}),
        .\FSM_onehot_rCurState_reg[9] ({wBNC_P_read_AW30h_PM_PCommand,Inst_NPCG_Toggle_Top_n_70}),
        .\FSM_onehot_rCurState_reg[9]_0 (Inst_NPM_Toggle_Top_n_106),
        .Q({wBNC_B_erase_PM_PCommand,Inst_NPCG_Toggle_Top_n_13,wBNC_B_erase_PM_NumOfData}),
        .dina({wPM_CASelect_PCG_PM,wPM_CAData_PCG_PM}),
        .doutb(wPM_ReadData_PCG_PM),
        .iAddress(iAddress),
        .iCMDValid(iCMDValid),
        .iLength(iLength),
        .iOpcode(iOpcode),
        .\iOpcode[3] (wbCMDStartSet),
        .iReadReady(iReadReady),
        .iReset(iReset),
        .iSourceID(iSourceID),
        .iSystemClock(iSystemClock),
        .iTargetID(iTargetID),
        .iWriteData(iWriteData),
        .iWriteLast(iWriteLast),
        .iWriteValid(iWriteValid),
        .oCMDReady(oCMDReady),
        .oCMDReady_INST_0_i_3_0(oCMDReady_INST_0_i_17_n_0),
        .oReadData(oReadData),
        .oReadLast(oReadLast),
        .oReadValid(oReadValid),
        .oWriteReady(oWriteReady),
        .p_14_in(\way_CE_condition_timer/p_14_in ),
        .rCABufferREnable_reg(Inst_NPM_Toggle_Top_n_116),
        .rCABufferREnable_reg_0(\Inst_NPM_Toggle_CAL/rLCH_nxt_state__0 [3]),
        .rCABufferREnable_reg_1(Inst_NPM_Toggle_Top_n_115),
        .\rCAData[4]_i_3 (\rCAData[7]_i_13_n_0 ),
        .\rCAData[4]_i_3_0 (Inst_NPM_Toggle_Top_n_108),
        .\rCAData_reg[4] (Inst_NPM_Toggle_Top_n_107),
        .\rCAData_reg[6] (Inst_NPM_Toggle_Top_n_94),
        .\rCAData_reg[6]_0 (Inst_NPM_Toggle_Top_n_93),
        .\rCAData_reg[7] (Inst_NPM_Toggle_Top_n_51),
        .\rCAData_reg[7]_0 (Inst_NPM_Toggle_Top_n_105),
        .\rCAData_reg[7]_1 (Inst_NPM_Toggle_Top_n_109),
        .rCMDReady_reg(Inst_NPCG_Toggle_Top_n_21),
        .rCMDReady_reg_0(Inst_NPCG_Toggle_Top_n_76),
        .rCMDReady_reg_1(Inst_NPCG_Toggle_Top_n_79),
        .rCMDReady_reg_2(Inst_NPCG_Toggle_Top_n_116),
        .\rDQBufferWaddrssA[13]_i_3 (\Inst_NPM_Toggle_DI/rDQI_cur_state ),
        .\rDQBufferWaddrssA[13]_i_3_0 (Inst_NPM_Toggle_Top_n_143),
        .\rDQI_cur_state_reg[1] (Inst_NPCG_Toggle_Top_n_113),
        .\rDQI_cur_state_reg[1]_0 (Inst_NPCG_Toggle_Top_n_115),
        .\rLCH_cur_state_reg[1] (Inst_NPCG_Toggle_Top_n_80),
        .\rLCH_cur_state_reg[2] (Inst_NPM_Toggle_Top_n_141),
        .rLCH_nxt_state__0(\Inst_NPM_Toggle_CAL/rLCH_nxt_state__0 [2]),
        .rLastStep_i_3(Inst_NPM_Toggle_Top_n_117),
        .rLastStep_i_3_0(\Inst_NPM_Toggle_CAL/rLCH_cur_state ),
        .\rMNG_cur_state[3]_i_2 (Inst_NPM_Toggle_Top_n_140),
        .\rMNG_cur_state[3]_i_2_0 (Inst_NPM_Toggle_Top_n_104),
        .\rMNG_cur_state_reg[1] (Inst_NPM_Toggle_Top_n_63),
        .\rMNG_cur_state_reg[3] (\blocking_CMD_manager/rMNG_cur_state ),
        .rNANDPOE(rNANDPOE),
        .\rNumOfCommand[3]_i_4 (CABuffer_i_55_n_0),
        .\rOpcode_reg[1] ({\bCMD_BNC_P_program/in7 ,Inst_NPCG_Toggle_Top_n_62}),
        .\rPM_CAData_reg[1] (Inst_NPM_Toggle_Top_n_67),
        .\rPM_NumOfData_reg[0] (Inst_NPM_Toggle_Top_n_90),
        .\rPM_NumOfData_reg[2] (Inst_NPM_Toggle_Top_n_66),
        .\rPM_NumOfData_reg[5] (\r_gFT_cur_state[8]_i_2_n_0 ),
        .rPM_ONOFF_reg(Inst_NPM_Toggle_Top_n_54),
        .\rPM_PCommandOption[2]_i_3 (Inst_NPM_Toggle_Top_n_78),
        .\rPM_PCommandOption_reg[0] ({Inst_NPCG_Toggle_Top_n_138,Inst_NPCG_Toggle_Top_n_139,Inst_NPCG_Toggle_Top_n_140,Inst_NPCG_Toggle_Top_n_141,Inst_NPCG_Toggle_Top_n_142,Inst_NPCG_Toggle_Top_n_143,Inst_NPCG_Toggle_Top_n_144,Inst_NPCG_Toggle_Top_n_145}),
        .\rPM_PCommandOption_reg[0]_0 (Inst_NPM_Toggle_Top_n_79),
        .\rPM_PCommandOption_reg[0]_1 (Inst_NPM_Toggle_Top_n_89),
        .\rPM_PCommandOption_reg[2] (Inst_NPM_Toggle_Top_n_88),
        .\rPM_PCommand_reg[1] (Inst_NPCG_Toggle_Top_n_77),
        .\rPM_PCommand_reg[1]_0 (Inst_NPCG_Toggle_Top_n_114),
        .\rPM_PCommand_reg[1]_1 (Inst_NPM_Toggle_Top_n_82),
        .\rPM_PCommand_reg[1]_2 (Inst_NPM_Toggle_Top_n_80),
        .\rPM_PCommand_reg[3] (Inst_NPCG_Toggle_Top_n_36),
        .\rPM_PCommand_reg[3]_0 ({wMNC_getFT_PM_PCommand[3],wMNC_getFT_PM_PCommand[1:0]}),
        .\rPM_PCommand_reg[3]_1 ({wMNC_setFT_PM_PCommand[3:2],wMNC_setFT_PM_PCommand[0]}),
        .\rPM_PCommand_reg[3]_2 (Inst_NPM_Toggle_Top_n_76),
        .\rPM_PCommand_reg[3]_3 (Inst_NPM_Toggle_Top_n_77),
        .\rPM_PCommand_reg[6] ({\bCMD_MNC_readST/p_0_in3_in ,\bCMD_MNC_readST/p_0_in2_in ,\bCMD_MNC_readST/p_0_in1_in ,Inst_NPCG_Toggle_Top_n_54}),
        .\rPM_WriteData_reg[31] ({Inst_NPCG_Toggle_Top_n_146,Inst_NPCG_Toggle_Top_n_147,Inst_NPCG_Toggle_Top_n_148,Inst_NPCG_Toggle_Top_n_149,Inst_NPCG_Toggle_Top_n_150,Inst_NPCG_Toggle_Top_n_151,Inst_NPCG_Toggle_Top_n_152,Inst_NPCG_Toggle_Top_n_153,Inst_NPCG_Toggle_Top_n_154,Inst_NPCG_Toggle_Top_n_155,Inst_NPCG_Toggle_Top_n_156,Inst_NPCG_Toggle_Top_n_157,Inst_NPCG_Toggle_Top_n_158,Inst_NPCG_Toggle_Top_n_159,Inst_NPCG_Toggle_Top_n_160,Inst_NPCG_Toggle_Top_n_161}),
        .\rPOR_cur_state_reg[2] (oCMDReady_INST_0_i_18_n_0),
        .\rPO_ChipEnable_reg[15] (Inst_NPM_Toggle_Top_n_120),
        .\rPO_ChipEnable_reg[15]_0 (Inst_NPM_Toggle_Top_n_111),
        .\rPO_DQ_reg[16] (Inst_NPM_Toggle_Top_n_126),
        .\rPO_DQ_reg[17] (Inst_NPM_Toggle_Top_n_127),
        .\rPO_DQ_reg[18] (Inst_NPM_Toggle_Top_n_128),
        .\rPO_DQ_reg[19] (Inst_NPM_Toggle_Top_n_129),
        .\rPO_DQ_reg[20] (Inst_NPM_Toggle_Top_n_130),
        .\rPO_DQ_reg[21] (Inst_NPM_Toggle_Top_n_131),
        .\rPO_DQ_reg[22] (Inst_NPM_Toggle_Top_n_132),
        .\rPO_DQ_reg[23] (Inst_NPM_Toggle_Top_n_133),
        .\rPO_DQ_reg[31] (Inst_NPM_Toggle_Top_n_53),
        .rRECDone_i_4(\Inst_NPM_Toggle_DI/rREC_cur_state ),
        .\rREC_cur_state_reg[1] (Inst_NPCG_Toggle_Top_n_117),
        .\rReadStatusOption_reg[0] (\rReadStatusOption[1]_i_4_n_0 ),
        .\rTIM_cur_state_reg[2] (Inst_NPCG_Toggle_Top_n_118),
        .\rTIM_cur_state_reg[2]_0 ({Inst_NPCG_Toggle_Top_n_122,Inst_NPCG_Toggle_Top_n_123,Inst_NPCG_Toggle_Top_n_124,Inst_NPCG_Toggle_Top_n_125,Inst_NPCG_Toggle_Top_n_126,Inst_NPCG_Toggle_Top_n_127,Inst_NPCG_Toggle_Top_n_128,Inst_NPCG_Toggle_Top_n_129,Inst_NPCG_Toggle_Top_n_130,Inst_NPCG_Toggle_Top_n_131,Inst_NPCG_Toggle_Top_n_132,Inst_NPCG_Toggle_Top_n_133,Inst_NPCG_Toggle_Top_n_134,Inst_NPCG_Toggle_Top_n_135,Inst_NPCG_Toggle_Top_n_136,Inst_NPCG_Toggle_Top_n_137}),
        .\rTargetWay_reg[7] (\Inst_NPM_Toggle_CAL/rPO_ChipEnable ),
        .rUsePresetC(\bCMD_BNC_P_read_AW30h/rUsePresetC ),
        .\r_N_i_cur_state_reg[5] (Inst_NPCG_Toggle_Top_n_49),
        .\r_gFT_cur_state_reg[2] (\bCMD_MNC_getFT/r_gFT_cur_state ),
        .\r_gFT_cur_state_reg[3] (Inst_NPM_Toggle_Top_n_68),
        .\r_gFT_cur_state_reg[9] (Inst_NPM_Toggle_Top_n_65),
        .\r_rST_cur_state_reg[10] (\bCMD_MNC_readST/r_rST_cur_state ),
        .\r_rST_cur_state_reg[11] (Inst_NPM_Toggle_Top_n_81),
        .wCALStart(\bCMD_MNC_N_init/wCALStart ),
        .wDQOLoopDone__0__0(\Inst_NPM_Toggle_DI/wDQOLoopDone__0__0 ),
        .wLoopDone__0(\Inst_NPM_Toggle_DO/wLoopDone__0 ),
        .wMNC_N_init_PM_PCommand(wMNC_N_init_PM_PCommand),
        .wModuleTriggered1(\bCMD_SCC_N_poe/wModuleTriggered1 ),
        .wPBRReady(\bCMD_MNC_readST/wPBRReady ),
        .wPBR_Start0__0(wPBR_Start0__0),
        .wPM_LastStep_PCG_PM(wPM_LastStep_PCG_PM),
        .wPM_NANDPowerOnEvent_PCG_PM(wPM_NANDPowerOnEvent_PCG_PM),
        .wPM_NumOfData_PCG_PM({wPM_NumOfData_PCG_PM[15:14],wPM_NumOfData_PCG_PM[12],wPM_NumOfData_PCG_PM[10],wPM_NumOfData_PCG_PM[8:7],wPM_NumOfData_PCG_PM[4:0]}),
        .wPM_PCommandOption_PCG_PM(wPM_PCommandOption_PCG_PM),
        .wPM_PCommand_PCG_PM(wPM_PCommand_PCG_PM),
        .wPM_ReadReady_PCG_PM(wPM_ReadReady_PCG_PM),
        .wPM_ReadValid_PCG_PM(wPM_ReadValid_PCG_PM),
        .wPM_Ready_PCG_PM(wPM_Ready_PCG_PM[1]),
        .wPM_TargetWay_PCG_PM(wPM_TargetWay_PCG_PM),
        .wPM_WriteData_PCG_PM(wPM_WriteData_PCG_PM),
        .wPM_WriteReady_PCG_PM(wPM_WriteReady_PCG_PM),
        .wPM_WriteValid_PCG_PM(wPM_WriteValid_PCG_PM),
        .wSCC_PI_reset_Last(wSCC_PI_reset_Last),
        .wbCMDLast(wbCMDLast));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_Top_DDR100 Inst_NPM_Toggle_Top
       (.D(Inst_NPM_Toggle_Top_n_55),
        .E(rPM_ONOFF),
        .\FSM_onehot_rCurState_reg[10] ({\bCMD_BNC_P_program/in7 ,Inst_NPCG_Toggle_Top_n_62}),
        .\FSM_onehot_rCurState_reg[12] (\FSM_onehot_rCurState[7]_i_3__0_n_0 ),
        .\FSM_onehot_rCurState_reg[12]_0 ({Inst_NPCG_Toggle_Top_n_58,\bCMD_BNC_P_program/p_0_in2_in ,Inst_NPCG_Toggle_Top_n_60}),
        .\FSM_onehot_rCurState_reg[12]_1 (wbCMDStartSet),
        .\FSM_onehot_rCurState_reg[12]_2 (wbCMDReadySet[2]),
        .\FSM_onehot_rCurState_reg[13] ({Inst_NPM_Toggle_Top_n_100,Inst_NPM_Toggle_Top_n_101,Inst_NPM_Toggle_Top_n_102,Inst_NPM_Toggle_Top_n_103}),
        .\FSM_onehot_rCurState_reg[13]_0 ({Inst_NPCG_Toggle_Top_n_63,wBNC_P_read_DT00h_PM_PCommandOption,wBNC_P_read_DT00h_PM_PCommand[1],Inst_NPCG_Toggle_Top_n_66,wBNC_P_read_DT00h_PM_PCommand[3],wBNC_P_read_DT00h_PM_PCommand[6]}),
        .\FSM_onehot_rCurState_reg[1] (\bCMD_SCC_N_poe/rNextState ),
        .\FSM_onehot_rCurState_reg[1]_0 (\bCMD_SCC_PI_reset/rNextState ),
        .\FSM_onehot_rCurState_reg[1]_1 (Inst_NPM_Toggle_Top_n_73),
        .\FSM_onehot_rCurState_reg[1]_2 (Inst_NPM_Toggle_Top_n_110),
        .\FSM_onehot_rCurState_reg[1]_3 ({wBNC_single_cmd_PM_NumOfData,\bCMD_BNC_single_cmd/p_1_in }),
        .\FSM_onehot_rCurState_reg[2] (\r_N_i_cur_state[3]_i_3_n_0 ),
        .\FSM_onehot_rCurState_reg[2]_0 (\FSM_onehot_rCurState[2]_i_2__1_n_0 ),
        .\FSM_onehot_rCurState_reg[2]_1 ({Inst_NPCG_Toggle_Top_n_43,wSCC_N_poe_PM_PCommand}),
        .\FSM_onehot_rCurState_reg[2]_2 ({Inst_NPCG_Toggle_Top_n_45,wSCC_PI_reset_PM_PCommand}),
        .\FSM_onehot_rCurState_reg[2]_3 ({Inst_NPCG_Toggle_Top_n_47,wSCC_PO_reset_PM_PCommand}),
        .\FSM_onehot_rCurState_reg[5] (Inst_NPM_Toggle_Top_n_95),
        .\FSM_onehot_rCurState_reg[7] (Inst_NPM_Toggle_Top_n_91),
        .\FSM_onehot_rCurState_reg[8] ({Inst_NPCG_Toggle_Top_n_15,wMNC_readID_PM_PCommandOption,wMNC_readID_PM_PCommand[1],Inst_NPCG_Toggle_Top_n_18,wMNC_readID_PM_PCommand[3],wMNC_readID_PM_PCommand[6]}),
        .\FSM_onehot_rCurState_reg[9] (Inst_NPM_Toggle_Top_n_105),
        .\FSM_onehot_rCurState_reg[9]_0 (Inst_NPM_Toggle_Top_n_107),
        .\FSM_onehot_rDTO_cur_state_reg[8] (Inst_NPM_Toggle_Top_n_53),
        .Q({wBNC_B_erase_PM_PCommand,Inst_NPCG_Toggle_Top_n_13,wBNC_B_erase_PM_NumOfData}),
        .SR(wPI_Reset_PM_PHY),
        .dina({wPM_CASelect_PCG_PM,wPM_CAData_PCG_PM}),
        .dout({\Inst_NPhy_Toggle_Physical_Input/p_9_in [3:0],\Inst_NPhy_Toggle_Physical_Input/p_9_in [7:4],\Inst_NPhy_Toggle_Physical_Input/p_9_in [11:8],\Inst_NPhy_Toggle_Physical_Input/p_9_in [15:12]}),
        .doutb(wPM_ReadData_PCG_PM),
        .empty(wPI_BUFF_Empty_PM_PHY),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ({\Inst_NPhy_Toggle_Physical_Input/p_3_in ,Inst_NPhy_Toggle_Top_n_45,Inst_NPhy_Toggle_Top_n_46,Inst_NPhy_Toggle_Top_n_47,Inst_NPhy_Toggle_Top_n_48,Inst_NPhy_Toggle_Top_n_49,Inst_NPhy_Toggle_Top_n_50,Inst_NPhy_Toggle_Top_n_51,Inst_NPhy_Toggle_Top_n_52}),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ({\Inst_NPhy_Toggle_Physical_Input/p_5_in ,Inst_NPhy_Toggle_Top_n_61,Inst_NPhy_Toggle_Top_n_62,Inst_NPhy_Toggle_Top_n_63,Inst_NPhy_Toggle_Top_n_64,Inst_NPhy_Toggle_Top_n_65,Inst_NPhy_Toggle_Top_n_66,Inst_NPhy_Toggle_Top_n_67,Inst_NPhy_Toggle_Top_n_68}),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ({\Inst_NPhy_Toggle_Physical_Input/p_1_in ,\Inst_NPhy_Toggle_Physical_Input/p_1_out ,\Inst_NPhy_Toggle_Physical_Input/p_3_out ,\Inst_NPhy_Toggle_Physical_Input/p_5_out ,\Inst_NPhy_Toggle_Physical_Input/p_7_out ,\Inst_NPhy_Toggle_Physical_Input/p_9_out ,\Inst_NPhy_Toggle_Physical_Input/p_11_out ,\Inst_NPhy_Toggle_Physical_Input/p_13_out ,\Inst_NPhy_Toggle_Physical_Input/p_15_out }),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .out({Inst_NPhy_Toggle_Top_n_69,Inst_NPhy_Toggle_Top_n_70,Inst_NPhy_Toggle_Top_n_71,Inst_NPhy_Toggle_Top_n_72,Inst_NPhy_Toggle_Top_n_73,Inst_NPhy_Toggle_Top_n_74,Inst_NPhy_Toggle_Top_n_75,Inst_NPhy_Toggle_Top_n_76,Inst_NPhy_Toggle_Top_n_77,Inst_NPhy_Toggle_Top_n_78,Inst_NPhy_Toggle_Top_n_79,Inst_NPhy_Toggle_Top_n_80,Inst_NPhy_Toggle_Top_n_81,Inst_NPhy_Toggle_Top_n_82,Inst_NPhy_Toggle_Top_n_83,Inst_NPhy_Toggle_Top_n_84}),
        .rCABufferREnable_reg(Inst_NPCG_Toggle_Top_n_80),
        .\rCAData_reg[7] ({wBNC_P_read_AW30h_PM_PCommand,Inst_NPCG_Toggle_Top_n_70}),
        .\rCAData_reg[7]_0 (Inst_NPCG_Toggle_Top_n_71),
        .\rCAData_reg[7]_1 (\rCAData[7]_i_13_n_0 ),
        .\rCPT_cur_state_reg[2] (Inst_NPCG_Toggle_Top_n_36),
        .\rDQBufferWaddrssA_reg[13] (Inst_NPCG_Toggle_Top_n_115),
        .\rDQBufferWaddrssA_reg[13]_0 (Inst_NPCG_Toggle_Top_n_113),
        .rDQIDone_reg(Inst_NPM_Toggle_Top_n_45),
        .rDQIDone_reg_0(Inst_NPM_Toggle_Top_n_78),
        .rDQIDone_reg_1({Inst_NPM_Toggle_Top_n_83,Inst_NPM_Toggle_Top_n_84,Inst_NPM_Toggle_Top_n_85,Inst_NPM_Toggle_Top_n_86}),
        .\rDQI_cur_state_reg[1] (\Inst_NPM_Toggle_DI/rDQI_cur_state ),
        .\rDQI_cur_state_reg[2] (Inst_NPM_Toggle_Top_n_143),
        .rDQODone_reg(Inst_NPM_Toggle_Top_n_46),
        .\rDQO_cur_state_reg[2] (Inst_NPCG_Toggle_Top_n_77),
        .rDQSOutEnable_reg(Inst_NPCG_Toggle_Top_n_118),
        .rDQSOutEnable_reg_0(Inst_NPCG_Toggle_Top_n_117),
        .\rLCH_cur_state_reg[1] (\Inst_NPM_Toggle_CAL/rLCH_cur_state ),
        .\rLCH_cur_state_reg[2] (\Inst_NPM_Toggle_CAL/rLCH_nxt_state__0 [2]),
        .\rLCH_cur_state_reg[3] (\Inst_NPM_Toggle_CAL/rLCH_nxt_state__0 [3]),
        .\rLCH_cur_state_reg[3]_0 (Inst_NPM_Toggle_Top_n_115),
        .\rLCH_cur_state_reg[3]_1 (Inst_NPM_Toggle_Top_n_116),
        .\rLCH_cur_state_reg[7] (Inst_NPM_Toggle_Top_n_117),
        .rLastStep_reg(Inst_NPM_Toggle_Top_n_54),
        .\rMNG_cur_state[3]_i_2 (Inst_NPCG_Toggle_Top_n_49),
        .\rMNG_cur_state_reg[2] (Inst_NPM_Toggle_Top_n_63),
        .\rMNG_cur_state_reg[3] (Inst_NPCG_Toggle_Top_n_26),
        .\rMNG_cur_state_reg[3]_0 (Inst_NPCG_Toggle_Top_n_72),
        .\rMNG_cur_state_reg[3]_1 (Inst_NPCG_Toggle_Top_n_73),
        .\rNumOfCommand_reg[15] ({Inst_NPCG_Toggle_Top_n_122,Inst_NPCG_Toggle_Top_n_123,Inst_NPCG_Toggle_Top_n_124,Inst_NPCG_Toggle_Top_n_125,Inst_NPCG_Toggle_Top_n_126,Inst_NPCG_Toggle_Top_n_127,Inst_NPCG_Toggle_Top_n_128,Inst_NPCG_Toggle_Top_n_129,Inst_NPCG_Toggle_Top_n_130,Inst_NPCG_Toggle_Top_n_131,Inst_NPCG_Toggle_Top_n_132,Inst_NPCG_Toggle_Top_n_133,Inst_NPCG_Toggle_Top_n_134,Inst_NPCG_Toggle_Top_n_135,Inst_NPCG_Toggle_Top_n_136,Inst_NPCG_Toggle_Top_n_137}),
        .\rNumOfCommand_reg[1] (Inst_NPM_Toggle_Top_n_104),
        .\rNumOfCommand_reg[3] ({Inst_NPCG_Toggle_Top_n_82,Inst_NPCG_Toggle_Top_n_83,Inst_NPCG_Toggle_Top_n_84,Inst_NPCG_Toggle_Top_n_85}),
        .\rNumOfData_reg[11] (Inst_NPCG_Toggle_Top_n_24),
        .\rNumOfData_reg[13] (Inst_NPCG_Toggle_Top_n_25),
        .\rNumOfData_reg[5] (Inst_NPCG_Toggle_Top_n_21),
        .\rNumOfData_reg[6] (Inst_NPCG_Toggle_Top_n_22),
        .\rNumOfData_reg[9] (Inst_NPCG_Toggle_Top_n_23),
        .\rOpcode_reg[1] (Inst_NPM_Toggle_Top_n_99),
        .\rPBR_cur_state_reg[2] (Inst_NPCG_Toggle_Top_n_75),
        .\rPCommand_reg[0]_0 (Inst_NPM_Toggle_Top_n_56),
        .\rPCommand_reg[0]_1 (Inst_NPM_Toggle_Top_n_57),
        .\rPCommand_reg[0]_2 (Inst_NPM_Toggle_Top_n_58),
        .\rPCommand_reg[0]_3 (Inst_NPM_Toggle_Top_n_59),
        .\rPCommand_reg[0]_4 (Inst_NPM_Toggle_Top_n_60),
        .\rPCommand_reg[0]_5 (Inst_NPM_Toggle_Top_n_61),
        .\rPCommand_reg[0]_6 (Inst_NPM_Toggle_Top_n_62),
        .\rPCommand_reg[1]_0 (wPO_CommandLatchEnable_PM_PHY),
        .\rPCommand_reg[3]_0 (wPO_DQStrobe_PM_PHY),
        .\rPIR_cur_state_reg[2] (Inst_NPCG_Toggle_Top_n_163),
        .\rPI_ValidFlag_b_1_reg[3] (wPI_ValidFlag_PM_PHY),
        .\rPM_CAData_reg[1] (\bCMD_MNC_getFT/r_gFT_cur_state ),
        .rPM_ONOFF_reg_0(Inst_NPCG_Toggle_Top_n_74),
        .\rPM_PCommandOption_reg[2] (\r_gFT_cur_state[8]_i_3_n_0 ),
        .\rPM_PCommand[3]_i_4__0 ({wMNC_setFT_PM_PCommand[3:2],wMNC_setFT_PM_PCommand[0]}),
        .\rPM_PCommand_reg[0] (Inst_NPM_Toggle_Top_n_65),
        .\rPM_PCommand_reg[0]_0 (Inst_NPM_Toggle_Top_n_79),
        .\rPM_PCommand_reg[0]_1 (Inst_NPM_Toggle_Top_n_80),
        .\rPM_PCommand_reg[1] (Inst_NPM_Toggle_Top_n_66),
        .\rPM_PCommand_reg[1]_0 (\r_rST_cur_state[10]_i_5_n_0 ),
        .\rPM_PCommand_reg[2] (Inst_NPM_Toggle_Top_n_89),
        .\rPM_PCommand_reg[3] (Inst_NPM_Toggle_Top_n_68),
        .\rPM_PCommand_reg[3]_0 (Inst_NPM_Toggle_Top_n_77),
        .\rPM_PCommand_reg[3]_1 (Inst_NPM_Toggle_Top_n_90),
        .\rPM_PCommand_reg[3]_2 ({\bCMD_MNC_readST/p_0_in3_in ,\bCMD_MNC_readST/p_0_in2_in ,\bCMD_MNC_readST/p_0_in1_in ,Inst_NPCG_Toggle_Top_n_54}),
        .\rPOR_cur_state_reg[2] (Inst_NPCG_Toggle_Top_n_164),
        .\rPO_AddressLatchEnable_reg[3] (wPO_AddressLatchEnable_PM_PHY),
        .\rPO_ChipEnable_reg[15] (\Inst_NPM_Toggle_CAL/rPO_ChipEnable ),
        .\rPO_ChipEnable_reg[15]_0 ({Inst_NPCG_Toggle_Top_n_138,Inst_NPCG_Toggle_Top_n_139,Inst_NPCG_Toggle_Top_n_140,Inst_NPCG_Toggle_Top_n_141,Inst_NPCG_Toggle_Top_n_142,Inst_NPCG_Toggle_Top_n_143,Inst_NPCG_Toggle_Top_n_144,Inst_NPCG_Toggle_Top_n_145}),
        .\rPO_DQ_reg[24] (Inst_NPM_Toggle_Top_n_126),
        .\rPO_DQ_reg[25] (Inst_NPM_Toggle_Top_n_127),
        .\rPO_DQ_reg[26] (Inst_NPM_Toggle_Top_n_128),
        .\rPO_DQ_reg[27] (Inst_NPM_Toggle_Top_n_129),
        .\rPO_DQ_reg[28] (Inst_NPM_Toggle_Top_n_130),
        .\rPO_DQ_reg[29] (Inst_NPM_Toggle_Top_n_131),
        .\rPO_DQ_reg[30] (Inst_NPM_Toggle_Top_n_132),
        .\rPO_DQ_reg[31] (Inst_NPM_Toggle_Top_n_133),
        .\rPO_DQ_reg[31]_0 ({Inst_NPCG_Toggle_Top_n_146,Inst_NPCG_Toggle_Top_n_147,Inst_NPCG_Toggle_Top_n_148,Inst_NPCG_Toggle_Top_n_149,Inst_NPCG_Toggle_Top_n_150,Inst_NPCG_Toggle_Top_n_151,Inst_NPCG_Toggle_Top_n_152,Inst_NPCG_Toggle_Top_n_153,Inst_NPCG_Toggle_Top_n_154,Inst_NPCG_Toggle_Top_n_155,Inst_NPCG_Toggle_Top_n_156,Inst_NPCG_Toggle_Top_n_157,Inst_NPCG_Toggle_Top_n_158,Inst_NPCG_Toggle_Top_n_159,Inst_NPCG_Toggle_Top_n_160,Inst_NPCG_Toggle_Top_n_161}),
        .\rPO_ReadEnable_reg[3] ({wPO_ReadEnable_PM_PHY[3:2],wPO_ReadEnable_PM_PHY[0]}),
        .\rPO_WriteEnable_reg[3] ({Inst_NPM_Toggle_Top_n_149,Inst_NPM_Toggle_Top_n_150,Inst_NPM_Toggle_Top_n_151}),
        .rRECDone_i_2(Inst_NPCG_Toggle_Top_n_79),
        .rRECDone_i_2_0(Inst_NPCG_Toggle_Top_n_116),
        .rRECDone_i_2_1(Inst_NPCG_Toggle_Top_n_114),
        .rRECDone_reg(Inst_NPM_Toggle_Top_n_47),
        .\rREC_cur_state_reg[1] (\Inst_NPM_Toggle_DI/rREC_cur_state ),
        .rReady(\Inst_NPM_Toggle_PIR/rReady ),
        .rReady_0(\Inst_NPM_Toggle_PHY_B_Reset/rReady ),
        .rReady_1(\Inst_NPM_Toggle_TIMER/rReady ),
        .rReady_reg({wPM_Ready_PCG_PM[5],wPM_Ready_PCG_PM[3:1]}),
        .rReady_reg_0(Inst_NPM_Toggle_Top_n_48),
        .rReady_reg_1(Inst_NPM_Toggle_Top_n_51),
        .rReady_reg_10(Inst_NPM_Toggle_Top_n_98),
        .rReady_reg_11(Inst_NPM_Toggle_Top_n_106),
        .rReady_reg_12(Inst_NPM_Toggle_Top_n_108),
        .rReady_reg_2(Inst_NPM_Toggle_Top_n_52),
        .rReady_reg_3(Inst_NPM_Toggle_Top_n_76),
        .rReady_reg_4(Inst_NPM_Toggle_Top_n_82),
        .rReady_reg_5(Inst_NPM_Toggle_Top_n_87),
        .rReady_reg_6(Inst_NPM_Toggle_Top_n_88),
        .rReady_reg_7(Inst_NPM_Toggle_Top_n_92),
        .rReady_reg_8(Inst_NPM_Toggle_Top_n_93),
        .rReady_reg_9({Inst_NPM_Toggle_Top_n_96,Inst_NPM_Toggle_Top_n_97}),
        .\rTIM_cur_state_reg[0] (Inst_NPM_Toggle_Top_n_111),
        .\rTIM_cur_state_reg[0]_0 (Inst_NPM_Toggle_Top_n_141),
        .\rTIM_cur_state_reg[2] (Inst_NPM_Toggle_Top_n_120),
        .\rTIM_cur_state_reg[2]_0 (Inst_NPCG_Toggle_Top_n_76),
        .\rTimer_reg[12] (Inst_NPM_Toggle_Top_n_140),
        .\rTimer_reg[1] (Inst_NPM_Toggle_Top_n_94),
        .\rTimer_reg[1]_0 (Inst_NPM_Toggle_Top_n_135),
        .\rTimer_reg[2] (Inst_NPM_Toggle_Top_n_139),
        .\rTimer_reg[4] (Inst_NPM_Toggle_Top_n_138),
        .\rTimer_reg[7] (Inst_NPM_Toggle_Top_n_72),
        .\rTimer_reg[7]_0 (\Inst_NPM_Toggle_PHY_B_Reset/rTimer ),
        .rUsePresetC(\bCMD_BNC_P_read_AW30h/rUsePresetC ),
        .rUsePresetC_reg(Inst_NPM_Toggle_Top_n_109),
        .\r_gFT_cur_state_reg[2] (Inst_NPM_Toggle_Top_n_67),
        .\r_gFT_cur_state_reg[3] (\r_gFT_cur_state[8]_i_2_n_0 ),
        .\r_gFT_cur_state_reg[3]_0 ({wMNC_getFT_PM_PCommand[3],wMNC_getFT_PM_PCommand[1:0]}),
        .\r_rST_cur_state_reg[10] (Inst_NPM_Toggle_Top_n_81),
        .\r_rST_cur_state_reg[11] (\bCMD_MNC_readST/r_rST_cur_state ),
        .\rbH_ZdCounter[3]_i_3 (\blocking_CMD_manager/rMNG_cur_state ),
        .rd_en(wPI_BUFF_RE_PM_PHY),
        .rst(wPI_BUFF_Reset_PM_PHY),
        .wCALStart(\bCMD_MNC_N_init/wCALStart ),
        .wDQOLoopDone__0__0(\Inst_NPM_Toggle_DI/wDQOLoopDone__0__0 ),
        .wDQOutEnable_PM_PHY(wDQOutEnable_PM_PHY),
        .wDQSOutEnable_PM_PHY(wDQSOutEnable_PM_PHY),
        .wLoopDone__0(\Inst_NPM_Toggle_DO/wLoopDone__0 ),
        .wMNC_N_init_PM_PCommand(wMNC_N_init_PM_PCommand),
        .wPBRReady(\bCMD_MNC_readST/wPBRReady ),
        .wPBR_Start0__0(wPBR_Start0__0),
        .wPI_BUFF_WE_PM_PHY(wPI_BUFF_WE_PM_PHY),
        .wPM_LastStep_PCG_PM(wPM_LastStep_PCG_PM),
        .wPM_NANDPowerOnEvent_PCG_PM(wPM_NANDPowerOnEvent_PCG_PM),
        .wPM_NumOfData_PCG_PM({wPM_NumOfData_PCG_PM[15:14],wPM_NumOfData_PCG_PM[12],wPM_NumOfData_PCG_PM[10],wPM_NumOfData_PCG_PM[8:7],wPM_NumOfData_PCG_PM[4:0]}),
        .wPM_PCommandOption_PCG_PM(wPM_PCommandOption_PCG_PM),
        .wPM_PCommand_PCG_PM(wPM_PCommand_PCG_PM),
        .wPM_ReadReady_PCG_PM(wPM_ReadReady_PCG_PM),
        .wPM_ReadValid_PCG_PM(wPM_ReadValid_PCG_PM),
        .wPM_TargetWay_PCG_PM(wPM_TargetWay_PCG_PM),
        .wPM_WriteData_PCG_PM(wPM_WriteData_PCG_PM),
        .wPM_WriteReady_PCG_PM(wPM_WriteReady_PCG_PM),
        .wPM_WriteValid_PCG_PM(wPM_WriteValid_PCG_PM),
        .wPO_DQ_PM_PHY(wPO_DQ_PM_PHY),
        .wPO_Reset_PM_PHY(wPO_Reset_PM_PHY),
        .wSCC_PI_reset_Last(wSCC_PI_reset_Last),
        .wSCC_PO_reset_Last(wSCC_PO_reset_Last),
        .wbCMDLast(wbCMDLast));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPhy_Toggle_Top_DDR100 Inst_NPhy_Toggle_Top
       (.D({\Inst_NPhy_Toggle_Physical_Input/p_1_in ,\Inst_NPhy_Toggle_Physical_Input/p_1_out ,\Inst_NPhy_Toggle_Physical_Input/p_3_out ,\Inst_NPhy_Toggle_Physical_Input/p_5_out ,\Inst_NPhy_Toggle_Physical_Input/p_7_out ,\Inst_NPhy_Toggle_Physical_Input/p_9_out ,\Inst_NPhy_Toggle_Physical_Input/p_11_out ,\Inst_NPhy_Toggle_Physical_Input/p_13_out ,\Inst_NPhy_Toggle_Physical_Input/p_15_out }),
        .IO_NAND_DQ(IO_NAND_DQ),
        .IO_NAND_DQS_N(IO_NAND_DQS_N),
        .IO_NAND_DQS_P(IO_NAND_DQS_P),
        .I_NAND_RB(I_NAND_RB),
        .Inst_DQSIOBUFDS(wPO_DQStrobe_PM_PHY),
        .O_NAND_ALE(O_NAND_ALE),
        .O_NAND_ALE_0(wPO_AddressLatchEnable_PM_PHY),
        .O_NAND_CE(O_NAND_CE),
        .\O_NAND_CE[0] (Inst_NPM_Toggle_Top_n_55),
        .\O_NAND_CE[1] (Inst_NPM_Toggle_Top_n_56),
        .\O_NAND_CE[2] (Inst_NPM_Toggle_Top_n_57),
        .\O_NAND_CE[3] (Inst_NPM_Toggle_Top_n_58),
        .\O_NAND_CE[4] (Inst_NPM_Toggle_Top_n_59),
        .\O_NAND_CE[5] (Inst_NPM_Toggle_Top_n_60),
        .\O_NAND_CE[6] (Inst_NPM_Toggle_Top_n_61),
        .\O_NAND_CE[7] (Inst_NPM_Toggle_Top_n_62),
        .O_NAND_CLE(O_NAND_CLE),
        .O_NAND_CLE_0(wPO_CommandLatchEnable_PM_PHY),
        .O_NAND_RE_N(O_NAND_RE_N),
        .O_NAND_RE_P(O_NAND_RE_P),
        .O_NAND_RE_P_0({wPO_ReadEnable_PM_PHY[3:2],wPO_ReadEnable_PM_PHY[0]}),
        .O_NAND_WE(O_NAND_WE),
        .O_NAND_WE_0({Inst_NPM_Toggle_Top_n_149,Inst_NPM_Toggle_Top_n_150,Inst_NPM_Toggle_Top_n_151}),
        .O_NAND_WP(O_NAND_WP),
        .SR(wPI_Reset_PM_PHY),
        .dout({\Inst_NPhy_Toggle_Physical_Input/p_9_in [3:0],\Inst_NPhy_Toggle_Physical_Input/p_9_in [7:4],\Inst_NPhy_Toggle_Physical_Input/p_9_in [11:8],\Inst_NPhy_Toggle_Physical_Input/p_9_in [15:12]}),
        .empty(wPI_BUFF_Empty_PM_PHY),
        .iDQSIDelayTap(iDQSIDelayTap),
        .iDQSIDelayTapLoad(iDQSIDelayTapLoad),
        .iDelayRefClock(iDelayRefClock),
        .iOutputDrivingClock(iOutputDrivingClock),
        .iOutputStrobeClock(iOutputStrobeClock),
        .iSystemClock(iSystemClock),
        .oReadyBusy(oReadyBusy),
        .out({Inst_NPhy_Toggle_Top_n_69,Inst_NPhy_Toggle_Top_n_70,Inst_NPhy_Toggle_Top_n_71,Inst_NPhy_Toggle_Top_n_72,Inst_NPhy_Toggle_Top_n_73,Inst_NPhy_Toggle_Top_n_74,Inst_NPhy_Toggle_Top_n_75,Inst_NPhy_Toggle_Top_n_76,Inst_NPhy_Toggle_Top_n_77,Inst_NPhy_Toggle_Top_n_78,Inst_NPhy_Toggle_Top_n_79,Inst_NPhy_Toggle_Top_n_80,Inst_NPhy_Toggle_Top_n_81,Inst_NPhy_Toggle_Top_n_82,Inst_NPhy_Toggle_Top_n_83,Inst_NPhy_Toggle_Top_n_84}),
        .rIN_FIFO_WE_Latch_reg(wPI_ValidFlag_PM_PHY),
        .\rNm2_Buffer_reg[15] ({\Inst_NPhy_Toggle_Physical_Input/p_3_in ,Inst_NPhy_Toggle_Top_n_45,Inst_NPhy_Toggle_Top_n_46,Inst_NPhy_Toggle_Top_n_47,Inst_NPhy_Toggle_Top_n_48,Inst_NPhy_Toggle_Top_n_49,Inst_NPhy_Toggle_Top_n_50,Inst_NPhy_Toggle_Top_n_51,Inst_NPhy_Toggle_Top_n_52}),
        .\rNm3_Buffer_reg[15] ({\Inst_NPhy_Toggle_Physical_Input/p_5_in ,Inst_NPhy_Toggle_Top_n_61,Inst_NPhy_Toggle_Top_n_62,Inst_NPhy_Toggle_Top_n_63,Inst_NPhy_Toggle_Top_n_64,Inst_NPhy_Toggle_Top_n_65,Inst_NPhy_Toggle_Top_n_66,Inst_NPhy_Toggle_Top_n_67,Inst_NPhy_Toggle_Top_n_68}),
        .rd_en(wPI_BUFF_RE_PM_PHY),
        .rst(wPI_BUFF_Reset_PM_PHY),
        .wDQOutEnable_PM_PHY(wDQOutEnable_PM_PHY),
        .wDQSOutEnable_PM_PHY(wDQSOutEnable_PM_PHY),
        .wPI_BUFF_WE_PM_PHY(wPI_BUFF_WE_PM_PHY),
        .wPO_DQ_PM_PHY(wPO_DQ_PM_PHY),
        .wPO_Reset_PM_PHY(wPO_Reset_PM_PHY));
  LUT2 #(
    .INIT(4'h7)) 
    oCMDReady_INST_0_i_17
       (.I0(wbCMDReadySet[5]),
        .I1(wbCMDReadySet[6]),
        .O(oCMDReady_INST_0_i_17_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    oCMDReady_INST_0_i_18
       (.I0(wbCMDReadySet[11]),
        .I1(wbCMDReadySet[12]),
        .O(oCMDReady_INST_0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rCAData[7]_i_13 
       (.I0(wPM_Ready_PCG_PM[3]),
        .I1(wPM_Ready_PCG_PM[2]),
        .O(\rCAData[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \rReadStatusOption[1]_i_4 
       (.I0(iTargetID[3]),
        .I1(iTargetID[4]),
        .I2(iTargetID[1]),
        .I3(iTargetID[2]),
        .I4(rNANDPOE),
        .O(\rReadStatusOption[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    \rWay0_Timer[3]_i_3 
       (.I0(wbCMDLast),
        .I1(wPM_LastStep_PCG_PM[4]),
        .I2(Inst_NPCG_Toggle_Top_n_45),
        .I3(wPM_LastStep_PCG_PM[0]),
        .I4(Inst_NPCG_Toggle_Top_n_43),
        .I5(wSCC_PO_reset_Last),
        .O(\way_CE_condition_timer/p_14_in ));
  LUT6 #(
    .INIT(64'h007F007F007FFFFF)) 
    \r_N_i_cur_state[3]_i_3 
       (.I0(Inst_NPM_Toggle_Top_n_45),
        .I1(Inst_NPM_Toggle_Top_n_46),
        .I2(Inst_NPM_Toggle_Top_n_47),
        .I3(Inst_NPM_Toggle_Top_n_48),
        .I4(wPM_LastStep_PCG_PM[0]),
        .I5(\Inst_NPM_Toggle_TIMER/rReady ),
        .O(\r_N_i_cur_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFFABFFABFFFFFF)) 
    \r_gFT_cur_state[8]_i_2 
       (.I0(\r_gFT_cur_state[8]_i_3_n_0 ),
        .I1(\Inst_NPM_Toggle_TIMER/rReady ),
        .I2(wPM_LastStep_PCG_PM[0]),
        .I3(wPM_Ready_PCG_PM[5]),
        .I4(wPM_LastStep_PCG_PM[6]),
        .I5(\Inst_NPM_Toggle_PHY_B_Reset/rReady ),
        .O(\r_gFT_cur_state[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h575757FFFFFFFFFF)) 
    \r_gFT_cur_state[8]_i_3 
       (.I0(wPM_Ready_PCG_PM[2]),
        .I1(Inst_NPM_Toggle_Top_n_48),
        .I2(wPM_LastStep_PCG_PM[1]),
        .I3(\Inst_NPM_Toggle_PIR/rReady ),
        .I4(wPM_LastStep_PCG_PM[4]),
        .I5(wPM_Ready_PCG_PM[3]),
        .O(\r_gFT_cur_state[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h00FF00FD)) 
    \r_pTF_cur_state[2]_i_4 
       (.I0(iTargetID[2]),
        .I1(iTargetID[1]),
        .I2(iTargetID[4]),
        .I3(rNANDPOE),
        .I4(iTargetID[3]),
        .O(\r_pTF_cur_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA800A800A8000000)) 
    \r_rST_cur_state[10]_i_5 
       (.I0(wPM_Ready_PCG_PM[5]),
        .I1(wPM_LastStep_PCG_PM[6]),
        .I2(\Inst_NPM_Toggle_PHY_B_Reset/rReady ),
        .I3(wPM_Ready_PCG_PM[3]),
        .I4(wPM_LastStep_PCG_PM[4]),
        .I5(\Inst_NPM_Toggle_PIR/rReady ),
        .O(\r_rST_cur_state[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111010)) 
    \r_rST_cur_state[11]_i_3 
       (.I0(\r_rST_cur_state[11]_i_5_n_0 ),
        .I1(\r_rST_cur_state[11]_i_6_n_0 ),
        .I2(\Inst_NPM_Toggle_TIMER/rReady ),
        .I3(Inst_NPM_Toggle_Top_n_104),
        .I4(Inst_NPM_Toggle_Top_n_140),
        .I5(\r_rST_cur_state[11]_i_8_n_0 ),
        .O(\bCMD_MNC_readST/wPBRReady ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h55F7)) 
    \r_rST_cur_state[11]_i_5 
       (.I0(wPM_Ready_PCG_PM[3]),
        .I1(Inst_NPM_Toggle_Top_n_72),
        .I2(Inst_NPM_Toggle_Top_n_139),
        .I3(\Inst_NPM_Toggle_PIR/rReady ),
        .O(\r_rST_cur_state[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FF7FFFFF)) 
    \r_rST_cur_state[11]_i_6 
       (.I0(wPM_Ready_PCG_PM[5]),
        .I1(Inst_NPM_Toggle_Top_n_138),
        .I2(\Inst_NPM_Toggle_PHY_B_Reset/rTimer [6]),
        .I3(\Inst_NPM_Toggle_PHY_B_Reset/rTimer [7]),
        .I4(Inst_NPM_Toggle_Top_n_135),
        .I5(\Inst_NPM_Toggle_PHY_B_Reset/rReady ),
        .O(\r_rST_cur_state[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    \r_rST_cur_state[11]_i_8 
       (.I0(Inst_NPM_Toggle_Top_n_45),
        .I1(Inst_NPM_Toggle_Top_n_46),
        .I2(Inst_NPM_Toggle_Top_n_47),
        .I3(Inst_NPM_Toggle_Top_n_48),
        .I4(wPM_Ready_PCG_PM[2]),
        .O(\r_rST_cur_state[11]_i_8_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_BNC_B_erase
   (D,
    Q,
    iOpcode_0_sp_1,
    wBNC_B_erase_PM_CASelect,
    \FSM_onehot_rCurState_reg[3]_0 ,
    \FSM_onehot_rCurState_reg[6]_0 ,
    \FSM_onehot_rCurState_reg[7]_0 ,
    \FSM_onehot_rCurState_reg[7]_1 ,
    \rCAData_reg[0]_0 ,
    \rCAData_reg[2]_0 ,
    \FSM_onehot_rCurState_reg[9]_0 ,
    \rCAData_reg[5]_0 ,
    \FSM_onehot_rCurState_reg[9]_1 ,
    \FSM_onehot_rCurState_reg[9]_2 ,
    \rCAData_reg[4]_0 ,
    rCMDReady_reg,
    rCMDReady_reg_0,
    rCMDReady_reg_1,
    \rTargetWay_reg[0]_0 ,
    \rTargetWay_reg[7]_0 ,
    iReset,
    iSystemClock,
    rMultiplaneSuspend_reg_0,
    \FSM_onehot_rCurState_reg[7]_2 ,
    \rCAData_reg[7]_0 ,
    \rCAData_reg[6]_0 ,
    \rCAData_reg[6]_1 ,
    iSourceID,
    rEraseResume_reg_0,
    wPM_LastStep_PCG_PM,
    \FSM_onehot_rCurState_reg[6]_1 ,
    \FSM_onehot_rCurState_reg[5]_0 ,
    iOpcode,
    iTargetID,
    \FSM_onehot_rCurState_reg[1]_0 ,
    \rNumOfCommand[3]_i_3 ,
    \rNumOfCommand[3]_i_3_0 ,
    \rNumOfCommand[3]_i_3_1 ,
    \rNumOfCommand[3]_i_3_2 ,
    \rNumOfCommand[1]_i_4 ,
    wBNC_P_prog_PM_NumOfData,
    \rNumOfCommand[1]_i_4_0 ,
    \rNumOfCommand[1]_i_4_1 ,
    \rNumOfCommand[2]_i_3 ,
    \rNumOfCommand[0]_i_3 ,
    \rNumOfCommand[0]_i_3_0 ,
    CABuffer_i_9,
    CABuffer_i_9_0,
    \rPO_ChipEnable[14]_i_2 ,
    CABuffer_i_6,
    wBNC_P_prog_PM_CAData,
    CABuffer_i_12_0,
    CABuffer_i_4,
    CABuffer_i_4_0,
    CABuffer_i_2,
    CABuffer_i_3,
    \rPO_ChipEnable[10]_i_2 ,
    \rPO_ChipEnable[11]_i_2 ,
    \rPO_ChipEnable[14]_i_2_0 ,
    \rPO_ChipEnable[14]_i_3_0 ,
    \rPO_ChipEnable[14]_i_3_1 ,
    \rTargetWay_reg[7]_1 ,
    \rRowAddress_reg[23]_0 );
  output [0:0]D;
  output [3:0]Q;
  output iOpcode_0_sp_1;
  output wBNC_B_erase_PM_CASelect;
  output \FSM_onehot_rCurState_reg[3]_0 ;
  output \FSM_onehot_rCurState_reg[6]_0 ;
  output \FSM_onehot_rCurState_reg[7]_0 ;
  output \FSM_onehot_rCurState_reg[7]_1 ;
  output \rCAData_reg[0]_0 ;
  output [1:0]\rCAData_reg[2]_0 ;
  output \FSM_onehot_rCurState_reg[9]_0 ;
  output \rCAData_reg[5]_0 ;
  output \FSM_onehot_rCurState_reg[9]_1 ;
  output \FSM_onehot_rCurState_reg[9]_2 ;
  output \rCAData_reg[4]_0 ;
  output rCMDReady_reg;
  output rCMDReady_reg_0;
  output rCMDReady_reg_1;
  output \rTargetWay_reg[0]_0 ;
  output [3:0]\rTargetWay_reg[7]_0 ;
  input iReset;
  input iSystemClock;
  input [1:0]rMultiplaneSuspend_reg_0;
  input \FSM_onehot_rCurState_reg[7]_2 ;
  input \rCAData_reg[7]_0 ;
  input \rCAData_reg[6]_0 ;
  input \rCAData_reg[6]_1 ;
  input [0:0]iSourceID;
  input rEraseResume_reg_0;
  input [1:0]wPM_LastStep_PCG_PM;
  input \FSM_onehot_rCurState_reg[6]_1 ;
  input [0:0]\FSM_onehot_rCurState_reg[5]_0 ;
  input [3:0]iOpcode;
  input [3:0]iTargetID;
  input \FSM_onehot_rCurState_reg[1]_0 ;
  input \rNumOfCommand[3]_i_3 ;
  input [0:0]\rNumOfCommand[3]_i_3_0 ;
  input \rNumOfCommand[3]_i_3_1 ;
  input \rNumOfCommand[3]_i_3_2 ;
  input \rNumOfCommand[1]_i_4 ;
  input [0:0]wBNC_P_prog_PM_NumOfData;
  input [0:0]\rNumOfCommand[1]_i_4_0 ;
  input [0:0]\rNumOfCommand[1]_i_4_1 ;
  input \rNumOfCommand[2]_i_3 ;
  input \rNumOfCommand[0]_i_3 ;
  input \rNumOfCommand[0]_i_3_0 ;
  input CABuffer_i_9;
  input CABuffer_i_9_0;
  input \rPO_ChipEnable[14]_i_2 ;
  input CABuffer_i_6;
  input [3:0]wBNC_P_prog_PM_CAData;
  input [3:0]CABuffer_i_12_0;
  input CABuffer_i_4;
  input CABuffer_i_4_0;
  input CABuffer_i_2;
  input CABuffer_i_3;
  input \rPO_ChipEnable[10]_i_2 ;
  input \rPO_ChipEnable[11]_i_2 ;
  input \rPO_ChipEnable[14]_i_2_0 ;
  input [3:0]\rPO_ChipEnable[14]_i_3_0 ;
  input [3:0]\rPO_ChipEnable[14]_i_3_1 ;
  input [7:0]\rTargetWay_reg[7]_1 ;
  input [23:0]\rRowAddress_reg[23]_0 ;

  wire [3:0]CABuffer_i_12_0;
  wire CABuffer_i_2;
  wire CABuffer_i_3;
  wire CABuffer_i_32_n_0;
  wire CABuffer_i_35_n_0;
  wire CABuffer_i_4;
  wire CABuffer_i_44_n_0;
  wire CABuffer_i_4_0;
  wire CABuffer_i_6;
  wire CABuffer_i_9;
  wire CABuffer_i_9_0;
  wire [0:0]D;
  wire \FSM_onehot_rCurState[0]_i_1__3_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_1__3_n_0 ;
  wire \FSM_onehot_rCurState[2]_i_1__3_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_1__0_n_0 ;
  wire \FSM_onehot_rCurState[6]_i_1__0_n_0 ;
  wire \FSM_onehot_rCurState[6]_i_4_n_0 ;
  wire \FSM_onehot_rCurState[7]_i_1__0_n_0 ;
  wire \FSM_onehot_rCurState_reg[1]_0 ;
  wire \FSM_onehot_rCurState_reg[3]_0 ;
  wire [0:0]\FSM_onehot_rCurState_reg[5]_0 ;
  wire \FSM_onehot_rCurState_reg[6]_0 ;
  wire \FSM_onehot_rCurState_reg[6]_1 ;
  wire \FSM_onehot_rCurState_reg[7]_0 ;
  wire \FSM_onehot_rCurState_reg[7]_1 ;
  wire \FSM_onehot_rCurState_reg[7]_2 ;
  wire \FSM_onehot_rCurState_reg[9]_0 ;
  wire \FSM_onehot_rCurState_reg[9]_1 ;
  wire \FSM_onehot_rCurState_reg[9]_2 ;
  wire \FSM_onehot_rCurState_reg_n_0_[0] ;
  wire \FSM_onehot_rCurState_reg_n_0_[1] ;
  wire \FSM_onehot_rCurState_reg_n_0_[2] ;
  wire \FSM_onehot_rCurState_reg_n_0_[4] ;
  wire \FSM_onehot_rCurState_reg_n_0_[8] ;
  wire \FSM_onehot_rCurState_reg_n_0_[9] ;
  wire [3:0]Q;
  wire [0:0]data0;
  wire [7:0]data2;
  wire [7:0]data3;
  wire [3:0]iOpcode;
  wire iOpcode_0_sn_1;
  wire iReset;
  wire [0:0]iSourceID;
  wire iSystemClock;
  wire [3:0]iTargetID;
  wire \rCAData[0]_i_1_n_0 ;
  wire \rCAData[0]_i_2_n_0 ;
  wire \rCAData[1]_i_1_n_0 ;
  wire \rCAData[1]_i_2_n_0 ;
  wire \rCAData[1]_i_3__0_n_0 ;
  wire \rCAData[1]_i_4_n_0 ;
  wire \rCAData[2]_i_1_n_0 ;
  wire \rCAData[2]_i_2_n_0 ;
  wire \rCAData[3]_i_1_n_0 ;
  wire \rCAData[3]_i_2__0_n_0 ;
  wire \rCAData[3]_i_3_n_0 ;
  wire \rCAData[3]_i_4_n_0 ;
  wire \rCAData[4]_i_1_n_0 ;
  wire \rCAData[4]_i_2__0_n_0 ;
  wire \rCAData[5]_i_1_n_0 ;
  wire \rCAData[5]_i_2_n_0 ;
  wire \rCAData[6]_i_1_n_0 ;
  wire \rCAData[6]_i_2_n_0 ;
  wire \rCAData[6]_i_3_n_0 ;
  wire \rCAData[6]_i_4_n_0 ;
  wire \rCAData[6]_i_5_n_0 ;
  wire \rCAData[7]_i_10__0_n_0 ;
  wire \rCAData[7]_i_11_n_0 ;
  wire \rCAData[7]_i_1_n_0 ;
  wire \rCAData[7]_i_2_n_0 ;
  wire \rCAData[7]_i_3__0_n_0 ;
  wire \rCAData[7]_i_4_n_0 ;
  wire \rCAData[7]_i_5_n_0 ;
  wire \rCAData[7]_i_6__0_n_0 ;
  wire \rCAData[7]_i_7_n_0 ;
  wire \rCAData_reg[0]_0 ;
  wire [1:0]\rCAData_reg[2]_0 ;
  wire \rCAData_reg[4]_0 ;
  wire \rCAData_reg[5]_0 ;
  wire \rCAData_reg[6]_0 ;
  wire \rCAData_reg[6]_1 ;
  wire \rCAData_reg[7]_0 ;
  wire rCMDReady_reg;
  wire rCMDReady_reg_0;
  wire rCMDReady_reg_1;
  wire rDoNotCommit;
  wire rEraseResume_reg_0;
  wire rMultiplaneSuspend;
  wire [1:0]rMultiplaneSuspend_reg_0;
  wire \rNumOfCommand[0]_i_3 ;
  wire \rNumOfCommand[0]_i_3_0 ;
  wire \rNumOfCommand[1]_i_4 ;
  wire [0:0]\rNumOfCommand[1]_i_4_0 ;
  wire [0:0]\rNumOfCommand[1]_i_4_1 ;
  wire \rNumOfCommand[1]_i_9_n_0 ;
  wire \rNumOfCommand[2]_i_3 ;
  wire \rNumOfCommand[3]_i_3 ;
  wire [0:0]\rNumOfCommand[3]_i_3_0 ;
  wire \rNumOfCommand[3]_i_3_1 ;
  wire \rNumOfCommand[3]_i_3_2 ;
  wire \rNumOfCommand[3]_i_6_n_0 ;
  wire \rPO_ChipEnable[10]_i_2 ;
  wire \rPO_ChipEnable[10]_i_6_n_0 ;
  wire \rPO_ChipEnable[11]_i_2 ;
  wire \rPO_ChipEnable[11]_i_6_n_0 ;
  wire \rPO_ChipEnable[14]_i_2 ;
  wire \rPO_ChipEnable[14]_i_2_0 ;
  wire [3:0]\rPO_ChipEnable[14]_i_3_0 ;
  wire [3:0]\rPO_ChipEnable[14]_i_3_1 ;
  wire \rPO_ChipEnable[14]_i_6_n_0 ;
  wire [23:0]\rRowAddress_reg[23]_0 ;
  wire \rRowAddress_reg_n_0_[0] ;
  wire \rRowAddress_reg_n_0_[1] ;
  wire \rRowAddress_reg_n_0_[2] ;
  wire \rRowAddress_reg_n_0_[3] ;
  wire \rRowAddress_reg_n_0_[4] ;
  wire \rRowAddress_reg_n_0_[5] ;
  wire \rRowAddress_reg_n_0_[6] ;
  wire \rRowAddress_reg_n_0_[7] ;
  wire rTargetWay0;
  wire \rTargetWay_reg[0]_0 ;
  wire [3:0]\rTargetWay_reg[7]_0 ;
  wire [7:0]\rTargetWay_reg[7]_1 ;
  wire [7:0]wBNC_B_erase_PM_CAData;
  wire wBNC_B_erase_PM_CASelect;
  wire [6:0]wBNC_B_erase_PM_TargetWay;
  wire [3:0]wBNC_P_prog_PM_CAData;
  wire [0:0]wBNC_P_prog_PM_NumOfData;
  wire [1:0]wPM_LastStep_PCG_PM;

  assign iOpcode_0_sp_1 = iOpcode_0_sn_1;
  LUT6 #(
    .INIT(64'h000000000000BFFF)) 
    CABuffer_i_12
       (.I0(CABuffer_i_2),
        .I1(\rNumOfCommand[1]_i_4_0 ),
        .I2(Q[2]),
        .I3(\rNumOfCommand[1]_i_4 ),
        .I4(CABuffer_i_32_n_0),
        .I5(\rPO_ChipEnable[14]_i_2 ),
        .O(\FSM_onehot_rCurState_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h000000000000BFFF)) 
    CABuffer_i_14
       (.I0(CABuffer_i_3),
        .I1(\rNumOfCommand[1]_i_4_0 ),
        .I2(Q[2]),
        .I3(\rNumOfCommand[1]_i_4 ),
        .I4(CABuffer_i_35_n_0),
        .I5(\rPO_ChipEnable[14]_i_2 ),
        .O(\FSM_onehot_rCurState_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0800)) 
    CABuffer_i_16
       (.I0(CABuffer_i_4),
        .I1(wBNC_B_erase_PM_CAData[5]),
        .I2(Q[2]),
        .I3(\rNumOfCommand[1]_i_4 ),
        .I4(CABuffer_i_4_0),
        .I5(\rPO_ChipEnable[14]_i_2 ),
        .O(\rCAData_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h000000000000BFFF)) 
    CABuffer_i_20
       (.I0(CABuffer_i_6),
        .I1(\rNumOfCommand[1]_i_4_0 ),
        .I2(Q[2]),
        .I3(\rNumOfCommand[1]_i_4 ),
        .I4(CABuffer_i_44_n_0),
        .I5(\rPO_ChipEnable[14]_i_2 ),
        .O(\FSM_onehot_rCurState_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0800)) 
    CABuffer_i_26
       (.I0(CABuffer_i_9),
        .I1(wBNC_B_erase_PM_CAData[0]),
        .I2(Q[2]),
        .I3(\rNumOfCommand[1]_i_4 ),
        .I4(CABuffer_i_9_0),
        .I5(\rPO_ChipEnable[14]_i_2 ),
        .O(\rCAData_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h101010D01F1F1FDF)) 
    CABuffer_i_32
       (.I0(wBNC_B_erase_PM_CAData[7]),
        .I1(Q[2]),
        .I2(\rNumOfCommand[1]_i_4 ),
        .I3(wBNC_P_prog_PM_CAData[3]),
        .I4(\rNumOfCommand[1]_i_4_0 ),
        .I5(CABuffer_i_12_0[3]),
        .O(CABuffer_i_32_n_0));
  LUT6 #(
    .INIT(64'h101010D01F1F1FDF)) 
    CABuffer_i_35
       (.I0(wBNC_B_erase_PM_CAData[6]),
        .I1(Q[2]),
        .I2(\rNumOfCommand[1]_i_4 ),
        .I3(wBNC_P_prog_PM_CAData[2]),
        .I4(\rNumOfCommand[1]_i_4_0 ),
        .I5(CABuffer_i_12_0[2]),
        .O(CABuffer_i_35_n_0));
  LUT6 #(
    .INIT(64'h101010D01F1F1FDF)) 
    CABuffer_i_41
       (.I0(wBNC_B_erase_PM_CAData[4]),
        .I1(Q[2]),
        .I2(\rNumOfCommand[1]_i_4 ),
        .I3(wBNC_P_prog_PM_CAData[1]),
        .I4(\rNumOfCommand[1]_i_4_0 ),
        .I5(CABuffer_i_12_0[1]),
        .O(\rCAData_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h101010D01F1F1FDF)) 
    CABuffer_i_44
       (.I0(wBNC_B_erase_PM_CAData[3]),
        .I1(Q[2]),
        .I2(\rNumOfCommand[1]_i_4 ),
        .I3(wBNC_P_prog_PM_CAData[0]),
        .I4(\rNumOfCommand[1]_i_4_0 ),
        .I5(CABuffer_i_12_0[0]),
        .O(CABuffer_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_rCurState[0]_i_1__3 
       (.I0(data0),
        .I1(\FSM_onehot_rCurState_reg[1]_0 ),
        .O(\FSM_onehot_rCurState[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_rCurState[1]_i_1__3 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .I1(data0),
        .I2(\FSM_onehot_rCurState_reg[1]_0 ),
        .O(\FSM_onehot_rCurState[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_rCurState[2]_i_1__3 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[9] ),
        .I1(rDoNotCommit),
        .O(\FSM_onehot_rCurState[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \FSM_onehot_rCurState[3]_i_1__0 
       (.I0(wPM_LastStep_PCG_PM[1]),
        .I1(Q[0]),
        .I2(rDoNotCommit),
        .I3(\FSM_onehot_rCurState_reg_n_0_[9] ),
        .I4(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .O(\FSM_onehot_rCurState[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_rCurState[6]_i_1__0 
       (.I0(Q[1]),
        .I1(wPM_LastStep_PCG_PM[0]),
        .I2(\FSM_onehot_rCurState_reg[6]_1 ),
        .I3(Q[2]),
        .O(\FSM_onehot_rCurState[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \FSM_onehot_rCurState[6]_i_3 
       (.I0(iOpcode[0]),
        .I1(rEraseResume_reg_0),
        .I2(iTargetID[1]),
        .I3(iOpcode[1]),
        .I4(iTargetID[0]),
        .I5(\FSM_onehot_rCurState[6]_i_4_n_0 ),
        .O(iOpcode_0_sn_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_rCurState[6]_i_4 
       (.I0(iOpcode[2]),
        .I1(iTargetID[3]),
        .I2(rEraseResume_reg_0),
        .I3(iOpcode[3]),
        .I4(iTargetID[2]),
        .O(\FSM_onehot_rCurState[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_rCurState[7]_i_1__0 
       (.I0(rTargetWay0),
        .I1(Q[3]),
        .I2(\FSM_onehot_rCurState_reg[7]_2 ),
        .O(\FSM_onehot_rCurState[7]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1__3_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[1]_i_1__3_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[2]_i_1__3_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[3]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[5]_0 ),
        .Q(Q[1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[6]_i_1__0_n_0 ),
        .Q(Q[2]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[7]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[9] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[9] ),
        .R(iReset));
  LUT6 #(
    .INIT(64'h0000A0A080808A80)) 
    \rCAData[0]_i_1 
       (.I0(\rCAData[7]_i_2_n_0 ),
        .I1(\rCAData[0]_i_2_n_0 ),
        .I2(\rCAData[6]_i_4_n_0 ),
        .I3(data3[0]),
        .I4(\rCAData[6]_i_3_n_0 ),
        .I5(\rCAData[7]_i_5_n_0 ),
        .O(\rCAData[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000002A)) 
    \rCAData[0]_i_2 
       (.I0(\rRowAddress_reg_n_0_[0] ),
        .I1(\FSM_onehot_rCurState_reg[7]_2 ),
        .I2(Q[3]),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_7_n_0 ),
        .I5(data2[0]),
        .O(\rCAData[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000A8AAAAAAAA)) 
    \rCAData[1]_i_1 
       (.I0(\rCAData[7]_i_2_n_0 ),
        .I1(\rCAData[3]_i_2__0_n_0 ),
        .I2(data2[1]),
        .I3(\rCAData[1]_i_2_n_0 ),
        .I4(\rCAData[1]_i_3__0_n_0 ),
        .I5(\rCAData[1]_i_4_n_0 ),
        .O(\rCAData[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \rCAData[1]_i_2 
       (.I0(\rCAData[7]_i_5_n_0 ),
        .I1(data3[1]),
        .I2(\rCAData[6]_i_4_n_0 ),
        .O(\rCAData[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000011101110111)) 
    \rCAData[1]_i_3__0 
       (.I0(\rCAData[7]_i_7_n_0 ),
        .I1(rTargetWay0),
        .I2(Q[3]),
        .I3(\FSM_onehot_rCurState_reg[7]_2 ),
        .I4(\rCAData[6]_i_4_n_0 ),
        .I5(\rRowAddress_reg_n_0_[1] ),
        .O(\rCAData[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABBB)) 
    \rCAData[1]_i_4 
       (.I0(\rCAData[7]_i_10__0_n_0 ),
        .I1(rMultiplaneSuspend),
        .I2(\FSM_onehot_rCurState_reg[7]_2 ),
        .I3(Q[3]),
        .I4(rTargetWay0),
        .I5(\rCAData[7]_i_7_n_0 ),
        .O(\rCAData[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A080808A80)) 
    \rCAData[2]_i_1 
       (.I0(\rCAData[7]_i_2_n_0 ),
        .I1(\rCAData[2]_i_2_n_0 ),
        .I2(\rCAData[6]_i_4_n_0 ),
        .I3(data3[2]),
        .I4(\rCAData[6]_i_3_n_0 ),
        .I5(\rCAData[7]_i_5_n_0 ),
        .O(\rCAData[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000002A)) 
    \rCAData[2]_i_2 
       (.I0(\rRowAddress_reg_n_0_[2] ),
        .I1(\FSM_onehot_rCurState_reg[7]_2 ),
        .I2(Q[3]),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_7_n_0 ),
        .I5(data2[2]),
        .O(\rCAData[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000A8AAAAAAAA)) 
    \rCAData[3]_i_1 
       (.I0(\rCAData[7]_i_2_n_0 ),
        .I1(\rCAData[3]_i_2__0_n_0 ),
        .I2(data2[3]),
        .I3(\rCAData[3]_i_3_n_0 ),
        .I4(\rCAData[3]_i_4_n_0 ),
        .I5(\rCAData[7]_i_6__0_n_0 ),
        .O(\rCAData[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0111FFFF)) 
    \rCAData[3]_i_2__0 
       (.I0(\rCAData[7]_i_7_n_0 ),
        .I1(rTargetWay0),
        .I2(Q[3]),
        .I3(\FSM_onehot_rCurState_reg[7]_2 ),
        .I4(\rCAData[6]_i_4_n_0 ),
        .O(\rCAData[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \rCAData[3]_i_3 
       (.I0(\rCAData[7]_i_5_n_0 ),
        .I1(data3[3]),
        .I2(\rCAData[6]_i_4_n_0 ),
        .O(\rCAData[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000011101110111)) 
    \rCAData[3]_i_4 
       (.I0(\rCAData[7]_i_7_n_0 ),
        .I1(rTargetWay0),
        .I2(Q[3]),
        .I3(\FSM_onehot_rCurState_reg[7]_2 ),
        .I4(\rCAData[6]_i_4_n_0 ),
        .I5(\rRowAddress_reg_n_0_[3] ),
        .O(\rCAData[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00008880AAAAAAAA)) 
    \rCAData[4]_i_1 
       (.I0(\rCAData[7]_i_2_n_0 ),
        .I1(\rCAData[4]_i_2__0_n_0 ),
        .I2(data3[4]),
        .I3(\rCAData[7]_i_4_n_0 ),
        .I4(\rCAData[7]_i_5_n_0 ),
        .I5(\rCAData[7]_i_6__0_n_0 ),
        .O(\rCAData[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAA8FFFFFFFF)) 
    \rCAData[4]_i_2__0 
       (.I0(data2[4]),
        .I1(\rCAData[7]_i_7_n_0 ),
        .I2(rTargetWay0),
        .I3(\rCAData_reg[7]_0 ),
        .I4(\rRowAddress_reg_n_0_[4] ),
        .I5(\rCAData[6]_i_4_n_0 ),
        .O(\rCAData[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA00AA200020)) 
    \rCAData[5]_i_1 
       (.I0(\rCAData[7]_i_2_n_0 ),
        .I1(\rCAData[6]_i_3_n_0 ),
        .I2(data3[5]),
        .I3(\rCAData[6]_i_4_n_0 ),
        .I4(\rCAData[5]_i_2_n_0 ),
        .I5(\rCAData[7]_i_5_n_0 ),
        .O(\rCAData[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000002A)) 
    \rCAData[5]_i_2 
       (.I0(\rRowAddress_reg_n_0_[5] ),
        .I1(\FSM_onehot_rCurState_reg[7]_2 ),
        .I2(Q[3]),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_7_n_0 ),
        .I5(data2[5]),
        .O(\rCAData[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA0000008888AAA0)) 
    \rCAData[6]_i_1 
       (.I0(\rCAData[7]_i_2_n_0 ),
        .I1(\rCAData[6]_i_2_n_0 ),
        .I2(data3[6]),
        .I3(\rCAData[6]_i_3_n_0 ),
        .I4(\rCAData[6]_i_4_n_0 ),
        .I5(\rCAData[7]_i_5_n_0 ),
        .O(\rCAData[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEA0000002A)) 
    \rCAData[6]_i_2 
       (.I0(\rRowAddress_reg_n_0_[6] ),
        .I1(\FSM_onehot_rCurState_reg[7]_2 ),
        .I2(Q[3]),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_7_n_0 ),
        .I5(data2[6]),
        .O(\rCAData[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000313)) 
    \rCAData[6]_i_3 
       (.I0(\FSM_onehot_rCurState_reg[7]_2 ),
        .I1(rTargetWay0),
        .I2(Q[3]),
        .I3(data0),
        .I4(\rCAData[6]_i_5_n_0 ),
        .I5(\FSM_onehot_rCurState_reg[5]_0 ),
        .O(\rCAData[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEFE)) 
    \rCAData[6]_i_4 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I2(Q[3]),
        .I3(\rCAData_reg[6]_1 ),
        .I4(\rCAData_reg[6]_0 ),
        .I5(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .O(\rCAData[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rCAData[6]_i_5 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .O(\rCAData[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008880AAAAAAAA)) 
    \rCAData[7]_i_1 
       (.I0(\rCAData[7]_i_2_n_0 ),
        .I1(\rCAData[7]_i_3__0_n_0 ),
        .I2(data3[7]),
        .I3(\rCAData[7]_i_4_n_0 ),
        .I4(\rCAData[7]_i_5_n_0 ),
        .I5(\rCAData[7]_i_6__0_n_0 ),
        .O(\rCAData[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00005455FFFFFFFF)) 
    \rCAData[7]_i_10__0 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .I1(\rCAData_reg[6]_0 ),
        .I2(\rCAData_reg[6]_1 ),
        .I3(Q[3]),
        .I4(\rCAData[7]_i_11_n_0 ),
        .I5(\rCAData[7]_i_5_n_0 ),
        .O(\rCAData[7]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rCAData[7]_i_11 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .O(\rCAData[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000D0D0D)) 
    \rCAData[7]_i_2 
       (.I0(Q[1]),
        .I1(wPM_LastStep_PCG_PM[0]),
        .I2(Q[0]),
        .I3(rDoNotCommit),
        .I4(\FSM_onehot_rCurState_reg_n_0_[9] ),
        .I5(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .O(\rCAData[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAA8FFFFFFFF)) 
    \rCAData[7]_i_3__0 
       (.I0(data2[7]),
        .I1(\rCAData[7]_i_7_n_0 ),
        .I2(rTargetWay0),
        .I3(\rCAData_reg[7]_0 ),
        .I4(\rRowAddress_reg_n_0_[7] ),
        .I5(\rCAData[6]_i_4_n_0 ),
        .O(\rCAData[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAAABABAB)) 
    \rCAData[7]_i_4 
       (.I0(\rCAData[6]_i_4_n_0 ),
        .I1(\rCAData[7]_i_7_n_0 ),
        .I2(rTargetWay0),
        .I3(Q[3]),
        .I4(\FSM_onehot_rCurState_reg[7]_2 ),
        .O(\rCAData[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    \rCAData[7]_i_5 
       (.I0(Q[1]),
        .I1(wPM_LastStep_PCG_PM[0]),
        .I2(Q[0]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .I4(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .I5(wBNC_B_erase_PM_CASelect),
        .O(\rCAData[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFFFFFFF)) 
    \rCAData[7]_i_6__0 
       (.I0(\FSM_onehot_rCurState_reg[7]_2 ),
        .I1(Q[3]),
        .I2(rTargetWay0),
        .I3(\rCAData[7]_i_7_n_0 ),
        .I4(\rCAData[7]_i_10__0_n_0 ),
        .I5(rMultiplaneSuspend),
        .O(\rCAData[7]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \rCAData[7]_i_7 
       (.I0(\FSM_onehot_rCurState_reg[5]_0 ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .I3(data0),
        .I4(Q[3]),
        .O(\rCAData[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rCAData[7]_i_9 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[9] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .O(wBNC_B_erase_PM_CASelect));
  FDRE \rCAData_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rCAData[0]_i_1_n_0 ),
        .Q(wBNC_B_erase_PM_CAData[0]),
        .R(iReset));
  FDRE \rCAData_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rCAData[1]_i_1_n_0 ),
        .Q(\rCAData_reg[2]_0 [0]),
        .R(iReset));
  FDRE \rCAData_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rCAData[2]_i_1_n_0 ),
        .Q(\rCAData_reg[2]_0 [1]),
        .R(iReset));
  FDRE \rCAData_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rCAData[3]_i_1_n_0 ),
        .Q(wBNC_B_erase_PM_CAData[3]),
        .R(iReset));
  FDRE \rCAData_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rCAData[4]_i_1_n_0 ),
        .Q(wBNC_B_erase_PM_CAData[4]),
        .R(iReset));
  FDRE \rCAData_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rCAData[5]_i_1_n_0 ),
        .Q(wBNC_B_erase_PM_CAData[5]),
        .R(iReset));
  FDRE \rCAData_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rCAData[6]_i_1_n_0 ),
        .Q(wBNC_B_erase_PM_CAData[6]),
        .R(iReset));
  FDRE \rCAData_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rCAData[7]_i_1_n_0 ),
        .Q(wBNC_B_erase_PM_CAData[7]),
        .R(iReset));
  FDRE rDoNotCommit_reg
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(rMultiplaneSuspend_reg_0[0]),
        .Q(rDoNotCommit),
        .R(iReset));
  LUT2 #(
    .INIT(4'h2)) 
    rEraseResume_i_1
       (.I0(Q[2]),
        .I1(\FSM_onehot_rCurState_reg[6]_1 ),
        .O(rTargetWay0));
  LUT2 #(
    .INIT(4'h2)) 
    rEraseResume_i_2
       (.I0(iSourceID),
        .I1(rEraseResume_reg_0),
        .O(D));
  FDRE rEraseResume_reg
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(D),
        .Q(data0),
        .R(iReset));
  FDRE rMultiplaneSuspend_reg
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(rMultiplaneSuspend_reg_0[1]),
        .Q(rMultiplaneSuspend),
        .R(iReset));
  LUT6 #(
    .INIT(64'hFFFFFFFF55454555)) 
    \rNumOfCommand[0]_i_4 
       (.I0(\rNumOfCommand[0]_i_3 ),
        .I1(\rNumOfCommand[3]_i_6_n_0 ),
        .I2(Q[3]),
        .I3(rDoNotCommit),
        .I4(data0),
        .I5(\rNumOfCommand[0]_i_3_0 ),
        .O(\FSM_onehot_rCurState_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hEFEFEFAFEAEAEAAA)) 
    \rNumOfCommand[1]_i_6 
       (.I0(\rNumOfCommand[1]_i_9_n_0 ),
        .I1(Q[2]),
        .I2(\rNumOfCommand[1]_i_4 ),
        .I3(wBNC_P_prog_PM_NumOfData),
        .I4(\rNumOfCommand[1]_i_4_0 ),
        .I5(\rNumOfCommand[1]_i_4_1 ),
        .O(\FSM_onehot_rCurState_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF400000)) 
    \rNumOfCommand[1]_i_9 
       (.I0(data0),
        .I1(rDoNotCommit),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\rNumOfCommand[1]_i_4 ),
        .I5(Q[2]),
        .O(\rNumOfCommand[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00008A8A0000)) 
    \rNumOfCommand[2]_i_5 
       (.I0(Q[3]),
        .I1(data0),
        .I2(rDoNotCommit),
        .I3(\rNumOfCommand[2]_i_3 ),
        .I4(\rNumOfCommand[1]_i_4 ),
        .I5(Q[2]),
        .O(\FSM_onehot_rCurState_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA000000)) 
    \rNumOfCommand[3]_i_4 
       (.I0(\rNumOfCommand[3]_i_3 ),
        .I1(\rNumOfCommand[3]_i_6_n_0 ),
        .I2(Q[0]),
        .I3(\rNumOfCommand[3]_i_3_0 ),
        .I4(\rNumOfCommand[3]_i_3_1 ),
        .I5(\rNumOfCommand[3]_i_3_2 ),
        .O(\FSM_onehot_rCurState_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rNumOfCommand[3]_i_6 
       (.I0(Q[2]),
        .I1(\rNumOfCommand[1]_i_4 ),
        .O(\rNumOfCommand[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
    \rPO_ChipEnable[10]_i_3 
       (.I0(\rPO_ChipEnable[10]_i_2 ),
        .I1(\rNumOfCommand[1]_i_4 ),
        .I2(Q[2]),
        .I3(\rNumOfCommand[1]_i_4_0 ),
        .I4(\rPO_ChipEnable[10]_i_6_n_0 ),
        .I5(\rPO_ChipEnable[14]_i_2 ),
        .O(rCMDReady_reg));
  LUT6 #(
    .INIT(64'h000F333355553333)) 
    \rPO_ChipEnable[10]_i_6 
       (.I0(wBNC_B_erase_PM_TargetWay[2]),
        .I1(\rPO_ChipEnable[14]_i_3_1 [1]),
        .I2(\rNumOfCommand[1]_i_4_0 ),
        .I3(\rPO_ChipEnable[14]_i_3_0 [1]),
        .I4(\rNumOfCommand[1]_i_4 ),
        .I5(Q[2]),
        .O(\rPO_ChipEnable[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
    \rPO_ChipEnable[11]_i_3 
       (.I0(\rPO_ChipEnable[11]_i_2 ),
        .I1(\rNumOfCommand[1]_i_4 ),
        .I2(Q[2]),
        .I3(\rNumOfCommand[1]_i_4_0 ),
        .I4(\rPO_ChipEnable[11]_i_6_n_0 ),
        .I5(\rPO_ChipEnable[14]_i_2 ),
        .O(rCMDReady_reg_0));
  LUT6 #(
    .INIT(64'h000F333355553333)) 
    \rPO_ChipEnable[11]_i_6 
       (.I0(wBNC_B_erase_PM_TargetWay[3]),
        .I1(\rPO_ChipEnable[14]_i_3_1 [2]),
        .I2(\rNumOfCommand[1]_i_4_0 ),
        .I3(\rPO_ChipEnable[14]_i_3_0 [2]),
        .I4(\rNumOfCommand[1]_i_4 ),
        .I5(Q[2]),
        .O(\rPO_ChipEnable[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
    \rPO_ChipEnable[14]_i_3 
       (.I0(\rPO_ChipEnable[14]_i_2_0 ),
        .I1(\rNumOfCommand[1]_i_4 ),
        .I2(Q[2]),
        .I3(\rNumOfCommand[1]_i_4_0 ),
        .I4(\rPO_ChipEnable[14]_i_6_n_0 ),
        .I5(\rPO_ChipEnable[14]_i_2 ),
        .O(rCMDReady_reg_1));
  LUT6 #(
    .INIT(64'h000F333355553333)) 
    \rPO_ChipEnable[14]_i_6 
       (.I0(wBNC_B_erase_PM_TargetWay[6]),
        .I1(\rPO_ChipEnable[14]_i_3_1 [3]),
        .I2(\rNumOfCommand[1]_i_4_0 ),
        .I3(\rPO_ChipEnable[14]_i_3_0 [3]),
        .I4(\rNumOfCommand[1]_i_4 ),
        .I5(Q[2]),
        .O(\rPO_ChipEnable[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h101010D01F1F1FDF)) 
    \rPO_ChipEnable[8]_i_6 
       (.I0(wBNC_B_erase_PM_TargetWay[0]),
        .I1(Q[2]),
        .I2(\rNumOfCommand[1]_i_4 ),
        .I3(\rPO_ChipEnable[14]_i_3_0 [0]),
        .I4(\rNumOfCommand[1]_i_4_0 ),
        .I5(\rPO_ChipEnable[14]_i_3_1 [0]),
        .O(\rTargetWay_reg[0]_0 ));
  FDRE \rRowAddress_reg[0] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [0]),
        .Q(\rRowAddress_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rRowAddress_reg[10] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [10]),
        .Q(data2[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[11] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [11]),
        .Q(data2[3]),
        .R(iReset));
  FDRE \rRowAddress_reg[12] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [12]),
        .Q(data2[4]),
        .R(iReset));
  FDRE \rRowAddress_reg[13] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [13]),
        .Q(data2[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[14] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [14]),
        .Q(data2[6]),
        .R(iReset));
  FDRE \rRowAddress_reg[15] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [15]),
        .Q(data2[7]),
        .R(iReset));
  FDRE \rRowAddress_reg[16] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [16]),
        .Q(data3[0]),
        .R(iReset));
  FDRE \rRowAddress_reg[17] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [17]),
        .Q(data3[1]),
        .R(iReset));
  FDRE \rRowAddress_reg[18] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [18]),
        .Q(data3[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[19] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [19]),
        .Q(data3[3]),
        .R(iReset));
  FDRE \rRowAddress_reg[1] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [1]),
        .Q(\rRowAddress_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rRowAddress_reg[20] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [20]),
        .Q(data3[4]),
        .R(iReset));
  FDRE \rRowAddress_reg[21] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [21]),
        .Q(data3[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[22] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [22]),
        .Q(data3[6]),
        .R(iReset));
  FDRE \rRowAddress_reg[23] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [23]),
        .Q(data3[7]),
        .R(iReset));
  FDRE \rRowAddress_reg[2] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [2]),
        .Q(\rRowAddress_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rRowAddress_reg[3] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [3]),
        .Q(\rRowAddress_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rRowAddress_reg[4] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [4]),
        .Q(\rRowAddress_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rRowAddress_reg[5] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [5]),
        .Q(\rRowAddress_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rRowAddress_reg[6] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [6]),
        .Q(\rRowAddress_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rRowAddress_reg[7] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [7]),
        .Q(\rRowAddress_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rRowAddress_reg[8] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [8]),
        .Q(data2[0]),
        .R(iReset));
  FDRE \rRowAddress_reg[9] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [9]),
        .Q(data2[1]),
        .R(iReset));
  FDRE \rTargetWay_reg[0] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [0]),
        .Q(wBNC_B_erase_PM_TargetWay[0]),
        .R(iReset));
  FDRE \rTargetWay_reg[1] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [1]),
        .Q(\rTargetWay_reg[7]_0 [0]),
        .R(iReset));
  FDRE \rTargetWay_reg[2] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [2]),
        .Q(wBNC_B_erase_PM_TargetWay[2]),
        .R(iReset));
  FDRE \rTargetWay_reg[3] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [3]),
        .Q(wBNC_B_erase_PM_TargetWay[3]),
        .R(iReset));
  FDRE \rTargetWay_reg[4] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [4]),
        .Q(\rTargetWay_reg[7]_0 [1]),
        .R(iReset));
  FDRE \rTargetWay_reg[5] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [5]),
        .Q(\rTargetWay_reg[7]_0 [2]),
        .R(iReset));
  FDRE \rTargetWay_reg[6] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [6]),
        .Q(wBNC_B_erase_PM_TargetWay[6]),
        .R(iReset));
  FDRE \rTargetWay_reg[7] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [7]),
        .Q(\rTargetWay_reg[7]_0 [3]),
        .R(iReset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_BNC_P_program
   (rCMDReady_reg,
    \FSM_onehot_rCurState_reg[9]_0 ,
    \FSM_onehot_rCurState_reg[9]_1 ,
    Q,
    D,
    \iSourceID[4] ,
    \FSM_onehot_rCurState_reg[8]_0 ,
    wPM_PCommand_PCG_PM,
    rNANDPOE_reg,
    wBNC_P_prog_PM_NumOfData,
    rCAData,
    wBNC_P_prog_PM_CAData,
    \rOpcode_reg[1]_0 ,
    \FSM_onehot_rCurState_reg[7]_0 ,
    \FSM_onehot_rCurState_reg[8]_1 ,
    \rPM_PCommandOption_reg[2] ,
    \FSM_onehot_rCurState_reg[3]_0 ,
    rCMDReady_reg_0,
    \rPM_PCommand_reg[0] ,
    \rPM_PCommandOption_reg[0] ,
    \FSM_onehot_rCurState_reg[9]_2 ,
    \FSM_onehot_rCurState_reg[9]_3 ,
    \FSM_onehot_rCurState_reg[8]_2 ,
    \FSM_onehot_rCurState_reg[9]_4 ,
    \FSM_onehot_rCurState_reg[8]_3 ,
    \FSM_onehot_rCurState_reg[9]_5 ,
    \FSM_onehot_rCurState_reg[8]_4 ,
    \FSM_onehot_rCurState_reg[9]_6 ,
    \FSM_onehot_rCurState_reg[8]_5 ,
    \rPM_NumOfData_reg[7] ,
    \rTrfLength_reg[4]_0 ,
    \FSM_onehot_rCurState_reg[9]_7 ,
    \FSM_onehot_rCurState_reg[9]_8 ,
    \FSM_onehot_rCurState_reg[9]_9 ,
    \FSM_onehot_rCurState_reg[9]_10 ,
    \rTargetWay_reg[7]_0 ,
    \rNumOfCommand_reg[5] ,
    \rNumOfCommand_reg[5]_0 ,
    \rNumOfCommand_reg[5]_1 ,
    \rNumOfCommand_reg[5]_2 ,
    \rNumOfData[15]_i_4 ,
    \rNumOfCommand[3]_i_4 ,
    \rLCH_cur_state[2]_i_5 ,
    \rPCommand_reg[2] ,
    iLength,
    \rTrfLength_reg[6]_0 ,
    \rTrfLength_reg[11]_0 ,
    iSourceID,
    \rSourceID_reg[4]_0 ,
    wPBR_Start0__0,
    rPM_ONOFF_reg,
    wPM_LastStep_PCG_PM,
    \FSM_onehot_rCurState_reg[9]_11 ,
    iTargetID,
    iOpcode,
    \FSM_onehot_rCurState[12]_i_4 ,
    iReset,
    \FSM_onehot_rCurState_reg[1]_0 ,
    \FSM_onehot_rCurState_reg[6]_0 ,
    \rPO_ReadEnable[3]_i_2 ,
    \rPO_ReadEnable[3]_i_2_0 ,
    \rPO_ReadEnable[3]_i_2_1 ,
    \rPCommand_reg[2]_0 ,
    \rTIM_cur_state[2]_i_2 ,
    \rNumOfData[14]_i_2 ,
    \rNumOfData[11]_i_2 ,
    \rNumOfData[11]_i_2_0 ,
    \rNumOfData[13]_i_2 ,
    \rNumOfData[12]_i_2 ,
    \rNumOfData[10]_i_2 ,
    \rNumOfData[9]_i_2 ,
    \rNumOfData[8]_i_2 ,
    \rNumOfData[6]_i_4 ,
    \rNumOfData[4]_i_2 ,
    \rNumOfData[4]_i_2_0 ,
    \rPBR_cur_state[2]_i_2 ,
    \rPCommand_reg[2]_1 ,
    iSystemClock,
    \FSM_onehot_rCurState_reg[12]_0 ,
    E,
    \rSourceID_reg[2]_0 ,
    \rOpcode_reg[2]_0 ,
    \rTrfLength_reg[0]_0 ,
    \rTargetWay_reg[7]_1 ,
    \rColAddress_reg[15]_0 ,
    \rRowAddress_reg[23]_0 );
  output rCMDReady_reg;
  output \FSM_onehot_rCurState_reg[9]_0 ;
  output \FSM_onehot_rCurState_reg[9]_1 ;
  output [3:0]Q;
  output [14:0]D;
  output [1:0]\iSourceID[4] ;
  output \FSM_onehot_rCurState_reg[8]_0 ;
  output [0:0]wPM_PCommand_PCG_PM;
  output rNANDPOE_reg;
  output [1:0]wBNC_P_prog_PM_NumOfData;
  output [1:0]rCAData;
  output [3:0]wBNC_P_prog_PM_CAData;
  output [1:0]\rOpcode_reg[1]_0 ;
  output \FSM_onehot_rCurState_reg[7]_0 ;
  output \FSM_onehot_rCurState_reg[8]_1 ;
  output \rPM_PCommandOption_reg[2] ;
  output \FSM_onehot_rCurState_reg[3]_0 ;
  output rCMDReady_reg_0;
  output \rPM_PCommand_reg[0] ;
  output \rPM_PCommandOption_reg[0] ;
  output \FSM_onehot_rCurState_reg[9]_2 ;
  output \FSM_onehot_rCurState_reg[9]_3 ;
  output \FSM_onehot_rCurState_reg[8]_2 ;
  output \FSM_onehot_rCurState_reg[9]_4 ;
  output \FSM_onehot_rCurState_reg[8]_3 ;
  output \FSM_onehot_rCurState_reg[9]_5 ;
  output \FSM_onehot_rCurState_reg[8]_4 ;
  output \FSM_onehot_rCurState_reg[9]_6 ;
  output \FSM_onehot_rCurState_reg[8]_5 ;
  output \rPM_NumOfData_reg[7] ;
  output \rTrfLength_reg[4]_0 ;
  output \FSM_onehot_rCurState_reg[9]_7 ;
  output \FSM_onehot_rCurState_reg[9]_8 ;
  output \FSM_onehot_rCurState_reg[9]_9 ;
  output \FSM_onehot_rCurState_reg[9]_10 ;
  output [7:0]\rTargetWay_reg[7]_0 ;
  input \rNumOfCommand_reg[5] ;
  input \rNumOfCommand_reg[5]_0 ;
  input \rNumOfCommand_reg[5]_1 ;
  input \rNumOfCommand_reg[5]_2 ;
  input \rNumOfData[15]_i_4 ;
  input \rNumOfCommand[3]_i_4 ;
  input [2:0]\rLCH_cur_state[2]_i_5 ;
  input \rPCommand_reg[2] ;
  input [15:0]iLength;
  input \rTrfLength_reg[6]_0 ;
  input \rTrfLength_reg[11]_0 ;
  input [1:0]iSourceID;
  input \rSourceID_reg[4]_0 ;
  input wPBR_Start0__0;
  input rPM_ONOFF_reg;
  input [2:0]wPM_LastStep_PCG_PM;
  input \FSM_onehot_rCurState_reg[9]_11 ;
  input [2:0]iTargetID;
  input [0:0]iOpcode;
  input \FSM_onehot_rCurState[12]_i_4 ;
  input iReset;
  input \FSM_onehot_rCurState_reg[1]_0 ;
  input \FSM_onehot_rCurState_reg[6]_0 ;
  input \rPO_ReadEnable[3]_i_2 ;
  input [1:0]\rPO_ReadEnable[3]_i_2_0 ;
  input \rPO_ReadEnable[3]_i_2_1 ;
  input [1:0]\rPCommand_reg[2]_0 ;
  input \rTIM_cur_state[2]_i_2 ;
  input \rNumOfData[14]_i_2 ;
  input \rNumOfData[11]_i_2 ;
  input \rNumOfData[11]_i_2_0 ;
  input [1:0]\rNumOfData[13]_i_2 ;
  input \rNumOfData[12]_i_2 ;
  input \rNumOfData[10]_i_2 ;
  input \rNumOfData[9]_i_2 ;
  input \rNumOfData[8]_i_2 ;
  input [1:0]\rNumOfData[6]_i_4 ;
  input \rNumOfData[4]_i_2 ;
  input \rNumOfData[4]_i_2_0 ;
  input [0:0]\rPBR_cur_state[2]_i_2 ;
  input \rPCommand_reg[2]_1 ;
  input iSystemClock;
  input [1:0]\FSM_onehot_rCurState_reg[12]_0 ;
  input [0:0]E;
  input [2:0]\rSourceID_reg[2]_0 ;
  input [2:0]\rOpcode_reg[2]_0 ;
  input [0:0]\rTrfLength_reg[0]_0 ;
  input [7:0]\rTargetWay_reg[7]_1 ;
  input [15:0]\rColAddress_reg[15]_0 ;
  input [23:0]\rRowAddress_reg[23]_0 ;

  wire CABuffer_i_100_n_0;
  wire CABuffer_i_102_n_0;
  wire CABuffer_i_77_n_0;
  wire CABuffer_i_78_n_0;
  wire CABuffer_i_81_n_0;
  wire CABuffer_i_84_n_0;
  wire CABuffer_i_86_n_0;
  wire CABuffer_i_87_n_0;
  wire CABuffer_i_88_n_0;
  wire CABuffer_i_89_n_0;
  wire CABuffer_i_90_n_0;
  wire CABuffer_i_92_n_0;
  wire CABuffer_i_93_n_0;
  wire CABuffer_i_94_n_0;
  wire CABuffer_i_96_n_0;
  wire CABuffer_i_97_n_0;
  wire CABuffer_i_98_n_0;
  wire CABuffer_i_99_n_0;
  wire [14:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rCurState[0]_i_1__4_n_0 ;
  wire \FSM_onehot_rCurState[11]_i_1_n_0 ;
  wire \FSM_onehot_rCurState[12]_i_4 ;
  wire \FSM_onehot_rCurState[14]_i_1_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_1__4_n_0 ;
  wire \FSM_onehot_rCurState[5]_i_1__1_n_0 ;
  wire \FSM_onehot_rCurState[6]_i_1__1_n_0 ;
  wire \FSM_onehot_rCurState[7]_i_1__1_n_0 ;
  wire \FSM_onehot_rCurState[7]_i_2__0_n_0 ;
  wire \FSM_onehot_rCurState[8]_i_1__0_n_0 ;
  wire \FSM_onehot_rCurState[9]_i_1_n_0 ;
  wire [1:0]\FSM_onehot_rCurState_reg[12]_0 ;
  wire \FSM_onehot_rCurState_reg[1]_0 ;
  wire \FSM_onehot_rCurState_reg[3]_0 ;
  wire \FSM_onehot_rCurState_reg[6]_0 ;
  wire \FSM_onehot_rCurState_reg[7]_0 ;
  wire \FSM_onehot_rCurState_reg[8]_0 ;
  wire \FSM_onehot_rCurState_reg[8]_1 ;
  wire \FSM_onehot_rCurState_reg[8]_2 ;
  wire \FSM_onehot_rCurState_reg[8]_3 ;
  wire \FSM_onehot_rCurState_reg[8]_4 ;
  wire \FSM_onehot_rCurState_reg[8]_5 ;
  wire \FSM_onehot_rCurState_reg[9]_0 ;
  wire \FSM_onehot_rCurState_reg[9]_1 ;
  wire \FSM_onehot_rCurState_reg[9]_10 ;
  wire \FSM_onehot_rCurState_reg[9]_11 ;
  wire \FSM_onehot_rCurState_reg[9]_2 ;
  wire \FSM_onehot_rCurState_reg[9]_3 ;
  wire \FSM_onehot_rCurState_reg[9]_4 ;
  wire \FSM_onehot_rCurState_reg[9]_5 ;
  wire \FSM_onehot_rCurState_reg[9]_6 ;
  wire \FSM_onehot_rCurState_reg[9]_7 ;
  wire \FSM_onehot_rCurState_reg[9]_8 ;
  wire \FSM_onehot_rCurState_reg[9]_9 ;
  wire \FSM_onehot_rCurState_reg_n_0_[0] ;
  wire \FSM_onehot_rCurState_reg_n_0_[11] ;
  wire \FSM_onehot_rCurState_reg_n_0_[13] ;
  wire \FSM_onehot_rCurState_reg_n_0_[14] ;
  wire \FSM_onehot_rCurState_reg_n_0_[1] ;
  wire \FSM_onehot_rCurState_reg_n_0_[2] ;
  wire \FSM_onehot_rCurState_reg_n_0_[3] ;
  wire \FSM_onehot_rCurState_reg_n_0_[4] ;
  wire \FSM_onehot_rCurState_reg_n_0_[5] ;
  wire \FSM_onehot_rCurState_reg_n_0_[7] ;
  wire [3:0]Q;
  wire [15:0]iLength;
  wire [0:0]iOpcode;
  wire iReset;
  wire [1:0]iSourceID;
  wire [1:0]\iSourceID[4] ;
  wire iSystemClock;
  wire [2:0]iTargetID;
  wire [7:0]in16;
  wire [7:0]in18;
  wire [7:0]in19;
  wire [1:0]rCAData;
  wire rCMDReady_reg;
  wire rCMDReady_reg_0;
  wire [15:0]\rColAddress_reg[15]_0 ;
  wire \rColAddress_reg_n_0_[0] ;
  wire \rColAddress_reg_n_0_[1] ;
  wire \rColAddress_reg_n_0_[2] ;
  wire \rColAddress_reg_n_0_[3] ;
  wire \rColAddress_reg_n_0_[4] ;
  wire \rColAddress_reg_n_0_[5] ;
  wire \rColAddress_reg_n_0_[6] ;
  wire \rColAddress_reg_n_0_[7] ;
  wire [2:0]\rLCH_cur_state[2]_i_5 ;
  wire rNANDPOE_reg;
  wire rNextState1;
  wire rNextState11_out;
  wire \rNumOfCommand[1]_i_11_n_0 ;
  wire \rNumOfCommand[3]_i_4 ;
  wire \rNumOfCommand_reg[5] ;
  wire \rNumOfCommand_reg[5]_0 ;
  wire \rNumOfCommand_reg[5]_1 ;
  wire \rNumOfCommand_reg[5]_2 ;
  wire \rNumOfData[10]_i_2 ;
  wire \rNumOfData[11]_i_2 ;
  wire \rNumOfData[11]_i_2_0 ;
  wire \rNumOfData[12]_i_2 ;
  wire [1:0]\rNumOfData[13]_i_2 ;
  wire \rNumOfData[13]_i_5_n_0 ;
  wire \rNumOfData[14]_i_2 ;
  wire \rNumOfData[15]_i_4 ;
  wire \rNumOfData[4]_i_2 ;
  wire \rNumOfData[4]_i_2_0 ;
  wire \rNumOfData[5]_i_4_n_0 ;
  wire [1:0]\rNumOfData[6]_i_4 ;
  wire \rNumOfData[8]_i_2 ;
  wire \rNumOfData[9]_i_2 ;
  wire [1:0]\rOpcode_reg[1]_0 ;
  wire [2:0]\rOpcode_reg[2]_0 ;
  wire [0:0]\rPBR_cur_state[2]_i_2 ;
  wire \rPCommand_reg[2] ;
  wire [1:0]\rPCommand_reg[2]_0 ;
  wire \rPCommand_reg[2]_1 ;
  wire \rPM_NumOfData_reg[7] ;
  wire rPM_ONOFF_reg;
  wire \rPM_PCommandOption_reg[0] ;
  wire \rPM_PCommandOption_reg[2] ;
  wire \rPM_PCommand_reg[0] ;
  wire \rPO_ReadEnable[3]_i_2 ;
  wire [1:0]\rPO_ReadEnable[3]_i_2_0 ;
  wire \rPO_ReadEnable[3]_i_2_1 ;
  wire [23:0]\rRowAddress_reg[23]_0 ;
  wire \rRowAddress_reg_n_0_[0] ;
  wire \rRowAddress_reg_n_0_[1] ;
  wire \rRowAddress_reg_n_0_[2] ;
  wire \rRowAddress_reg_n_0_[3] ;
  wire \rRowAddress_reg_n_0_[4] ;
  wire \rRowAddress_reg_n_0_[5] ;
  wire \rRowAddress_reg_n_0_[6] ;
  wire \rRowAddress_reg_n_0_[7] ;
  wire [2:0]\rSourceID_reg[2]_0 ;
  wire \rSourceID_reg[4]_0 ;
  wire \rSourceID_reg_n_0_[0] ;
  wire \rSourceID_reg_n_0_[3] ;
  wire \rTIM_cur_state[2]_i_2 ;
  wire [7:0]\rTargetWay_reg[7]_0 ;
  wire [7:0]\rTargetWay_reg[7]_1 ;
  wire [15:0]rTrfLength;
  wire [0:0]\rTrfLength_reg[0]_0 ;
  wire \rTrfLength_reg[11]_0 ;
  wire \rTrfLength_reg[4]_0 ;
  wire \rTrfLength_reg[6]_0 ;
  wire [3:0]wBNC_P_prog_PM_CAData;
  wire [1:0]wBNC_P_prog_PM_NumOfData;
  wire [2:2]wBNC_P_prog_PM_PCommand;
  wire wCmd80_0_Or85_1;
  wire [1:0]wCmdPageSelect;
  wire wDoesCmd85NotChangeRow;
  wire wPBR_Start0__0;
  wire [2:0]wPM_LastStep_PCG_PM;
  wire [0:0]wPM_PCommand_PCG_PM;

  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_100
       (.I0(\rRowAddress_reg_n_0_[2] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[14] ),
        .I2(in16[2]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .O(CABuffer_i_100_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_102
       (.I0(\FSM_onehot_rCurState_reg_n_0_[14] ),
        .I1(\rRowAddress_reg_n_0_[0] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .I3(in16[0]),
        .O(CABuffer_i_102_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CABuffer_i_56
       (.I0(Q[1]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I4(\FSM_onehot_rCurState_reg_n_0_[14] ),
        .I5(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .O(\FSM_onehot_rCurState_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEA)) 
    CABuffer_i_58
       (.I0(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .I2(in16[7]),
        .I3(CABuffer_i_77_n_0),
        .I4(CABuffer_i_78_n_0),
        .I5(iReset),
        .O(wBNC_P_prog_PM_CAData[3]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    CABuffer_i_60
       (.I0(in19[6]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I2(\rColAddress_reg_n_0_[6] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I4(CABuffer_i_81_n_0),
        .I5(iReset),
        .O(wBNC_P_prog_PM_CAData[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    CABuffer_i_62
       (.I0(CABuffer_i_77_n_0),
        .I1(in19[5]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(\rColAddress_reg_n_0_[5] ),
        .I4(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I5(CABuffer_i_84_n_0),
        .O(rCAData[1]));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    CABuffer_i_64
       (.I0(CABuffer_i_86_n_0),
        .I1(CABuffer_i_87_n_0),
        .I2(\FSM_onehot_rCurState_reg_n_0_[11] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .I4(in16[4]),
        .I5(iReset),
        .O(wBNC_P_prog_PM_CAData[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    CABuffer_i_67
       (.I0(in18[3]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .I2(in19[3]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I4(CABuffer_i_88_n_0),
        .I5(iReset),
        .O(wBNC_P_prog_PM_CAData[0]));
  LUT6 #(
    .INIT(64'h4444444444454545)) 
    CABuffer_i_70
       (.I0(Q[1]),
        .I1(iReset),
        .I2(CABuffer_i_89_n_0),
        .I3(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .I4(in18[2]),
        .I5(CABuffer_i_90_n_0),
        .O(\FSM_onehot_rCurState_reg[9]_9 ));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    CABuffer_i_72
       (.I0(Q[1]),
        .I1(iReset),
        .I2(CABuffer_i_92_n_0),
        .I3(CABuffer_i_93_n_0),
        .I4(CABuffer_i_77_n_0),
        .I5(CABuffer_i_94_n_0),
        .O(\FSM_onehot_rCurState_reg[9]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    CABuffer_i_74
       (.I0(wCmd80_0_Or85_1),
        .I1(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .I3(in18[0]),
        .I4(CABuffer_i_96_n_0),
        .I5(CABuffer_i_97_n_0),
        .O(rCAData[0]));
  LUT4 #(
    .INIT(16'h0008)) 
    CABuffer_i_77
       (.I0(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .I1(\rSourceID_reg_n_0_[0] ),
        .I2(wCmdPageSelect[0]),
        .I3(wCmdPageSelect[1]),
        .O(CABuffer_i_77_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    CABuffer_i_78
       (.I0(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .I1(in18[7]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[14] ),
        .I3(\rRowAddress_reg_n_0_[7] ),
        .I4(CABuffer_i_98_n_0),
        .O(CABuffer_i_78_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    CABuffer_i_81
       (.I0(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .I1(in16[6]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[14] ),
        .I3(\rRowAddress_reg_n_0_[6] ),
        .I4(in18[6]),
        .I5(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .O(CABuffer_i_81_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    CABuffer_i_84
       (.I0(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .I1(in16[5]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[14] ),
        .I3(\rRowAddress_reg_n_0_[5] ),
        .I4(in18[5]),
        .I5(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .O(CABuffer_i_84_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_86
       (.I0(\rRowAddress_reg_n_0_[4] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[14] ),
        .I2(in19[4]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .O(CABuffer_i_86_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_87
       (.I0(\rColAddress_reg_n_0_[4] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I2(in18[4]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .O(CABuffer_i_87_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    CABuffer_i_88
       (.I0(\FSM_onehot_rCurState_reg_n_0_[14] ),
        .I1(\rRowAddress_reg_n_0_[3] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I3(\rColAddress_reg_n_0_[3] ),
        .I4(CABuffer_i_99_n_0),
        .O(CABuffer_i_88_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    CABuffer_i_89
       (.I0(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I1(\rColAddress_reg_n_0_[2] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(in19[2]),
        .I4(CABuffer_i_100_n_0),
        .O(CABuffer_i_89_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CABuffer_i_90
       (.I0(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .I1(wCmd80_0_Or85_1),
        .O(CABuffer_i_90_n_0));
  LUT6 #(
    .INIT(64'hFFF8888888888888)) 
    CABuffer_i_92
       (.I0(in16[1]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .I2(wCmdPageSelect[1]),
        .I3(wCmdPageSelect[0]),
        .I4(\rSourceID_reg_n_0_[0] ),
        .I5(\FSM_onehot_rCurState_reg_n_0_[11] ),
        .O(CABuffer_i_92_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    CABuffer_i_93
       (.I0(\FSM_onehot_rCurState_reg_n_0_[14] ),
        .I1(\rRowAddress_reg_n_0_[1] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I3(\rColAddress_reg_n_0_[1] ),
        .I4(wCmdPageSelect[1]),
        .I5(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .O(CABuffer_i_93_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_94
       (.I0(in18[1]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .I2(in19[1]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .O(CABuffer_i_94_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    CABuffer_i_96
       (.I0(\rColAddress_reg_n_0_[0] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I2(in19[0]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I4(CABuffer_i_102_n_0),
        .O(CABuffer_i_96_n_0));
  LUT6 #(
    .INIT(64'hA3FFA0A0A0A0A0A0)) 
    CABuffer_i_97
       (.I0(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .I1(wCmdPageSelect[1]),
        .I2(wCmdPageSelect[0]),
        .I3(\rSourceID_reg_n_0_[0] ),
        .I4(\rSourceID_reg_n_0_[3] ),
        .I5(\FSM_onehot_rCurState_reg_n_0_[11] ),
        .O(CABuffer_i_97_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_98
       (.I0(in19[7]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I2(\rColAddress_reg_n_0_[7] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .O(CABuffer_i_98_n_0));
  LUT6 #(
    .INIT(64'hFFF8888888888888)) 
    CABuffer_i_99
       (.I0(in16[3]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .I2(wCmdPageSelect[1]),
        .I3(wCmdPageSelect[0]),
        .I4(\rSourceID_reg_n_0_[0] ),
        .I5(\FSM_onehot_rCurState_reg_n_0_[11] ),
        .O(CABuffer_i_99_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \FSM_onehot_rCurState[0]_i_1__4 
       (.I0(\FSM_onehot_rCurState_reg[1]_0 ),
        .I1(wCmdPageSelect[1]),
        .I2(wCmdPageSelect[0]),
        .I3(\rSourceID_reg_n_0_[0] ),
        .I4(Q[3]),
        .O(\FSM_onehot_rCurState[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \FSM_onehot_rCurState[11]_i_1 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .I1(wPM_LastStep_PCG_PM[1]),
        .I2(\rOpcode_reg[1]_0 [1]),
        .I3(wPM_LastStep_PCG_PM[0]),
        .O(\FSM_onehot_rCurState[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \FSM_onehot_rCurState[12]_i_5 
       (.I0(\rSourceID_reg[4]_0 ),
        .I1(iTargetID[0]),
        .I2(iOpcode),
        .I3(iTargetID[2]),
        .I4(iTargetID[1]),
        .I5(\FSM_onehot_rCurState[12]_i_4 ),
        .O(rNANDPOE_reg));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_onehot_rCurState[14]_i_1 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .I1(wDoesCmd85NotChangeRow),
        .I2(wCmd80_0_Or85_1),
        .O(\FSM_onehot_rCurState[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \FSM_onehot_rCurState[1]_i_1__4 
       (.I0(\rSourceID_reg_n_0_[0] ),
        .I1(wCmdPageSelect[0]),
        .I2(wCmdPageSelect[1]),
        .I3(Q[3]),
        .I4(\FSM_onehot_rCurState_reg[1]_0 ),
        .I5(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .O(\FSM_onehot_rCurState[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \FSM_onehot_rCurState[5]_i_1__1 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I2(wPM_LastStep_PCG_PM[2]),
        .I3(wCmd80_0_Or85_1),
        .I4(wDoesCmd85NotChangeRow),
        .I5(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .O(\FSM_onehot_rCurState[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFAFAF0FFF0F0)) 
    \FSM_onehot_rCurState[6]_i_1__1 
       (.I0(\FSM_onehot_rCurState[7]_i_2__0_n_0 ),
        .I1(\FSM_onehot_rCurState_reg[6]_0 ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[11] ),
        .I3(wPM_LastStep_PCG_PM[2]),
        .I4(Q[0]),
        .I5(\rOpcode_reg[1]_0 [0]),
        .O(\FSM_onehot_rCurState[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    \FSM_onehot_rCurState[7]_i_1__1 
       (.I0(\rOpcode_reg[1]_0 [0]),
        .I1(\FSM_onehot_rCurState[7]_i_2__0_n_0 ),
        .I2(wPM_LastStep_PCG_PM[0]),
        .I3(\rOpcode_reg[1]_0 [1]),
        .I4(wPM_LastStep_PCG_PM[1]),
        .I5(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .O(\FSM_onehot_rCurState[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFF808080)) 
    \FSM_onehot_rCurState[7]_i_2__0 
       (.I0(wPM_LastStep_PCG_PM[2]),
        .I1(\rOpcode_reg[1]_0 [1]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I3(wPM_LastStep_PCG_PM[0]),
        .I4(wBNC_P_prog_PM_PCommand),
        .O(\FSM_onehot_rCurState[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \FSM_onehot_rCurState[8]_i_1__0 
       (.I0(wPM_LastStep_PCG_PM[2]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I2(\rOpcode_reg[1]_0 [1]),
        .I3(wPM_LastStep_PCG_PM[0]),
        .I4(wBNC_P_prog_PM_PCommand),
        .O(\FSM_onehot_rCurState[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[9]_i_1 
       (.I0(wPM_LastStep_PCG_PM[0]),
        .I1(Q[2]),
        .I2(\FSM_onehot_rCurState_reg[9]_11 ),
        .I3(Q[1]),
        .O(\FSM_onehot_rCurState[9]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1__4_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[10] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[12]_0 [0]),
        .Q(Q[2]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[11] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[11]_i_1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[11] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[12] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[12]_0 [1]),
        .Q(Q[3]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[13] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[13] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[14] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[14]_i_1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[14] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[1]_i_1__4_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[14] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[5]_i_1__1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[6]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[7]_i_1__1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[8]_i_1__0_n_0 ),
        .Q(wBNC_P_prog_PM_PCommand),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[9] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[9]_i_1_n_0 ),
        .Q(Q[1]),
        .S(iReset));
  FDRE \rColAddress_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [0]),
        .Q(\rColAddress_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rColAddress_reg[10] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [10]),
        .Q(in16[2]),
        .R(iReset));
  FDRE \rColAddress_reg[11] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [11]),
        .Q(in16[3]),
        .R(iReset));
  FDRE \rColAddress_reg[12] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [12]),
        .Q(in16[4]),
        .R(iReset));
  FDRE \rColAddress_reg[13] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [13]),
        .Q(in16[5]),
        .R(iReset));
  FDRE \rColAddress_reg[14] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [14]),
        .Q(in16[6]),
        .R(iReset));
  FDRE \rColAddress_reg[15] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [15]),
        .Q(in16[7]),
        .R(iReset));
  FDRE \rColAddress_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [1]),
        .Q(\rColAddress_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rColAddress_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [2]),
        .Q(\rColAddress_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rColAddress_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [3]),
        .Q(\rColAddress_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rColAddress_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [4]),
        .Q(\rColAddress_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rColAddress_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [5]),
        .Q(\rColAddress_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rColAddress_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [6]),
        .Q(\rColAddress_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rColAddress_reg[7] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [7]),
        .Q(\rColAddress_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rColAddress_reg[8] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [8]),
        .Q(in16[0]),
        .R(iReset));
  FDRE \rColAddress_reg[9] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [9]),
        .Q(in16[1]),
        .R(iReset));
  LUT6 #(
    .INIT(64'h33300000AAAA0000)) 
    \rLCH_cur_state[2]_i_10 
       (.I0(\rLCH_cur_state[2]_i_5 [2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .I4(\rPCommand_reg[2] ),
        .I5(\rLCH_cur_state[2]_i_5 [1]),
        .O(\FSM_onehot_rCurState_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFF8F8F8F8F8)) 
    \rNumOfCommand[0]_i_10 
       (.I0(wBNC_P_prog_PM_PCommand),
        .I1(rTrfLength[0]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I3(rNextState11_out),
        .I4(rNextState1),
        .I5(Q[3]),
        .O(wBNC_P_prog_PM_NumOfData[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rNumOfCommand[0]_i_12 
       (.I0(wCmdPageSelect[1]),
        .I1(wCmdPageSelect[0]),
        .I2(\rSourceID_reg_n_0_[0] ),
        .O(rNextState1));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \rNumOfCommand[1]_i_10 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I1(Q[0]),
        .I2(rTrfLength[1]),
        .I3(wBNC_P_prog_PM_PCommand),
        .I4(Q[3]),
        .I5(\rNumOfCommand[1]_i_11_n_0 ),
        .O(wBNC_P_prog_PM_NumOfData[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \rNumOfCommand[1]_i_11 
       (.I0(wDoesCmd85NotChangeRow),
        .I1(wCmd80_0_Or85_1),
        .I2(\rSourceID_reg_n_0_[0] ),
        .I3(wCmdPageSelect[0]),
        .I4(wCmdPageSelect[1]),
        .O(\rNumOfCommand[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFBFBFB)) 
    \rNumOfCommand[2]_i_8 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(rNextState11_out),
        .I3(rTrfLength[2]),
        .I4(wBNC_P_prog_PM_PCommand),
        .I5(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .O(\FSM_onehot_rCurState_reg[9]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfCommand[2]_i_9 
       (.I0(wCmd80_0_Or85_1),
        .I1(wDoesCmd85NotChangeRow),
        .O(rNextState11_out));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA80)) 
    \rNumOfCommand[3]_i_5 
       (.I0(\rNumOfCommand[3]_i_4 ),
        .I1(wBNC_P_prog_PM_PCommand),
        .I2(rTrfLength[3]),
        .I3(Q[0]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I5(Q[1]),
        .O(\FSM_onehot_rCurState_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hBBABBBBBBBBBBBBB)) 
    \rNumOfData[10]_i_3 
       (.I0(\rNumOfCommand_reg[5]_2 ),
        .I1(\rNumOfData[10]_i_2 ),
        .I2(\rNumOfCommand[3]_i_4 ),
        .I3(Q[1]),
        .I4(rTrfLength[10]),
        .I5(wBNC_P_prog_PM_PCommand),
        .O(\FSM_onehot_rCurState_reg[9]_5 ));
  LUT6 #(
    .INIT(64'hF700F7F7F7F7F7F7)) 
    \rNumOfData[11]_i_4 
       (.I0(wBNC_P_prog_PM_PCommand),
        .I1(rTrfLength[11]),
        .I2(\rNumOfData[13]_i_5_n_0 ),
        .I3(\rNumOfData[11]_i_2 ),
        .I4(\rNumOfData[11]_i_2_0 ),
        .I5(\rNumOfData[13]_i_2 [0]),
        .O(\FSM_onehot_rCurState_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hBFAFBFFFBFFFBFFF)) 
    \rNumOfData[12]_i_3 
       (.I0(\rNumOfCommand_reg[5]_2 ),
        .I1(\rNumOfData[12]_i_2 ),
        .I2(\rNumOfCommand[3]_i_4 ),
        .I3(Q[1]),
        .I4(rTrfLength[12]),
        .I5(wBNC_P_prog_PM_PCommand),
        .O(\FSM_onehot_rCurState_reg[9]_4 ));
  LUT6 #(
    .INIT(64'hF700F7F7F7F7F7F7)) 
    \rNumOfData[13]_i_4 
       (.I0(wBNC_P_prog_PM_PCommand),
        .I1(rTrfLength[13]),
        .I2(\rNumOfData[13]_i_5_n_0 ),
        .I3(\rNumOfData[11]_i_2 ),
        .I4(\rNumOfData[11]_i_2_0 ),
        .I5(\rNumOfData[13]_i_2 [1]),
        .O(\FSM_onehot_rCurState_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \rNumOfData[13]_i_5 
       (.I0(Q[1]),
        .I1(\rLCH_cur_state[2]_i_5 [1]),
        .I2(\rPCommand_reg[2] ),
        .O(\rNumOfData[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBABBBBBBBBBBBBB)) 
    \rNumOfData[14]_i_3 
       (.I0(\rNumOfCommand_reg[5]_2 ),
        .I1(\rNumOfData[14]_i_2 ),
        .I2(\rNumOfCommand[3]_i_4 ),
        .I3(Q[1]),
        .I4(rTrfLength[14]),
        .I5(wBNC_P_prog_PM_PCommand),
        .O(\FSM_onehot_rCurState_reg[9]_3 ));
  LUT6 #(
    .INIT(64'h4454444444444444)) 
    \rNumOfData[15]_i_5 
       (.I0(\rNumOfCommand_reg[5]_2 ),
        .I1(\rNumOfData[15]_i_4 ),
        .I2(\rNumOfCommand[3]_i_4 ),
        .I3(Q[1]),
        .I4(rTrfLength[15]),
        .I5(wBNC_P_prog_PM_PCommand),
        .O(\FSM_onehot_rCurState_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5540)) 
    \rNumOfData[4]_i_5 
       (.I0(\rNumOfData[13]_i_5_n_0 ),
        .I1(rTrfLength[4]),
        .I2(wBNC_P_prog_PM_PCommand),
        .I3(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I4(\rNumOfData[4]_i_2 ),
        .I5(\rNumOfData[4]_i_2_0 ),
        .O(\rTrfLength_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h4444444445454544)) 
    \rNumOfData[5]_i_2 
       (.I0(\rNumOfCommand_reg[5] ),
        .I1(\rNumOfCommand_reg[5]_0 ),
        .I2(\rNumOfData[5]_i_4_n_0 ),
        .I3(\FSM_onehot_rCurState_reg[9]_0 ),
        .I4(\rNumOfCommand_reg[5]_1 ),
        .I5(\rNumOfCommand_reg[5]_2 ),
        .O(rCMDReady_reg));
  LUT6 #(
    .INIT(64'h03335555FFFF5555)) 
    \rNumOfData[5]_i_4 
       (.I0(\rNumOfData[6]_i_4 [0]),
        .I1(Q[1]),
        .I2(rTrfLength[5]),
        .I3(wBNC_P_prog_PM_PCommand),
        .I4(\rPCommand_reg[2] ),
        .I5(\rLCH_cur_state[2]_i_5 [1]),
        .O(\rNumOfData[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F553F553F553F55)) 
    \rNumOfData[6]_i_5 
       (.I0(\rNumOfData[6]_i_4 [1]),
        .I1(Q[1]),
        .I2(\rLCH_cur_state[2]_i_5 [1]),
        .I3(\rPCommand_reg[2] ),
        .I4(wBNC_P_prog_PM_PCommand),
        .I5(rTrfLength[6]),
        .O(\rPM_NumOfData_reg[7] ));
  LUT6 #(
    .INIT(64'hFFF088F000F000F0)) 
    \rNumOfData[7]_i_5 
       (.I0(wBNC_P_prog_PM_PCommand),
        .I1(rTrfLength[7]),
        .I2(\rNumOfData[6]_i_4 [1]),
        .I3(\rPCommand_reg[2] ),
        .I4(Q[1]),
        .I5(\rLCH_cur_state[2]_i_5 [1]),
        .O(\FSM_onehot_rCurState_reg[8]_5 ));
  LUT6 #(
    .INIT(64'hBBABBBBBBBBBBBBB)) 
    \rNumOfData[8]_i_3 
       (.I0(\rNumOfCommand_reg[5]_2 ),
        .I1(\rNumOfData[8]_i_2 ),
        .I2(\rNumOfCommand[3]_i_4 ),
        .I3(Q[1]),
        .I4(rTrfLength[8]),
        .I5(wBNC_P_prog_PM_PCommand),
        .O(\FSM_onehot_rCurState_reg[9]_6 ));
  LUT6 #(
    .INIT(64'h07FFFFFFF7FFFFFF)) 
    \rNumOfData[9]_i_4 
       (.I0(wBNC_P_prog_PM_PCommand),
        .I1(rTrfLength[9]),
        .I2(Q[1]),
        .I3(\rLCH_cur_state[2]_i_5 [1]),
        .I4(\rPCommand_reg[2] ),
        .I5(\rNumOfData[9]_i_2 ),
        .O(\FSM_onehot_rCurState_reg[8]_4 ));
  FDRE \rOpcode_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rOpcode_reg[2]_0 [0]),
        .Q(\rOpcode_reg[1]_0 [0]),
        .R(iReset));
  FDRE \rOpcode_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rOpcode_reg[2]_0 [1]),
        .Q(\rOpcode_reg[1]_0 [1]),
        .R(iReset));
  FDRE \rOpcode_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rOpcode_reg[2]_0 [2]),
        .Q(wCmd80_0_Or85_1),
        .R(iReset));
  LUT6 #(
    .INIT(64'h00035555FFFF5555)) 
    rOption_i_6
       (.I0(\rPO_ReadEnable[3]_i_2_0 [0]),
        .I1(Q[1]),
        .I2(wBNC_P_prog_PM_PCommand),
        .I3(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I4(\rPCommand_reg[2] ),
        .I5(\rLCH_cur_state[2]_i_5 [1]),
        .O(\rPM_PCommandOption_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \rPBR_cur_state[2]_i_3 
       (.I0(Q[1]),
        .I1(\rLCH_cur_state[2]_i_5 [1]),
        .I2(\rPCommand_reg[2] ),
        .I3(\rPBR_cur_state[2]_i_2 ),
        .O(\FSM_onehot_rCurState_reg[9]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h02A2A2A2)) 
    \rPCommand[0]_i_4 
       (.I0(\FSM_onehot_rCurState_reg[3]_0 ),
        .I1(\rPCommand_reg[2]_0 [0]),
        .I2(\rPCommand_reg[2] ),
        .I3(\rLCH_cur_state[2]_i_5 [1]),
        .I4(Q[1]),
        .O(\rPM_PCommand_reg[0] ));
  LUT6 #(
    .INIT(64'hC5FFC5FFC5FFF5FF)) 
    \rPCommand[0]_i_6 
       (.I0(\rLCH_cur_state[2]_i_5 [0]),
        .I1(Q[1]),
        .I2(\rLCH_cur_state[2]_i_5 [1]),
        .I3(\rPCommand_reg[2] ),
        .I4(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I5(Q[0]),
        .O(\FSM_onehot_rCurState_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000033B30080)) 
    \rPCommand[2]_i_1 
       (.I0(wBNC_P_prog_PM_PCommand),
        .I1(\rPCommand_reg[2] ),
        .I2(\rLCH_cur_state[2]_i_5 [1]),
        .I3(Q[1]),
        .I4(\rPCommand_reg[2]_0 [1]),
        .I5(\rPCommand_reg[2]_1 ),
        .O(wPM_PCommand_PCG_PM));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \rPCommand[6]_i_2 
       (.I0(Q[1]),
        .I1(\rLCH_cur_state[2]_i_5 [1]),
        .I2(\rPCommand_reg[2] ),
        .O(\FSM_onehot_rCurState_reg[9]_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    rPM_ONOFF_i_5
       (.I0(wPM_PCommand_PCG_PM),
        .I1(wPBR_Start0__0),
        .I2(rPM_ONOFF_reg),
        .O(\FSM_onehot_rCurState_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEAEAAAA)) 
    \rPO_ReadEnable[3]_i_3 
       (.I0(\rPO_ReadEnable[3]_i_2 ),
        .I1(\FSM_onehot_rCurState_reg[3]_0 ),
        .I2(\rPO_ReadEnable[3]_i_2_0 [1]),
        .I3(\rPCommand_reg[2] ),
        .I4(\FSM_onehot_rCurState_reg[9]_0 ),
        .I5(\rPO_ReadEnable[3]_i_2_1 ),
        .O(\rPM_PCommandOption_reg[2] ));
  FDRE \rRowAddress_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [0]),
        .Q(\rRowAddress_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rRowAddress_reg[10] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [10]),
        .Q(in18[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[11] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [11]),
        .Q(in18[3]),
        .R(iReset));
  FDRE \rRowAddress_reg[12] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [12]),
        .Q(in18[4]),
        .R(iReset));
  FDRE \rRowAddress_reg[13] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [13]),
        .Q(in18[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[14] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [14]),
        .Q(in18[6]),
        .R(iReset));
  FDRE \rRowAddress_reg[15] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [15]),
        .Q(in18[7]),
        .R(iReset));
  FDRE \rRowAddress_reg[16] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [16]),
        .Q(in19[0]),
        .R(iReset));
  FDRE \rRowAddress_reg[17] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [17]),
        .Q(in19[1]),
        .R(iReset));
  FDRE \rRowAddress_reg[18] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [18]),
        .Q(in19[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[19] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [19]),
        .Q(in19[3]),
        .R(iReset));
  FDRE \rRowAddress_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [1]),
        .Q(\rRowAddress_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rRowAddress_reg[20] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [20]),
        .Q(in19[4]),
        .R(iReset));
  FDRE \rRowAddress_reg[21] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [21]),
        .Q(in19[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[22] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [22]),
        .Q(in19[6]),
        .R(iReset));
  FDRE \rRowAddress_reg[23] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [23]),
        .Q(in19[7]),
        .R(iReset));
  FDRE \rRowAddress_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [2]),
        .Q(\rRowAddress_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rRowAddress_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [3]),
        .Q(\rRowAddress_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rRowAddress_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [4]),
        .Q(\rRowAddress_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rRowAddress_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [5]),
        .Q(\rRowAddress_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rRowAddress_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [6]),
        .Q(\rRowAddress_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rRowAddress_reg[7] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [7]),
        .Q(\rRowAddress_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rRowAddress_reg[8] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [8]),
        .Q(in18[0]),
        .R(iReset));
  FDRE \rRowAddress_reg[9] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [9]),
        .Q(in18[1]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rSourceID[3]_i_1 
       (.I0(iSourceID[0]),
        .I1(\rSourceID_reg[4]_0 ),
        .O(\iSourceID[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rSourceID[4]_i_2 
       (.I0(iSourceID[1]),
        .I1(\rSourceID_reg[4]_0 ),
        .O(\iSourceID[4] [1]));
  FDRE \rSourceID_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rSourceID_reg[2]_0 [0]),
        .Q(\rSourceID_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rSourceID_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rSourceID_reg[2]_0 [1]),
        .Q(wCmdPageSelect[0]),
        .R(iReset));
  FDRE \rSourceID_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rSourceID_reg[2]_0 [2]),
        .Q(wCmdPageSelect[1]),
        .R(iReset));
  FDRE \rSourceID_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(\iSourceID[4] [0]),
        .Q(\rSourceID_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rSourceID_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(\iSourceID[4] [1]),
        .Q(wDoesCmd85NotChangeRow),
        .R(iReset));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A00)) 
    \rTIM_cur_state[2]_i_3 
       (.I0(\FSM_onehot_rCurState_reg[9]_0 ),
        .I1(\rPCommand_reg[2] ),
        .I2(\rPCommand_reg[2]_0 [0]),
        .I3(\FSM_onehot_rCurState_reg[3]_0 ),
        .I4(\rTIM_cur_state[2]_i_2 ),
        .I5(\rNumOfCommand_reg[5]_2 ),
        .O(rCMDReady_reg_0));
  FDRE \rTargetWay_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [0]),
        .Q(\rTargetWay_reg[7]_0 [0]),
        .R(iReset));
  FDRE \rTargetWay_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [1]),
        .Q(\rTargetWay_reg[7]_0 [1]),
        .R(iReset));
  FDRE \rTargetWay_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [2]),
        .Q(\rTargetWay_reg[7]_0 [2]),
        .R(iReset));
  FDRE \rTargetWay_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [3]),
        .Q(\rTargetWay_reg[7]_0 [3]),
        .R(iReset));
  FDRE \rTargetWay_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [4]),
        .Q(\rTargetWay_reg[7]_0 [4]),
        .R(iReset));
  FDRE \rTargetWay_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [5]),
        .Q(\rTargetWay_reg[7]_0 [5]),
        .R(iReset));
  FDRE \rTargetWay_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [6]),
        .Q(\rTargetWay_reg[7]_0 [6]),
        .R(iReset));
  FDRE \rTargetWay_reg[7] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [7]),
        .Q(\rTargetWay_reg[7]_0 [7]),
        .R(iReset));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \rTrfLength[10]_i_1 
       (.I0(iLength[9]),
        .I1(iLength[7]),
        .I2(\rTrfLength_reg[6]_0 ),
        .I3(iLength[6]),
        .I4(iLength[8]),
        .I5(iLength[10]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rTrfLength[11]_i_1 
       (.I0(\rTrfLength_reg[11]_0 ),
        .I1(iLength[11]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \rTrfLength[12]_i_1 
       (.I0(iLength[11]),
        .I1(\rTrfLength_reg[11]_0 ),
        .I2(iLength[12]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \rTrfLength[13]_i_1 
       (.I0(iLength[12]),
        .I1(\rTrfLength_reg[11]_0 ),
        .I2(iLength[11]),
        .I3(iLength[13]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \rTrfLength[14]_i_1 
       (.I0(iLength[13]),
        .I1(iLength[11]),
        .I2(\rTrfLength_reg[11]_0 ),
        .I3(iLength[12]),
        .I4(iLength[14]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \rTrfLength[15]_i_1 
       (.I0(iLength[14]),
        .I1(iLength[12]),
        .I2(\rTrfLength_reg[11]_0 ),
        .I3(iLength[11]),
        .I4(iLength[13]),
        .I5(iLength[15]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rTrfLength[1]_i_1 
       (.I0(iLength[0]),
        .I1(iLength[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \rTrfLength[2]_i_1 
       (.I0(iLength[1]),
        .I1(iLength[0]),
        .I2(iLength[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \rTrfLength[3]_i_1 
       (.I0(iLength[2]),
        .I1(iLength[0]),
        .I2(iLength[1]),
        .I3(iLength[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \rTrfLength[4]_i_1 
       (.I0(iLength[3]),
        .I1(iLength[1]),
        .I2(iLength[0]),
        .I3(iLength[2]),
        .I4(iLength[4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \rTrfLength[5]_i_1 
       (.I0(iLength[4]),
        .I1(iLength[2]),
        .I2(iLength[0]),
        .I3(iLength[1]),
        .I4(iLength[3]),
        .I5(iLength[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rTrfLength[6]_i_1 
       (.I0(\rTrfLength_reg[6]_0 ),
        .I1(iLength[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \rTrfLength[7]_i_1 
       (.I0(iLength[6]),
        .I1(\rTrfLength_reg[6]_0 ),
        .I2(iLength[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \rTrfLength[8]_i_1 
       (.I0(iLength[7]),
        .I1(\rTrfLength_reg[6]_0 ),
        .I2(iLength[6]),
        .I3(iLength[8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \rTrfLength[9]_i_1 
       (.I0(iLength[8]),
        .I1(iLength[6]),
        .I2(\rTrfLength_reg[6]_0 ),
        .I3(iLength[7]),
        .I4(iLength[9]),
        .O(D[8]));
  FDRE \rTrfLength_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[0]_0 ),
        .Q(rTrfLength[0]),
        .R(iReset));
  FDRE \rTrfLength_reg[10] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[9]),
        .Q(rTrfLength[10]),
        .R(iReset));
  FDRE \rTrfLength_reg[11] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[10]),
        .Q(rTrfLength[11]),
        .R(iReset));
  FDRE \rTrfLength_reg[12] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[11]),
        .Q(rTrfLength[12]),
        .R(iReset));
  FDRE \rTrfLength_reg[13] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[12]),
        .Q(rTrfLength[13]),
        .R(iReset));
  FDRE \rTrfLength_reg[14] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[13]),
        .Q(rTrfLength[14]),
        .R(iReset));
  FDRE \rTrfLength_reg[15] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[14]),
        .Q(rTrfLength[15]),
        .R(iReset));
  FDRE \rTrfLength_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[0]),
        .Q(rTrfLength[1]),
        .R(iReset));
  FDRE \rTrfLength_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[1]),
        .Q(rTrfLength[2]),
        .R(iReset));
  FDRE \rTrfLength_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[2]),
        .Q(rTrfLength[3]),
        .R(iReset));
  FDRE \rTrfLength_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[3]),
        .Q(rTrfLength[4]),
        .R(iReset));
  FDRE \rTrfLength_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[4]),
        .Q(rTrfLength[5]),
        .R(iReset));
  FDRE \rTrfLength_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[5]),
        .Q(rTrfLength[6]),
        .R(iReset));
  FDRE \rTrfLength_reg[7] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[6]),
        .Q(rTrfLength[7]),
        .R(iReset));
  FDRE \rTrfLength_reg[8] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[7]),
        .Q(rTrfLength[8]),
        .R(iReset));
  FDRE \rTrfLength_reg[9] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[8]),
        .Q(rTrfLength[9]),
        .R(iReset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_BNC_P_read_AW30h
   (rUsePresetC_reg_0,
    iTargetID_1_sp_1,
    Q,
    iOpcode_2_sp_1,
    \iOpcode[5] ,
    \FSM_onehot_rCurState_reg[8]_0 ,
    wOpcode_bCMD,
    \FSM_onehot_rCurState_reg[7]_0 ,
    \rCAData_reg[5]_0 ,
    \FSM_onehot_rCurState_reg[7]_1 ,
    \FSM_onehot_rCurState_reg[12]_0 ,
    \FSM_onehot_rCurState_reg[7]_2 ,
    \FSM_onehot_rCurState_reg[7]_3 ,
    \FSM_onehot_rCurState_reg[7]_4 ,
    rUsePresetC_reg_1,
    \FSM_onehot_rCurState_reg[9]_0 ,
    rUsePresetC_reg_2,
    \FSM_onehot_rCurState_reg[9]_1 ,
    \rTargetWay_reg[6]_0 ,
    \rTargetWay_reg[7]_0 ,
    \rTargetWay_reg[3]_0 ,
    \rTargetWay_reg[2]_0 ,
    D,
    iReset,
    rUsePresetC_reg_3,
    iSystemClock,
    rMultiPlane_reg_0,
    iTargetID,
    \rPageSelect_reg[2]_0 ,
    \FSM_onehot_rCurState_reg[1]_0 ,
    wPM_LastStep_PCG_PM,
    \FSM_onehot_rCurState_reg[7]_5 ,
    \FSM_onehot_rCurState_reg[9]_2 ,
    \rCAData_reg[7]_0 ,
    \rCAData_reg[4]_0 ,
    \rCAData_reg[7]_1 ,
    iOpcode,
    wPM_Ready_PCG_PM,
    \rCAData[4]_i_3_0 ,
    \rCAData[4]_i_3_1 ,
    wBNC_P_read_DT00h_PM_CAData,
    \rPO_ChipEnable[10]_i_3 ,
    \rNumOfCommand[2]_i_3 ,
    CABuffer_i_7,
    CABuffer_i_10,
    CABuffer_i_10_0,
    CABuffer_i_10_1,
    \rNumOfCommand[3]_i_4 ,
    \rNumOfCommand[2]_i_3_0 ,
    rSFTStrobe_i_2,
    rSFTStrobe_i_2_0,
    \rPO_ChipEnable[14]_i_3 ,
    \rPageSelect_reg[1]_0 ,
    \rTargetWay_reg[7]_1 ,
    \rColAddress_reg[15]_0 ,
    \rRowAddress_reg[23]_0 ,
    iSourceID);
  output rUsePresetC_reg_0;
  output iTargetID_1_sp_1;
  output [3:0]Q;
  output iOpcode_2_sp_1;
  output \iOpcode[5] ;
  output \FSM_onehot_rCurState_reg[8]_0 ;
  output [0:0]wOpcode_bCMD;
  output \FSM_onehot_rCurState_reg[7]_0 ;
  output [3:0]\rCAData_reg[5]_0 ;
  output \FSM_onehot_rCurState_reg[7]_1 ;
  output \FSM_onehot_rCurState_reg[12]_0 ;
  output \FSM_onehot_rCurState_reg[7]_2 ;
  output \FSM_onehot_rCurState_reg[7]_3 ;
  output \FSM_onehot_rCurState_reg[7]_4 ;
  output rUsePresetC_reg_1;
  output \FSM_onehot_rCurState_reg[9]_0 ;
  output rUsePresetC_reg_2;
  output \FSM_onehot_rCurState_reg[9]_1 ;
  output \rTargetWay_reg[6]_0 ;
  output [4:0]\rTargetWay_reg[7]_0 ;
  output \rTargetWay_reg[3]_0 ;
  output \rTargetWay_reg[2]_0 ;
  output [1:0]D;
  input iReset;
  input [1:0]rUsePresetC_reg_3;
  input iSystemClock;
  input [0:0]rMultiPlane_reg_0;
  input [4:0]iTargetID;
  input \rPageSelect_reg[2]_0 ;
  input \FSM_onehot_rCurState_reg[1]_0 ;
  input [1:0]wPM_LastStep_PCG_PM;
  input \FSM_onehot_rCurState_reg[7]_5 ;
  input \FSM_onehot_rCurState_reg[9]_2 ;
  input \rCAData_reg[7]_0 ;
  input \rCAData_reg[4]_0 ;
  input \rCAData_reg[7]_1 ;
  input [3:0]iOpcode;
  input [0:0]wPM_Ready_PCG_PM;
  input \rCAData[4]_i_3_0 ;
  input \rCAData[4]_i_3_1 ;
  input [3:0]wBNC_P_read_DT00h_PM_CAData;
  input [0:0]\rPO_ChipEnable[10]_i_3 ;
  input \rNumOfCommand[2]_i_3 ;
  input CABuffer_i_7;
  input CABuffer_i_10;
  input [0:0]CABuffer_i_10_0;
  input CABuffer_i_10_1;
  input \rNumOfCommand[3]_i_4 ;
  input \rNumOfCommand[2]_i_3_0 ;
  input [0:0]rSFTStrobe_i_2;
  input rSFTStrobe_i_2_0;
  input [2:0]\rPO_ChipEnable[14]_i_3 ;
  input [0:0]\rPageSelect_reg[1]_0 ;
  input [7:0]\rTargetWay_reg[7]_1 ;
  input [15:0]\rColAddress_reg[15]_0 ;
  input [23:0]\rRowAddress_reg[23]_0 ;
  input [1:0]iSourceID;

  wire CABuffer_i_10;
  wire [0:0]CABuffer_i_10_0;
  wire CABuffer_i_10_1;
  wire CABuffer_i_7;
  wire [1:0]D;
  wire \FSM_onehot_rCurState[0]_i_1__6_n_0 ;
  wire \FSM_onehot_rCurState[12]_i_1__1_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_1__7_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_3__3_n_0 ;
  wire \FSM_onehot_rCurState[2]_i_1__5_n_0 ;
  wire \FSM_onehot_rCurState[2]_i_2__0_n_0 ;
  wire \FSM_onehot_rCurState[7]_i_1__2_n_0 ;
  wire \FSM_onehot_rCurState[8]_i_1__1_n_0 ;
  wire \FSM_onehot_rCurState[9]_i_1__0_n_0 ;
  wire \FSM_onehot_rCurState_reg[12]_0 ;
  wire \FSM_onehot_rCurState_reg[1]_0 ;
  wire \FSM_onehot_rCurState_reg[7]_0 ;
  wire \FSM_onehot_rCurState_reg[7]_1 ;
  wire \FSM_onehot_rCurState_reg[7]_2 ;
  wire \FSM_onehot_rCurState_reg[7]_3 ;
  wire \FSM_onehot_rCurState_reg[7]_4 ;
  wire \FSM_onehot_rCurState_reg[7]_5 ;
  wire \FSM_onehot_rCurState_reg[8]_0 ;
  wire \FSM_onehot_rCurState_reg[9]_0 ;
  wire \FSM_onehot_rCurState_reg[9]_1 ;
  wire \FSM_onehot_rCurState_reg[9]_2 ;
  wire \FSM_onehot_rCurState_reg_n_0_[0] ;
  wire \FSM_onehot_rCurState_reg_n_0_[10] ;
  wire \FSM_onehot_rCurState_reg_n_0_[11] ;
  wire \FSM_onehot_rCurState_reg_n_0_[1] ;
  wire \FSM_onehot_rCurState_reg_n_0_[2] ;
  wire \FSM_onehot_rCurState_reg_n_0_[3] ;
  wire \FSM_onehot_rCurState_reg_n_0_[4] ;
  wire \FSM_onehot_rCurState_reg_n_0_[5] ;
  wire \FSM_onehot_rCurState_reg_n_0_[6] ;
  wire [3:0]Q;
  wire [7:0]data3;
  wire [7:0]data5;
  wire [7:0]data6;
  wire [1:1]data7;
  wire [3:0]iOpcode;
  wire \iOpcode[5] ;
  wire iOpcode_2_sn_1;
  wire iReset;
  wire [1:0]iSourceID;
  wire iSystemClock;
  wire [4:0]iTargetID;
  wire iTargetID_1_sn_1;
  wire [7:0]rCAData;
  wire \rCAData[0]_i_2__0_n_0 ;
  wire \rCAData[0]_i_3_n_0 ;
  wire \rCAData[0]_i_4_n_0 ;
  wire \rCAData[0]_i_5_n_0 ;
  wire \rCAData[1]_i_2__0_n_0 ;
  wire \rCAData[1]_i_3_n_0 ;
  wire \rCAData[1]_i_4__0_n_0 ;
  wire \rCAData[1]_i_5_n_0 ;
  wire \rCAData[2]_i_2__0_n_0 ;
  wire \rCAData[2]_i_3_n_0 ;
  wire \rCAData[2]_i_4_n_0 ;
  wire \rCAData[2]_i_5_n_0 ;
  wire \rCAData[3]_i_2_n_0 ;
  wire \rCAData[3]_i_3__0_n_0 ;
  wire \rCAData[4]_i_2_n_0 ;
  wire \rCAData[4]_i_3_0 ;
  wire \rCAData[4]_i_3_1 ;
  wire \rCAData[4]_i_3_n_0 ;
  wire \rCAData[5]_i_2__0_n_0 ;
  wire \rCAData[5]_i_3_n_0 ;
  wire \rCAData[5]_i_4_n_0 ;
  wire \rCAData[6]_i_2__0_n_0 ;
  wire \rCAData[6]_i_3__0_n_0 ;
  wire \rCAData[6]_i_4__0_n_0 ;
  wire \rCAData[7]_i_10_n_0 ;
  wire \rCAData[7]_i_14_n_0 ;
  wire \rCAData[7]_i_16_n_0 ;
  wire \rCAData[7]_i_2__0_n_0 ;
  wire \rCAData[7]_i_3_n_0 ;
  wire \rCAData[7]_i_4__0_n_0 ;
  wire \rCAData[7]_i_6_n_0 ;
  wire \rCAData[7]_i_7__0_n_0 ;
  wire \rCAData[7]_i_8_n_0 ;
  wire \rCAData[7]_i_9__0_n_0 ;
  wire \rCAData_reg[4]_0 ;
  wire [3:0]\rCAData_reg[5]_0 ;
  wire \rCAData_reg[7]_0 ;
  wire \rCAData_reg[7]_1 ;
  wire [15:0]\rColAddress_reg[15]_0 ;
  wire \rColAddress_reg_n_0_[0] ;
  wire \rColAddress_reg_n_0_[1] ;
  wire \rColAddress_reg_n_0_[2] ;
  wire \rColAddress_reg_n_0_[3] ;
  wire \rColAddress_reg_n_0_[4] ;
  wire \rColAddress_reg_n_0_[5] ;
  wire \rColAddress_reg_n_0_[6] ;
  wire \rColAddress_reg_n_0_[7] ;
  wire [0:0]rMultiPlane_reg_0;
  wire \rNumOfCommand[2]_i_3 ;
  wire \rNumOfCommand[2]_i_3_0 ;
  wire \rNumOfCommand[3]_i_10_n_0 ;
  wire \rNumOfCommand[3]_i_4 ;
  wire \rNumOfCommand[3]_i_9_n_0 ;
  wire [0:0]\rPO_ChipEnable[10]_i_3 ;
  wire [2:0]\rPO_ChipEnable[14]_i_3 ;
  wire [2:0]rPageSelect;
  wire [0:0]\rPageSelect_reg[1]_0 ;
  wire \rPageSelect_reg[2]_0 ;
  wire [23:0]\rRowAddress_reg[23]_0 ;
  wire \rRowAddress_reg_n_0_[0] ;
  wire \rRowAddress_reg_n_0_[1] ;
  wire \rRowAddress_reg_n_0_[2] ;
  wire \rRowAddress_reg_n_0_[3] ;
  wire \rRowAddress_reg_n_0_[4] ;
  wire \rRowAddress_reg_n_0_[5] ;
  wire \rRowAddress_reg_n_0_[6] ;
  wire \rRowAddress_reg_n_0_[7] ;
  wire [0:0]rSFTStrobe_i_2;
  wire rSFTStrobe_i_2_0;
  wire rTargetWay0;
  wire \rTargetWay_reg[2]_0 ;
  wire \rTargetWay_reg[3]_0 ;
  wire \rTargetWay_reg[6]_0 ;
  wire [4:0]\rTargetWay_reg[7]_0 ;
  wire [7:0]\rTargetWay_reg[7]_1 ;
  wire rUsePresetC_reg_0;
  wire rUsePresetC_reg_1;
  wire rUsePresetC_reg_2;
  wire [1:0]rUsePresetC_reg_3;
  wire rpSLCorSSReadMode;
  wire [7:0]wBNC_P_read_AW30h_PM_CAData;
  wire wBNC_P_read_AW30h_PM_CASelect;
  wire [6:2]wBNC_P_read_AW30h_PM_TargetWay;
  wire [3:0]wBNC_P_read_DT00h_PM_CAData;
  wire [0:0]wOpcode_bCMD;
  wire [1:0]wPM_LastStep_PCG_PM;
  wire [0:0]wPM_Ready_PCG_PM;

  assign iOpcode_2_sp_1 = iOpcode_2_sn_1;
  assign iTargetID_1_sp_1 = iTargetID_1_sn_1;
  LUT6 #(
    .INIT(64'h00000000FFFFFCAC)) 
    CABuffer_i_22
       (.I0(Q[0]),
        .I1(wBNC_P_read_DT00h_PM_CAData[1]),
        .I2(\rPO_ChipEnable[10]_i_3 ),
        .I3(wBNC_P_read_AW30h_PM_CAData[2]),
        .I4(\rNumOfCommand[2]_i_3 ),
        .I5(CABuffer_i_7),
        .O(\FSM_onehot_rCurState_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFF40FFFFFFFFFFFF)) 
    CABuffer_i_27
       (.I0(Q[0]),
        .I1(\rPO_ChipEnable[10]_i_3 ),
        .I2(wBNC_P_read_AW30h_PM_CASelect),
        .I3(CABuffer_i_10),
        .I4(CABuffer_i_10_0),
        .I5(CABuffer_i_10_1),
        .O(\FSM_onehot_rCurState_reg[7]_1 ));
  LUT4 #(
    .INIT(16'hFCAC)) 
    CABuffer_i_31
       (.I0(Q[0]),
        .I1(wBNC_P_read_DT00h_PM_CAData[3]),
        .I2(\rPO_ChipEnable[10]_i_3 ),
        .I3(wBNC_P_read_AW30h_PM_CAData[7]),
        .O(\FSM_onehot_rCurState_reg[7]_2 ));
  LUT4 #(
    .INIT(16'hFCAC)) 
    CABuffer_i_34
       (.I0(Q[0]),
        .I1(wBNC_P_read_DT00h_PM_CAData[2]),
        .I2(\rPO_ChipEnable[10]_i_3 ),
        .I3(wBNC_P_read_AW30h_PM_CAData[6]),
        .O(\FSM_onehot_rCurState_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h44F0FFFFFFFFFFFF)) 
    CABuffer_i_52
       (.I0(Q[0]),
        .I1(wBNC_P_read_AW30h_PM_CAData[0]),
        .I2(wBNC_P_read_DT00h_PM_CAData[0]),
        .I3(\rPO_ChipEnable[10]_i_3 ),
        .I4(CABuffer_i_10_0),
        .I5(CABuffer_i_10_1),
        .O(\FSM_onehot_rCurState_reg[7]_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_rCurState[0]_i_1__6 
       (.I0(rUsePresetC_reg_0),
        .I1(\FSM_onehot_rCurState_reg[1]_0 ),
        .O(\FSM_onehot_rCurState[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_rCurState[12]_i_1__1 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I1(wPM_LastStep_PCG_PM[1]),
        .I2(Q[3]),
        .O(\FSM_onehot_rCurState[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF444F0000)) 
    \FSM_onehot_rCurState[1]_i_1__7 
       (.I0(rpSLCorSSReadMode),
        .I1(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .I2(rUsePresetC_reg_0),
        .I3(\FSM_onehot_rCurState_reg[1]_0 ),
        .I4(\FSM_onehot_rCurState[1]_i_3__3_n_0 ),
        .I5(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .O(\FSM_onehot_rCurState[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_rCurState[1]_i_3__3 
       (.I0(rPageSelect[2]),
        .I1(rPageSelect[1]),
        .I2(rPageSelect[0]),
        .O(\FSM_onehot_rCurState[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDC0)) 
    \FSM_onehot_rCurState[2]_i_1__5 
       (.I0(\FSM_onehot_rCurState[2]_i_2__0_n_0 ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .I2(rpSLCorSSReadMode),
        .I3(rPageSelect[2]),
        .I4(rPageSelect[1]),
        .I5(rPageSelect[0]),
        .O(\FSM_onehot_rCurState[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_rCurState[2]_i_2__0 
       (.I0(rUsePresetC_reg_0),
        .I1(\FSM_onehot_rCurState_reg[1]_0 ),
        .O(\FSM_onehot_rCurState[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_rCurState[7]_i_1__2 
       (.I0(Q[1]),
        .I1(wPM_LastStep_PCG_PM[0]),
        .I2(\FSM_onehot_rCurState_reg[7]_5 ),
        .I3(Q[0]),
        .O(\FSM_onehot_rCurState[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \FSM_onehot_rCurState[7]_i_3 
       (.I0(iOpcode[0]),
        .I1(\rPageSelect_reg[2]_0 ),
        .I2(iTargetID[2]),
        .I3(iTargetID[0]),
        .O(iOpcode_2_sn_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_rCurState[7]_i_4__0 
       (.I0(iOpcode[3]),
        .I1(iTargetID[4]),
        .I2(\rPageSelect_reg[2]_0 ),
        .I3(iOpcode[2]),
        .I4(iTargetID[3]),
        .O(\iOpcode[5] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_rCurState[7]_i_5 
       (.I0(iTargetID[1]),
        .I1(\rPageSelect_reg[2]_0 ),
        .O(iTargetID_1_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_rCurState[7]_i_6 
       (.I0(\rPageSelect_reg[2]_0 ),
        .I1(iOpcode[1]),
        .O(wOpcode_bCMD));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[8]_i_1__1 
       (.I0(Q[3]),
        .I1(wPM_LastStep_PCG_PM[1]),
        .I2(wPM_LastStep_PCG_PM[0]),
        .I3(Q[1]),
        .O(\FSM_onehot_rCurState[8]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_rCurState[9]_i_1__0 
       (.I0(rTargetWay0),
        .I1(Q[2]),
        .I2(\FSM_onehot_rCurState_reg[9]_2 ),
        .O(\FSM_onehot_rCurState[9]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1__6_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[10] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[10] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[11] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[10] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[11] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[12] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[12]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[1]_i_1__7_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[2]_i_1__5_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[11] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[7]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[8]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[9] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[9]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(iReset));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \rCAData[0]_i_1__0 
       (.I0(\rCAData[0]_i_2__0_n_0 ),
        .I1(\rCAData[7]_i_3_n_0 ),
        .I2(\rCAData[0]_i_3_n_0 ),
        .I3(\rCAData_reg[7]_0 ),
        .I4(\rCAData[7]_i_6_n_0 ),
        .I5(\rCAData[0]_i_4_n_0 ),
        .O(rCAData[0]));
  LUT6 #(
    .INIT(64'hBBBBBB3088888830)) 
    \rCAData[0]_i_2__0 
       (.I0(\rColAddress_reg_n_0_[0] ),
        .I1(\rCAData_reg[7]_0 ),
        .I2(\rRowAddress_reg_n_0_[0] ),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_8_n_0 ),
        .I5(data3[0]),
        .O(\rCAData[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFE02020002)) 
    \rCAData[0]_i_3 
       (.I0(data5[0]),
        .I1(rTargetWay0),
        .I2(\rCAData[7]_i_10_n_0 ),
        .I3(Q[2]),
        .I4(\rCAData_reg[7]_1 ),
        .I5(data6[0]),
        .O(\rCAData[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFD00000001000000)) 
    \rCAData[0]_i_4 
       (.I0(\rCAData[0]_i_5_n_0 ),
        .I1(\rCAData[7]_i_8_n_0 ),
        .I2(rTargetWay0),
        .I3(\rCAData_reg[7]_0 ),
        .I4(\rCAData[7]_i_3_n_0 ),
        .I5(rpSLCorSSReadMode),
        .O(\rCAData[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \rCAData[0]_i_5 
       (.I0(rUsePresetC_reg_0),
        .I1(rpSLCorSSReadMode),
        .I2(rPageSelect[0]),
        .O(\rCAData[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCAData[1]_i_1__0 
       (.I0(\rCAData[1]_i_2__0_n_0 ),
        .I1(\rCAData[7]_i_3_n_0 ),
        .I2(\rCAData[1]_i_3_n_0 ),
        .I3(\rCAData[7]_i_6_n_0 ),
        .I4(\rCAData[1]_i_4__0_n_0 ),
        .O(rCAData[1]));
  LUT6 #(
    .INIT(64'hBBBBBB3088888830)) 
    \rCAData[1]_i_2__0 
       (.I0(\rColAddress_reg_n_0_[1] ),
        .I1(\rCAData_reg[7]_0 ),
        .I2(\rRowAddress_reg_n_0_[1] ),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_8_n_0 ),
        .I5(data3[1]),
        .O(\rCAData[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBB3088888830)) 
    \rCAData[1]_i_3 
       (.I0(data7),
        .I1(\rCAData_reg[7]_0 ),
        .I2(data5[1]),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_8_n_0 ),
        .I5(data6[1]),
        .O(\rCAData[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h01000000FD000000)) 
    \rCAData[1]_i_4__0 
       (.I0(\rCAData[1]_i_5_n_0 ),
        .I1(\rCAData[7]_i_8_n_0 ),
        .I2(rTargetWay0),
        .I3(\rCAData_reg[7]_0 ),
        .I4(\rCAData[7]_i_3_n_0 ),
        .I5(rpSLCorSSReadMode),
        .O(\rCAData[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \rCAData[1]_i_5 
       (.I0(rpSLCorSSReadMode),
        .I1(rUsePresetC_reg_0),
        .I2(rPageSelect[1]),
        .O(\rCAData[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \rCAData[2]_i_1__0 
       (.I0(\rCAData[2]_i_2__0_n_0 ),
        .I1(\rCAData[7]_i_3_n_0 ),
        .I2(\rCAData[2]_i_3_n_0 ),
        .I3(\rCAData_reg[7]_0 ),
        .I4(\rCAData[7]_i_6_n_0 ),
        .I5(\rCAData[2]_i_4_n_0 ),
        .O(rCAData[2]));
  LUT6 #(
    .INIT(64'hBBBBBB3088888830)) 
    \rCAData[2]_i_2__0 
       (.I0(\rColAddress_reg_n_0_[2] ),
        .I1(\rCAData_reg[7]_0 ),
        .I2(\rRowAddress_reg_n_0_[2] ),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_8_n_0 ),
        .I5(data3[2]),
        .O(\rCAData[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFE02020002)) 
    \rCAData[2]_i_3 
       (.I0(data5[2]),
        .I1(rTargetWay0),
        .I2(\rCAData[7]_i_10_n_0 ),
        .I3(Q[2]),
        .I4(\rCAData_reg[7]_1 ),
        .I5(data6[2]),
        .O(\rCAData[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h01000000FD000000)) 
    \rCAData[2]_i_4 
       (.I0(\rCAData[2]_i_5_n_0 ),
        .I1(\rCAData[7]_i_8_n_0 ),
        .I2(rTargetWay0),
        .I3(\rCAData_reg[7]_0 ),
        .I4(\rCAData[7]_i_3_n_0 ),
        .I5(rpSLCorSSReadMode),
        .O(\rCAData[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \rCAData[2]_i_5 
       (.I0(rUsePresetC_reg_0),
        .I1(rpSLCorSSReadMode),
        .I2(rPageSelect[2]),
        .O(\rCAData[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \rCAData[3]_i_1__0 
       (.I0(\rCAData[3]_i_2_n_0 ),
        .I1(\rCAData[7]_i_3_n_0 ),
        .I2(\rCAData[3]_i_3__0_n_0 ),
        .I3(\rCAData_reg[7]_0 ),
        .I4(\rCAData[7]_i_6_n_0 ),
        .I5(\rCAData[6]_i_4__0_n_0 ),
        .O(rCAData[3]));
  LUT6 #(
    .INIT(64'hBBBBBB3088888830)) 
    \rCAData[3]_i_2 
       (.I0(\rColAddress_reg_n_0_[3] ),
        .I1(\rCAData_reg[7]_0 ),
        .I2(\rRowAddress_reg_n_0_[3] ),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_8_n_0 ),
        .I5(data3[3]),
        .O(\rCAData[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFE02020002)) 
    \rCAData[3]_i_3__0 
       (.I0(data5[3]),
        .I1(rTargetWay0),
        .I2(\rCAData[7]_i_10_n_0 ),
        .I3(Q[2]),
        .I4(\rCAData_reg[7]_1 ),
        .I5(data6[3]),
        .O(\rCAData[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \rCAData[4]_i_1__0 
       (.I0(\rCAData[7]_i_6_n_0 ),
        .I1(\rCAData[4]_i_2_n_0 ),
        .I2(\rCAData[7]_i_3_n_0 ),
        .I3(\rCAData[4]_i_3_n_0 ),
        .O(rCAData[4]));
  LUT6 #(
    .INIT(64'h0000000B5555555B)) 
    \rCAData[4]_i_2 
       (.I0(\rCAData_reg[7]_0 ),
        .I1(data5[4]),
        .I2(rTargetWay0),
        .I3(\rCAData[7]_i_10_n_0 ),
        .I4(\rCAData_reg[4]_0 ),
        .I5(data6[4]),
        .O(\rCAData[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444444CF777777CF)) 
    \rCAData[4]_i_3 
       (.I0(\rColAddress_reg_n_0_[4] ),
        .I1(\rCAData_reg[7]_0 ),
        .I2(\rRowAddress_reg_n_0_[4] ),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_8_n_0 ),
        .I5(data3[4]),
        .O(\rCAData[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCAData[5]_i_1__0 
       (.I0(\rCAData[5]_i_2__0_n_0 ),
        .I1(\rCAData[7]_i_3_n_0 ),
        .I2(\rCAData[5]_i_3_n_0 ),
        .I3(\rCAData[7]_i_6_n_0 ),
        .I4(\rCAData[5]_i_4_n_0 ),
        .O(rCAData[5]));
  LUT6 #(
    .INIT(64'hBBBBBB3088888830)) 
    \rCAData[5]_i_2__0 
       (.I0(\rColAddress_reg_n_0_[5] ),
        .I1(\rCAData_reg[7]_0 ),
        .I2(\rRowAddress_reg_n_0_[5] ),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_8_n_0 ),
        .I5(data3[5]),
        .O(\rCAData[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4AAAAAAA4)) 
    \rCAData[5]_i_3 
       (.I0(\rCAData_reg[7]_0 ),
        .I1(data5[5]),
        .I2(rTargetWay0),
        .I3(\rCAData[7]_i_10_n_0 ),
        .I4(\rCAData_reg[4]_0 ),
        .I5(data6[5]),
        .O(\rCAData[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5552000000000000)) 
    \rCAData[5]_i_4 
       (.I0(rpSLCorSSReadMode),
        .I1(rUsePresetC_reg_0),
        .I2(\rCAData[7]_i_8_n_0 ),
        .I3(rTargetWay0),
        .I4(\rCAData_reg[7]_0 ),
        .I5(\rCAData[7]_i_3_n_0 ),
        .O(\rCAData[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \rCAData[6]_i_1__0 
       (.I0(\rCAData[6]_i_2__0_n_0 ),
        .I1(\rCAData[7]_i_3_n_0 ),
        .I2(\rCAData[6]_i_3__0_n_0 ),
        .I3(\rCAData_reg[7]_0 ),
        .I4(\rCAData[7]_i_6_n_0 ),
        .I5(\rCAData[6]_i_4__0_n_0 ),
        .O(rCAData[6]));
  LUT6 #(
    .INIT(64'hBBBBBB3088888830)) 
    \rCAData[6]_i_2__0 
       (.I0(\rColAddress_reg_n_0_[6] ),
        .I1(\rCAData_reg[7]_0 ),
        .I2(\rRowAddress_reg_n_0_[6] ),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_8_n_0 ),
        .I5(data3[6]),
        .O(\rCAData[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFE02020002)) 
    \rCAData[6]_i_3__0 
       (.I0(data5[6]),
        .I1(rTargetWay0),
        .I2(\rCAData[7]_i_10_n_0 ),
        .I3(Q[2]),
        .I4(\rCAData_reg[7]_1 ),
        .I5(data6[6]),
        .O(\rCAData[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8000000000000)) 
    \rCAData[6]_i_4__0 
       (.I0(rpSLCorSSReadMode),
        .I1(rTargetWay0),
        .I2(\rCAData[7]_i_10_n_0 ),
        .I3(\rCAData_reg[4]_0 ),
        .I4(\rCAData_reg[7]_0 ),
        .I5(\rCAData[7]_i_3_n_0 ),
        .O(\rCAData[6]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rCAData[7]_i_10 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[10] ),
        .O(\rCAData[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \rCAData[7]_i_12 
       (.I0(wPM_LastStep_PCG_PM[0]),
        .I1(Q[1]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I4(Q[3]),
        .I5(\rCAData[7]_i_16_n_0 ),
        .O(\FSM_onehot_rCurState_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \rCAData[7]_i_14 
       (.I0(wBNC_P_read_AW30h_PM_CASelect),
        .I1(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(wPM_LastStep_PCG_PM[1]),
        .O(\rCAData[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rCAData[7]_i_16 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[1] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[2] ),
        .O(\rCAData[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rCAData[7]_i_17 
       (.I0(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[10] ),
        .I4(\FSM_onehot_rCurState_reg_n_0_[11] ),
        .O(wBNC_P_read_AW30h_PM_CASelect));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \rCAData[7]_i_1__0 
       (.I0(\rCAData[7]_i_2__0_n_0 ),
        .I1(\rCAData[7]_i_3_n_0 ),
        .I2(\rCAData[7]_i_4__0_n_0 ),
        .I3(\rCAData_reg[7]_0 ),
        .I4(\rCAData[7]_i_6_n_0 ),
        .I5(\rCAData[7]_i_7__0_n_0 ),
        .O(rCAData[7]));
  LUT6 #(
    .INIT(64'hBBBBBB3088888830)) 
    \rCAData[7]_i_2__0 
       (.I0(\rColAddress_reg_n_0_[7] ),
        .I1(\rCAData_reg[7]_0 ),
        .I2(\rRowAddress_reg_n_0_[7] ),
        .I3(rTargetWay0),
        .I4(\rCAData[7]_i_8_n_0 ),
        .I5(data3[7]),
        .O(\rCAData[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rCAData[7]_i_3 
       (.I0(\rCAData[7]_i_9__0_n_0 ),
        .I1(Q[3]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I4(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I5(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .O(\rCAData[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFE02020002)) 
    \rCAData[7]_i_4__0 
       (.I0(data5[7]),
        .I1(rTargetWay0),
        .I2(\rCAData[7]_i_10_n_0 ),
        .I3(Q[2]),
        .I4(\rCAData_reg[7]_1 ),
        .I5(data6[7]),
        .O(\rCAData[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0202AA02)) 
    \rCAData[7]_i_6 
       (.I0(\FSM_onehot_rCurState[1]_i_3__3_n_0 ),
        .I1(\FSM_onehot_rCurState_reg[1]_0 ),
        .I2(rUsePresetC_reg_0),
        .I3(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .I4(rpSLCorSSReadMode),
        .I5(\rCAData[7]_i_14_n_0 ),
        .O(\rCAData[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2000000000000)) 
    \rCAData[7]_i_7__0 
       (.I0(rpSLCorSSReadMode),
        .I1(rUsePresetC_reg_0),
        .I2(\rCAData[7]_i_8_n_0 ),
        .I3(rTargetWay0),
        .I4(\rCAData_reg[7]_0 ),
        .I5(\rCAData[7]_i_3_n_0 ),
        .O(\rCAData[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFB0000)) 
    \rCAData[7]_i_8 
       (.I0(rUsePresetC_reg_0),
        .I1(wPM_Ready_PCG_PM),
        .I2(\rCAData[4]_i_3_0 ),
        .I3(\rCAData[4]_i_3_1 ),
        .I4(Q[2]),
        .I5(\rCAData[7]_i_10_n_0 ),
        .O(\rCAData[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rCAData[7]_i_9__0 
       (.I0(Q[1]),
        .I1(wPM_LastStep_PCG_PM[0]),
        .O(\rCAData[7]_i_9__0_n_0 ));
  FDRE \rCAData_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rCAData[0]),
        .Q(wBNC_P_read_AW30h_PM_CAData[0]),
        .R(iReset));
  FDRE \rCAData_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rCAData[1]),
        .Q(\rCAData_reg[5]_0 [0]),
        .R(iReset));
  FDRE \rCAData_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rCAData[2]),
        .Q(wBNC_P_read_AW30h_PM_CAData[2]),
        .R(iReset));
  FDRE \rCAData_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rCAData[3]),
        .Q(\rCAData_reg[5]_0 [1]),
        .R(iReset));
  FDRE \rCAData_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rCAData[4]),
        .Q(\rCAData_reg[5]_0 [2]),
        .R(iReset));
  FDRE \rCAData_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rCAData[5]),
        .Q(\rCAData_reg[5]_0 [3]),
        .R(iReset));
  FDRE \rCAData_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rCAData[6]),
        .Q(wBNC_P_read_AW30h_PM_CAData[6]),
        .R(iReset));
  FDRE \rCAData_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rCAData[7]),
        .Q(wBNC_P_read_AW30h_PM_CAData[7]),
        .R(iReset));
  FDRE \rColAddress_reg[0] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [0]),
        .Q(\rColAddress_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rColAddress_reg[10] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [10]),
        .Q(data3[2]),
        .R(iReset));
  FDRE \rColAddress_reg[11] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [11]),
        .Q(data3[3]),
        .R(iReset));
  FDRE \rColAddress_reg[12] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [12]),
        .Q(data3[4]),
        .R(iReset));
  FDRE \rColAddress_reg[13] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [13]),
        .Q(data3[5]),
        .R(iReset));
  FDRE \rColAddress_reg[14] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [14]),
        .Q(data3[6]),
        .R(iReset));
  FDRE \rColAddress_reg[15] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [15]),
        .Q(data3[7]),
        .R(iReset));
  FDRE \rColAddress_reg[1] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [1]),
        .Q(\rColAddress_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rColAddress_reg[2] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [2]),
        .Q(\rColAddress_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rColAddress_reg[3] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [3]),
        .Q(\rColAddress_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rColAddress_reg[4] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [4]),
        .Q(\rColAddress_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rColAddress_reg[5] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [5]),
        .Q(\rColAddress_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rColAddress_reg[6] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [6]),
        .Q(\rColAddress_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rColAddress_reg[7] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [7]),
        .Q(\rColAddress_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rColAddress_reg[8] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [8]),
        .Q(data3[0]),
        .R(iReset));
  FDRE \rColAddress_reg[9] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rColAddress_reg[15]_0 [9]),
        .Q(data3[1]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rDoNotCommit_i_1
       (.I0(\rPageSelect_reg[2]_0 ),
        .I1(iSourceID[0]),
        .O(D[0]));
  FDRE rMultiPlane_reg
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(rMultiPlane_reg_0),
        .Q(data7),
        .R(iReset));
  LUT2 #(
    .INIT(4'hE)) 
    rMultiplaneSuspend_i_1
       (.I0(\rPageSelect_reg[2]_0 ),
        .I1(iSourceID[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \rNumOfCommand[0]_i_11 
       (.I0(rUsePresetC_reg_0),
        .I1(\rNumOfCommand[3]_i_10_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(rUsePresetC_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h0000FF8A)) 
    \rNumOfCommand[1]_i_8 
       (.I0(Q[2]),
        .I1(\rNumOfCommand[3]_i_10_n_0 ),
        .I2(rUsePresetC_reg_0),
        .I3(Q[3]),
        .I4(Q[0]),
        .O(\FSM_onehot_rCurState_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEFF)) 
    \rNumOfCommand[2]_i_6 
       (.I0(\rNumOfCommand[2]_i_3_0 ),
        .I1(rUsePresetC_reg_0),
        .I2(\rNumOfCommand[3]_i_10_n_0 ),
        .I3(Q[2]),
        .I4(\rNumOfCommand[3]_i_9_n_0 ),
        .I5(\rNumOfCommand[2]_i_3 ),
        .O(rUsePresetC_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rNumOfCommand[3]_i_10 
       (.I0(rPageSelect[0]),
        .I1(rPageSelect[1]),
        .I2(rPageSelect[2]),
        .I3(rpSLCorSSReadMode),
        .O(\rNumOfCommand[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44445444)) 
    \rNumOfCommand[3]_i_7 
       (.I0(\rNumOfCommand[3]_i_9_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(rUsePresetC_reg_0),
        .I4(\rNumOfCommand[3]_i_10_n_0 ),
        .I5(\rNumOfCommand[3]_i_4 ),
        .O(\FSM_onehot_rCurState_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rNumOfCommand[3]_i_9 
       (.I0(Q[0]),
        .I1(\rPO_ChipEnable[10]_i_3 ),
        .O(\rNumOfCommand[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \rPO_ChipEnable[10]_i_5 
       (.I0(wBNC_P_read_AW30h_PM_TargetWay[2]),
        .I1(Q[0]),
        .I2(\rPO_ChipEnable[10]_i_3 ),
        .I3(\rPO_ChipEnable[14]_i_3 [0]),
        .O(\rTargetWay_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rPO_ChipEnable[11]_i_5 
       (.I0(wBNC_P_read_AW30h_PM_TargetWay[3]),
        .I1(Q[0]),
        .I2(\rPO_ChipEnable[10]_i_3 ),
        .I3(\rPO_ChipEnable[14]_i_3 [1]),
        .O(\rTargetWay_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \rPO_ChipEnable[14]_i_5 
       (.I0(wBNC_P_read_AW30h_PM_TargetWay[6]),
        .I1(Q[0]),
        .I2(\rPO_ChipEnable[10]_i_3 ),
        .I3(\rPO_ChipEnable[14]_i_3 [2]),
        .O(\rTargetWay_reg[6]_0 ));
  FDRE \rPageSelect_reg[0] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(D[0]),
        .Q(rPageSelect[0]),
        .R(iReset));
  FDRE \rPageSelect_reg[1] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rPageSelect_reg[1]_0 ),
        .Q(rPageSelect[1]),
        .R(iReset));
  FDRE \rPageSelect_reg[2] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(D[1]),
        .Q(rPageSelect[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[0] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [0]),
        .Q(\rRowAddress_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rRowAddress_reg[10] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [10]),
        .Q(data5[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[11] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [11]),
        .Q(data5[3]),
        .R(iReset));
  FDRE \rRowAddress_reg[12] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [12]),
        .Q(data5[4]),
        .R(iReset));
  FDRE \rRowAddress_reg[13] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [13]),
        .Q(data5[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[14] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [14]),
        .Q(data5[6]),
        .R(iReset));
  FDRE \rRowAddress_reg[15] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [15]),
        .Q(data5[7]),
        .R(iReset));
  FDRE \rRowAddress_reg[16] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [16]),
        .Q(data6[0]),
        .R(iReset));
  FDRE \rRowAddress_reg[17] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [17]),
        .Q(data6[1]),
        .R(iReset));
  FDRE \rRowAddress_reg[18] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [18]),
        .Q(data6[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[19] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [19]),
        .Q(data6[3]),
        .R(iReset));
  FDRE \rRowAddress_reg[1] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [1]),
        .Q(\rRowAddress_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rRowAddress_reg[20] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [20]),
        .Q(data6[4]),
        .R(iReset));
  FDRE \rRowAddress_reg[21] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [21]),
        .Q(data6[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[22] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [22]),
        .Q(data6[6]),
        .R(iReset));
  FDRE \rRowAddress_reg[23] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [23]),
        .Q(data6[7]),
        .R(iReset));
  FDRE \rRowAddress_reg[2] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [2]),
        .Q(\rRowAddress_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rRowAddress_reg[3] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [3]),
        .Q(\rRowAddress_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rRowAddress_reg[4] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [4]),
        .Q(\rRowAddress_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rRowAddress_reg[5] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [5]),
        .Q(\rRowAddress_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rRowAddress_reg[6] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [6]),
        .Q(\rRowAddress_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rRowAddress_reg[7] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [7]),
        .Q(\rRowAddress_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rRowAddress_reg[8] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [8]),
        .Q(data5[0]),
        .R(iReset));
  FDRE \rRowAddress_reg[9] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rRowAddress_reg[23]_0 [9]),
        .Q(data5[1]),
        .R(iReset));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    rSFTStrobe_i_3
       (.I0(CABuffer_i_10_0),
        .I1(rSFTStrobe_i_2),
        .I2(rSFTStrobe_i_2_0),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable[10]_i_3 ),
        .I5(Q[3]),
        .O(\FSM_onehot_rCurState_reg[9]_1 ));
  FDRE \rTargetWay_reg[0] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [0]),
        .Q(\rTargetWay_reg[7]_0 [0]),
        .R(iReset));
  FDRE \rTargetWay_reg[1] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [1]),
        .Q(\rTargetWay_reg[7]_0 [1]),
        .R(iReset));
  FDRE \rTargetWay_reg[2] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [2]),
        .Q(wBNC_P_read_AW30h_PM_TargetWay[2]),
        .R(iReset));
  FDRE \rTargetWay_reg[3] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [3]),
        .Q(wBNC_P_read_AW30h_PM_TargetWay[3]),
        .R(iReset));
  FDRE \rTargetWay_reg[4] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [4]),
        .Q(\rTargetWay_reg[7]_0 [2]),
        .R(iReset));
  FDRE \rTargetWay_reg[5] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [5]),
        .Q(\rTargetWay_reg[7]_0 [3]),
        .R(iReset));
  FDRE \rTargetWay_reg[6] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [6]),
        .Q(wBNC_P_read_AW30h_PM_TargetWay[6]),
        .R(iReset));
  FDRE \rTargetWay_reg[7] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_1 [7]),
        .Q(\rTargetWay_reg[7]_0 [4]),
        .R(iReset));
  FDRE rUsePresetC_reg
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(rUsePresetC_reg_3[1]),
        .Q(rUsePresetC_reg_0),
        .R(iReset));
  LUT2 #(
    .INIT(4'h2)) 
    rpSLCorSSReadMode_i_1
       (.I0(Q[0]),
        .I1(\FSM_onehot_rCurState_reg[7]_5 ),
        .O(rTargetWay0));
  FDRE rpSLCorSSReadMode_reg
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(rUsePresetC_reg_3[0]),
        .Q(rpSLCorSSReadMode),
        .R(iReset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_BNC_P_read_DT00h
   (Q,
    rNANDPOE_reg,
    \FSM_onehot_rCurState_reg[11]_0 ,
    \rTrfLength_reg[13]_0 ,
    \FSM_onehot_rCurState_reg[9]_0 ,
    wPM_PCommand_PCG_PM,
    \FSM_onehot_rCurState_reg[0]_0 ,
    \FSM_onehot_rCurState_reg[0]_1 ,
    \FSM_onehot_rCurState_reg[0]_2 ,
    \FSM_onehot_rCurState_reg[0]_3 ,
    \rCAData_reg[4] ,
    \FSM_onehot_rCurState_reg[12]_0 ,
    \FSM_onehot_rCurState_reg[5]_0 ,
    \FSM_onehot_rCurState_reg[0]_4 ,
    \FSM_onehot_rCurState_reg[0]_5 ,
    \FSM_onehot_rCurState_reg[0]_6 ,
    \rTrfLength_reg[4]_0 ,
    \FSM_onehot_rCurState_reg[7]_0 ,
    \rTrfLength_reg[7]_0 ,
    \rTrfLength_reg[8]_0 ,
    \FSM_onehot_rCurState_reg[7]_1 ,
    \rTrfLength_reg[10]_0 ,
    \FSM_onehot_rCurState_reg[7]_2 ,
    \rTrfLength_reg[14]_0 ,
    \rTrfLength_reg[15]_0 ,
    \FSM_onehot_rCurState_reg[9]_1 ,
    \FSM_onehot_rCurState_reg[7]_3 ,
    \FSM_onehot_rCurState_reg[0]_7 ,
    \FSM_onehot_rCurState_reg[0]_8 ,
    \FSM_onehot_rCurState_reg[9]_2 ,
    \rTargetWay_reg[0]_0 ,
    \rTargetWay_reg[1]_0 ,
    \rTargetWay_reg[6]_0 ,
    \rTargetWay_reg[4]_0 ,
    \rTargetWay_reg[5]_0 ,
    \rTargetWay_reg[7]_0 ,
    \FSM_onehot_rCurState_reg[12]_1 ,
    \FSM_onehot_rCurState_reg[0]_9 ,
    iReset,
    E,
    D,
    iSystemClock,
    wPBRReady,
    wbCMDStartSet,
    wPM_LastStep_PCG_PM,
    \FSM_onehot_rCurState[1]_i_2__5 ,
    \FSM_onehot_rCurState[1]_i_2__5_0 ,
    iOpcode,
    iTargetID,
    \rPCommand_reg[6] ,
    \rPCommand_reg[6]_0 ,
    \rPCommand_reg[6]_1 ,
    \rPCommand_reg[6]_2 ,
    \rNumOfCommand[1]_i_3 ,
    \rNumOfCommand[1]_i_3_0 ,
    rOption_i_3,
    \rNumOfData[6]_i_2 ,
    CABuffer_i_16,
    \rPCommand_reg[0] ,
    CABuffer_i_8,
    CABuffer_i_5,
    \rNumOfCommand[0]_i_4 ,
    \rPCommand_reg[1] ,
    \rNumOfData[8]_i_3 ,
    \rPCommand_reg[1]_0 ,
    \rPCommand_reg[1]_1 ,
    \oReadData[31] ,
    \rPO_ChipEnable[15]_i_4 ,
    \rPO_ChipEnable[8]_i_2 ,
    \FSM_onehot_rCurState_reg[13]_0 ,
    \rTargetWay_reg[7]_1 ,
    \rTrfLength_reg[15]_1 ,
    \rColAddress_reg[15]_0 ,
    \rRowAddress_reg[23]_0 );
  output [6:0]Q;
  output rNANDPOE_reg;
  output \FSM_onehot_rCurState_reg[11]_0 ;
  output [1:0]\rTrfLength_reg[13]_0 ;
  output [3:0]\FSM_onehot_rCurState_reg[9]_0 ;
  output [0:0]wPM_PCommand_PCG_PM;
  output \FSM_onehot_rCurState_reg[0]_0 ;
  output \FSM_onehot_rCurState_reg[0]_1 ;
  output \FSM_onehot_rCurState_reg[0]_2 ;
  output \FSM_onehot_rCurState_reg[0]_3 ;
  output \rCAData_reg[4] ;
  output \FSM_onehot_rCurState_reg[12]_0 ;
  output \FSM_onehot_rCurState_reg[5]_0 ;
  output \FSM_onehot_rCurState_reg[0]_4 ;
  output \FSM_onehot_rCurState_reg[0]_5 ;
  output \FSM_onehot_rCurState_reg[0]_6 ;
  output \rTrfLength_reg[4]_0 ;
  output \FSM_onehot_rCurState_reg[7]_0 ;
  output \rTrfLength_reg[7]_0 ;
  output \rTrfLength_reg[8]_0 ;
  output \FSM_onehot_rCurState_reg[7]_1 ;
  output \rTrfLength_reg[10]_0 ;
  output \FSM_onehot_rCurState_reg[7]_2 ;
  output \rTrfLength_reg[14]_0 ;
  output \rTrfLength_reg[15]_0 ;
  output \FSM_onehot_rCurState_reg[9]_1 ;
  output \FSM_onehot_rCurState_reg[7]_3 ;
  output \FSM_onehot_rCurState_reg[0]_7 ;
  output \FSM_onehot_rCurState_reg[0]_8 ;
  output \FSM_onehot_rCurState_reg[9]_2 ;
  output \rTargetWay_reg[0]_0 ;
  output \rTargetWay_reg[1]_0 ;
  output [2:0]\rTargetWay_reg[6]_0 ;
  output \rTargetWay_reg[4]_0 ;
  output \rTargetWay_reg[5]_0 ;
  output \rTargetWay_reg[7]_0 ;
  output \FSM_onehot_rCurState_reg[12]_1 ;
  output \FSM_onehot_rCurState_reg[0]_9 ;
  input iReset;
  input [0:0]E;
  input [0:0]D;
  input iSystemClock;
  input wPBRReady;
  input [0:0]wbCMDStartSet;
  input [2:0]wPM_LastStep_PCG_PM;
  input \FSM_onehot_rCurState[1]_i_2__5 ;
  input \FSM_onehot_rCurState[1]_i_2__5_0 ;
  input [2:0]iOpcode;
  input [0:0]iTargetID;
  input \rPCommand_reg[6] ;
  input \rPCommand_reg[6]_0 ;
  input \rPCommand_reg[6]_1 ;
  input \rPCommand_reg[6]_2 ;
  input \rNumOfCommand[1]_i_3 ;
  input \rNumOfCommand[1]_i_3_0 ;
  input rOption_i_3;
  input \rNumOfData[6]_i_2 ;
  input [3:0]CABuffer_i_16;
  input [2:0]\rPCommand_reg[0] ;
  input CABuffer_i_8;
  input CABuffer_i_5;
  input \rNumOfCommand[0]_i_4 ;
  input [0:0]\rPCommand_reg[1] ;
  input \rNumOfData[8]_i_3 ;
  input \rPCommand_reg[1]_0 ;
  input [0:0]\rPCommand_reg[1]_1 ;
  input [0:0]\oReadData[31] ;
  input [4:0]\rPO_ChipEnable[15]_i_4 ;
  input \rPO_ChipEnable[8]_i_2 ;
  input [3:0]\FSM_onehot_rCurState_reg[13]_0 ;
  input [7:0]\rTargetWay_reg[7]_1 ;
  input [15:0]\rTrfLength_reg[15]_1 ;
  input [15:0]\rColAddress_reg[15]_0 ;
  input [23:0]\rRowAddress_reg[23]_0 ;

  wire CABuffer_i_101_n_0;
  wire [3:0]CABuffer_i_16;
  wire CABuffer_i_40_n_0;
  wire CABuffer_i_5;
  wire CABuffer_i_65_n_0;
  wire CABuffer_i_66_n_0;
  wire CABuffer_i_68_n_0;
  wire CABuffer_i_69_n_0;
  wire CABuffer_i_71_n_0;
  wire CABuffer_i_75_n_0;
  wire CABuffer_i_76_n_0;
  wire CABuffer_i_79_n_0;
  wire CABuffer_i_8;
  wire CABuffer_i_80_n_0;
  wire CABuffer_i_82_n_0;
  wire CABuffer_i_83_n_0;
  wire CABuffer_i_85_n_0;
  wire CABuffer_i_91_n_0;
  wire CABuffer_i_95_n_0;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rCurState[0]_i_1__5_n_0 ;
  wire \FSM_onehot_rCurState[10]_i_1__0_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_1__5_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_2__5 ;
  wire \FSM_onehot_rCurState[1]_i_2__5_0 ;
  wire \FSM_onehot_rCurState[3]_i_1__1_n_0 ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[0]_1 ;
  wire \FSM_onehot_rCurState_reg[0]_2 ;
  wire \FSM_onehot_rCurState_reg[0]_3 ;
  wire \FSM_onehot_rCurState_reg[0]_4 ;
  wire \FSM_onehot_rCurState_reg[0]_5 ;
  wire \FSM_onehot_rCurState_reg[0]_6 ;
  wire \FSM_onehot_rCurState_reg[0]_7 ;
  wire \FSM_onehot_rCurState_reg[0]_8 ;
  wire \FSM_onehot_rCurState_reg[0]_9 ;
  wire \FSM_onehot_rCurState_reg[11]_0 ;
  wire \FSM_onehot_rCurState_reg[12]_0 ;
  wire \FSM_onehot_rCurState_reg[12]_1 ;
  wire [3:0]\FSM_onehot_rCurState_reg[13]_0 ;
  wire \FSM_onehot_rCurState_reg[5]_0 ;
  wire \FSM_onehot_rCurState_reg[7]_0 ;
  wire \FSM_onehot_rCurState_reg[7]_1 ;
  wire \FSM_onehot_rCurState_reg[7]_2 ;
  wire \FSM_onehot_rCurState_reg[7]_3 ;
  wire [3:0]\FSM_onehot_rCurState_reg[9]_0 ;
  wire \FSM_onehot_rCurState_reg[9]_1 ;
  wire \FSM_onehot_rCurState_reg[9]_2 ;
  wire \FSM_onehot_rCurState_reg_n_0_[3] ;
  wire \FSM_onehot_rCurState_reg_n_0_[4] ;
  wire \FSM_onehot_rCurState_reg_n_0_[5] ;
  wire \FSM_onehot_rCurState_reg_n_0_[6] ;
  wire \FSM_onehot_rCurState_reg_n_0_[7] ;
  wire \FSM_onehot_rCurState_reg_n_0_[8] ;
  wire \FSM_onehot_rCurState_reg_n_0_[9] ;
  wire [6:0]Q;
  wire [2:0]iOpcode;
  wire iReset;
  wire iSystemClock;
  wire [0:0]iTargetID;
  wire [7:0]in12;
  wire [7:0]in14;
  wire [7:0]in15;
  wire [0:0]\oReadData[31] ;
  wire \rCAData_reg[4] ;
  wire [15:0]\rColAddress_reg[15]_0 ;
  wire \rColAddress_reg_n_0_[0] ;
  wire \rColAddress_reg_n_0_[1] ;
  wire \rColAddress_reg_n_0_[2] ;
  wire \rColAddress_reg_n_0_[3] ;
  wire \rColAddress_reg_n_0_[4] ;
  wire \rColAddress_reg_n_0_[5] ;
  wire \rColAddress_reg_n_0_[6] ;
  wire \rColAddress_reg_n_0_[7] ;
  wire rNANDPOE_reg;
  wire \rNumOfCommand[0]_i_4 ;
  wire \rNumOfCommand[1]_i_3 ;
  wire \rNumOfCommand[1]_i_3_0 ;
  wire \rNumOfData[6]_i_2 ;
  wire \rNumOfData[8]_i_3 ;
  wire rOption_i_3;
  wire [2:0]\rPCommand_reg[0] ;
  wire [0:0]\rPCommand_reg[1] ;
  wire \rPCommand_reg[1]_0 ;
  wire [0:0]\rPCommand_reg[1]_1 ;
  wire \rPCommand_reg[6] ;
  wire \rPCommand_reg[6]_0 ;
  wire \rPCommand_reg[6]_1 ;
  wire \rPCommand_reg[6]_2 ;
  wire [4:0]\rPO_ChipEnable[15]_i_4 ;
  wire \rPO_ChipEnable[8]_i_2 ;
  wire \rPO_ChipEnable[8]_i_5_n_0 ;
  wire [23:0]\rRowAddress_reg[23]_0 ;
  wire \rRowAddress_reg_n_0_[0] ;
  wire \rRowAddress_reg_n_0_[1] ;
  wire \rRowAddress_reg_n_0_[2] ;
  wire \rRowAddress_reg_n_0_[3] ;
  wire \rRowAddress_reg_n_0_[4] ;
  wire \rRowAddress_reg_n_0_[5] ;
  wire \rRowAddress_reg_n_0_[6] ;
  wire \rRowAddress_reg_n_0_[7] ;
  wire [0:0]rSourceID;
  wire \rTargetWay_reg[0]_0 ;
  wire \rTargetWay_reg[1]_0 ;
  wire \rTargetWay_reg[4]_0 ;
  wire \rTargetWay_reg[5]_0 ;
  wire [2:0]\rTargetWay_reg[6]_0 ;
  wire \rTargetWay_reg[7]_0 ;
  wire [7:0]\rTargetWay_reg[7]_1 ;
  wire [15:0]rTrfLength;
  wire \rTrfLength_reg[10]_0 ;
  wire [1:0]\rTrfLength_reg[13]_0 ;
  wire \rTrfLength_reg[14]_0 ;
  wire \rTrfLength_reg[15]_0 ;
  wire [15:0]\rTrfLength_reg[15]_1 ;
  wire \rTrfLength_reg[4]_0 ;
  wire \rTrfLength_reg[7]_0 ;
  wire \rTrfLength_reg[8]_0 ;
  wire [5:1]wBNC_P_read_DT00h_PM_CAData;
  wire [1:1]wBNC_P_read_DT00h_PM_NumOfData;
  wire [7:0]wBNC_P_read_DT00h_PM_TargetWay;
  wire wPBRReady;
  wire [2:0]wPM_LastStep_PCG_PM;
  wire [0:0]wPM_PCommand_PCG_PM;
  wire [0:0]wbCMDStartSet;

  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_101
       (.I0(in15[0]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .I2(in14[0]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .O(CABuffer_i_101_n_0));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    CABuffer_i_18
       (.I0(CABuffer_i_40_n_0),
        .I1(CABuffer_i_16[2]),
        .I2(Q[0]),
        .I3(\rPCommand_reg[0] [0]),
        .I4(CABuffer_i_5),
        .I5(\rPCommand_reg[6]_1 ),
        .O(\rCAData_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000BABAFEBA)) 
    CABuffer_i_24
       (.I0(\rPCommand_reg[6]_0 ),
        .I1(Q[0]),
        .I2(wBNC_P_read_DT00h_PM_CAData[1]),
        .I3(CABuffer_i_16[0]),
        .I4(\rPCommand_reg[0] [0]),
        .I5(CABuffer_i_8),
        .O(\FSM_onehot_rCurState_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h77F7FFF777F777F7)) 
    CABuffer_i_37
       (.I0(\rNumOfData[8]_i_3 ),
        .I1(\rPCommand_reg[1] ),
        .I2(wBNC_P_read_DT00h_PM_CAData[5]),
        .I3(Q[0]),
        .I4(\rPCommand_reg[0] [0]),
        .I5(CABuffer_i_16[3]),
        .O(\FSM_onehot_rCurState_reg[9]_1 ));
  LUT5 #(
    .INIT(32'h7FFF7F7F)) 
    CABuffer_i_40
       (.I0(\rPCommand_reg[1]_0 ),
        .I1(\rPCommand_reg[1]_1 ),
        .I2(\rPCommand_reg[1] ),
        .I3(Q[0]),
        .I4(wBNC_P_read_DT00h_PM_CAData[4]),
        .O(CABuffer_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFF3330AAAA3330)) 
    CABuffer_i_43
       (.I0(\rPCommand_reg[0] [0]),
        .I1(iReset),
        .I2(CABuffer_i_65_n_0),
        .I3(CABuffer_i_66_n_0),
        .I4(Q[0]),
        .I5(CABuffer_i_16[1]),
        .O(\FSM_onehot_rCurState_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    CABuffer_i_46
       (.I0(CABuffer_i_68_n_0),
        .I1(CABuffer_i_69_n_0),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .I4(in14[2]),
        .I5(iReset),
        .O(\FSM_onehot_rCurState_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    CABuffer_i_49
       (.I0(rSourceID),
        .I1(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I2(\rColAddress_reg_n_0_[1] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I4(CABuffer_i_71_n_0),
        .I5(iReset),
        .O(wBNC_P_read_DT00h_PM_CAData[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    CABuffer_i_54
       (.I0(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .I4(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .I5(Q[0]),
        .O(\FSM_onehot_rCurState_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    CABuffer_i_57
       (.I0(CABuffer_i_75_n_0),
        .I1(CABuffer_i_76_n_0),
        .I2(\FSM_onehot_rCurState_reg_n_0_[9] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .I4(in15[7]),
        .I5(iReset),
        .O(\FSM_onehot_rCurState_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    CABuffer_i_59
       (.I0(CABuffer_i_79_n_0),
        .I1(CABuffer_i_80_n_0),
        .I2(\FSM_onehot_rCurState_reg_n_0_[9] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .I4(in15[6]),
        .I5(iReset),
        .O(\FSM_onehot_rCurState_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    CABuffer_i_61
       (.I0(CABuffer_i_82_n_0),
        .I1(CABuffer_i_83_n_0),
        .I2(\FSM_onehot_rCurState_reg_n_0_[9] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .I4(in15[5]),
        .I5(iReset),
        .O(wBNC_P_read_DT00h_PM_CAData[5]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    CABuffer_i_63
       (.I0(in12[4]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I2(\rRowAddress_reg_n_0_[4] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I4(CABuffer_i_85_n_0),
        .I5(iReset),
        .O(wBNC_P_read_DT00h_PM_CAData[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    CABuffer_i_65
       (.I0(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .I1(in14[3]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .I3(in15[3]),
        .I4(\rColAddress_reg_n_0_[3] ),
        .I5(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .O(CABuffer_i_65_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_66
       (.I0(in12[3]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I2(\rRowAddress_reg_n_0_[3] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .O(CABuffer_i_66_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_68
       (.I0(in15[2]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .I2(\rColAddress_reg_n_0_[2] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .O(CABuffer_i_68_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_69
       (.I0(in12[2]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I2(\rRowAddress_reg_n_0_[2] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .O(CABuffer_i_69_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    CABuffer_i_71
       (.I0(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I1(\rRowAddress_reg_n_0_[1] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I3(in12[1]),
        .I4(CABuffer_i_91_n_0),
        .O(CABuffer_i_71_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFF444)) 
    CABuffer_i_73
       (.I0(rSourceID),
        .I1(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I2(\rColAddress_reg_n_0_[0] ),
        .I3(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I4(CABuffer_i_95_n_0),
        .I5(iReset),
        .O(\FSM_onehot_rCurState_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_75
       (.I0(\rColAddress_reg_n_0_[7] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I2(in12[7]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .O(CABuffer_i_75_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_76
       (.I0(\rRowAddress_reg_n_0_[7] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I2(in14[7]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .O(CABuffer_i_76_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_79
       (.I0(\rColAddress_reg_n_0_[6] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I2(in12[6]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .O(CABuffer_i_79_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_80
       (.I0(\rRowAddress_reg_n_0_[6] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I2(in14[6]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .O(CABuffer_i_80_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_82
       (.I0(\rColAddress_reg_n_0_[5] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .I2(in12[5]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .O(CABuffer_i_82_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_83
       (.I0(\rRowAddress_reg_n_0_[5] ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I2(in14[5]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .O(CABuffer_i_83_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    CABuffer_i_85
       (.I0(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .I1(in14[4]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .I3(in15[4]),
        .I4(\rColAddress_reg_n_0_[4] ),
        .I5(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .O(CABuffer_i_85_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    CABuffer_i_91
       (.I0(in15[1]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .I2(in14[1]),
        .I3(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .O(CABuffer_i_91_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    CABuffer_i_95
       (.I0(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I1(\rRowAddress_reg_n_0_[0] ),
        .I2(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .I3(in12[0]),
        .I4(CABuffer_i_101_n_0),
        .O(CABuffer_i_95_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[0]_i_1__5 
       (.I0(Q[6]),
        .I1(wPM_LastStep_PCG_PM[0]),
        .I2(wbCMDStartSet),
        .I3(Q[0]),
        .O(\FSM_onehot_rCurState[0]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_rCurState[10]_i_1__0 
       (.I0(wPM_LastStep_PCG_PM[1]),
        .I1(Q[3]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[9] ),
        .O(\FSM_onehot_rCurState[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[1]_i_1__5 
       (.I0(wPBRReady),
        .I1(Q[1]),
        .I2(wbCMDStartSet),
        .I3(Q[0]),
        .O(\FSM_onehot_rCurState[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \FSM_onehot_rCurState[1]_i_3__2 
       (.I0(\FSM_onehot_rCurState[1]_i_2__5 ),
        .I1(\FSM_onehot_rCurState[1]_i_2__5_0 ),
        .I2(iOpcode[1]),
        .I3(iOpcode[0]),
        .I4(iTargetID),
        .I5(iOpcode[2]),
        .O(rNANDPOE_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_rCurState[3]_i_1__1 
       (.I0(Q[2]),
        .I1(wPM_LastStep_PCG_PM[2]),
        .O(\FSM_onehot_rCurState[3]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1__5_n_0 ),
        .Q(Q[0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[10] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[10]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[11] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[13]_0 [1]),
        .Q(Q[4]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[12] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[13]_0 [2]),
        .Q(Q[5]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[13] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[13]_0 [3]),
        .Q(Q[6]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[1]_i_1__5_n_0 ),
        .Q(Q[1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[13]_0 [0]),
        .Q(Q[2]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[4] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[5] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[7] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[9] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[8] ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[9] ),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \oReadData[31]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(\oReadData[31] ),
        .O(\FSM_onehot_rCurState_reg[0]_7 ));
  FDRE \rColAddress_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [0]),
        .Q(\rColAddress_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rColAddress_reg[10] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [10]),
        .Q(in12[2]),
        .R(iReset));
  FDRE \rColAddress_reg[11] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [11]),
        .Q(in12[3]),
        .R(iReset));
  FDRE \rColAddress_reg[12] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [12]),
        .Q(in12[4]),
        .R(iReset));
  FDRE \rColAddress_reg[13] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [13]),
        .Q(in12[5]),
        .R(iReset));
  FDRE \rColAddress_reg[14] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [14]),
        .Q(in12[6]),
        .R(iReset));
  FDRE \rColAddress_reg[15] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [15]),
        .Q(in12[7]),
        .R(iReset));
  FDRE \rColAddress_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [1]),
        .Q(\rColAddress_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rColAddress_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [2]),
        .Q(\rColAddress_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rColAddress_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [3]),
        .Q(\rColAddress_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rColAddress_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [4]),
        .Q(\rColAddress_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rColAddress_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [5]),
        .Q(\rColAddress_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rColAddress_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [6]),
        .Q(\rColAddress_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rColAddress_reg[7] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [7]),
        .Q(\rColAddress_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rColAddress_reg[8] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [8]),
        .Q(in12[0]),
        .R(iReset));
  FDRE \rColAddress_reg[9] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [9]),
        .Q(in12[1]),
        .R(iReset));
  LUT6 #(
    .INIT(64'hFF7F777FFF7FFF7F)) 
    \rLCH_cur_state[2]_i_11 
       (.I0(\rNumOfData[8]_i_3 ),
        .I1(\rPCommand_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\rPCommand_reg[0] [0]),
        .I5(\rPCommand_reg[0] [1]),
        .O(\FSM_onehot_rCurState_reg[9]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABABFBFBF)) 
    \rNumOfCommand[0]_i_9 
       (.I0(\rPCommand_reg[6]_1 ),
        .I1(\rNumOfCommand[0]_i_4 ),
        .I2(Q[0]),
        .I3(\FSM_onehot_rCurState_reg[11]_0 ),
        .I4(rTrfLength[0]),
        .I5(\rPCommand_reg[6]_0 ),
        .O(\FSM_onehot_rCurState_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h00000000AAA888A8)) 
    \rNumOfCommand[1]_i_4 
       (.I0(\rNumOfCommand[1]_i_3 ),
        .I1(\rPCommand_reg[6]_0 ),
        .I2(wBNC_P_read_DT00h_PM_NumOfData),
        .I3(Q[0]),
        .I4(\rNumOfCommand[1]_i_3_0 ),
        .I5(\rPCommand_reg[6]_1 ),
        .O(\FSM_onehot_rCurState_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFEEE)) 
    \rNumOfCommand[1]_i_7 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(rTrfLength[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(iReset),
        .O(wBNC_P_read_DT00h_PM_NumOfData));
  LUT6 #(
    .INIT(64'h1100110111011101)) 
    \rNumOfCommand[2]_i_7 
       (.I0(Q[0]),
        .I1(\rPCommand_reg[6]_0 ),
        .I2(Q[2]),
        .I3(iReset),
        .I4(Q[4]),
        .I5(rTrfLength[2]),
        .O(\FSM_onehot_rCurState_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hAAAABBBBAAAABAAA)) 
    \rNumOfCommand[3]_i_11 
       (.I0(\rPCommand_reg[6]_0 ),
        .I1(Q[0]),
        .I2(rTrfLength[3]),
        .I3(Q[4]),
        .I4(iReset),
        .I5(Q[5]),
        .O(\FSM_onehot_rCurState_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \rNumOfData[10]_i_4 
       (.I0(rTrfLength[10]),
        .I1(Q[4]),
        .I2(iReset),
        .I3(\rPCommand_reg[1] ),
        .I4(\rNumOfData[8]_i_3 ),
        .I5(Q[0]),
        .O(\rTrfLength_reg[10]_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rNumOfData[12]_i_4 
       (.I0(\rPCommand_reg[0] [0]),
        .I1(Q[0]),
        .I2(iReset),
        .I3(Q[4]),
        .I4(rTrfLength[12]),
        .O(\FSM_onehot_rCurState_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \rNumOfData[13]_i_6 
       (.I0(Q[0]),
        .I1(\rPCommand_reg[1]_0 ),
        .I2(\rPCommand_reg[1]_1 ),
        .I3(\rPCommand_reg[1] ),
        .O(\FSM_onehot_rCurState_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rNumOfData[13]_i_7 
       (.I0(Q[4]),
        .I1(iReset),
        .O(\FSM_onehot_rCurState_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \rNumOfData[14]_i_4 
       (.I0(rTrfLength[14]),
        .I1(Q[4]),
        .I2(iReset),
        .I3(\rPCommand_reg[1] ),
        .I4(\rNumOfData[8]_i_3 ),
        .I5(Q[0]),
        .O(\rTrfLength_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \rNumOfData[15]_i_7 
       (.I0(rTrfLength[15]),
        .I1(Q[4]),
        .I2(iReset),
        .I3(\rPCommand_reg[1] ),
        .I4(\rNumOfData[8]_i_3 ),
        .I5(Q[0]),
        .O(\rTrfLength_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF080008)) 
    \rNumOfData[4]_i_6 
       (.I0(rTrfLength[4]),
        .I1(Q[4]),
        .I2(iReset),
        .I3(Q[0]),
        .I4(\rPCommand_reg[0] [0]),
        .I5(\rPCommand_reg[6]_0 ),
        .O(\rTrfLength_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h8888BBBB8888B888)) 
    \rNumOfData[5]_i_5 
       (.I0(\rPCommand_reg[0] [0]),
        .I1(Q[0]),
        .I2(rTrfLength[5]),
        .I3(Q[4]),
        .I4(iReset),
        .I5(Q[3]),
        .O(\FSM_onehot_rCurState_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABBBBBB)) 
    \rNumOfData[6]_i_4 
       (.I0(\rNumOfData[6]_i_2 ),
        .I1(\rPCommand_reg[6]_0 ),
        .I2(Q[0]),
        .I3(\FSM_onehot_rCurState_reg[11]_0 ),
        .I4(rTrfLength[6]),
        .I5(\rPCommand_reg[6]_1 ),
        .O(\FSM_onehot_rCurState_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFBF)) 
    \rNumOfData[7]_i_4 
       (.I0(\rPCommand_reg[6]_1 ),
        .I1(rTrfLength[7]),
        .I2(Q[4]),
        .I3(iReset),
        .I4(Q[0]),
        .I5(\rPCommand_reg[6]_0 ),
        .O(\rTrfLength_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \rNumOfData[8]_i_4 
       (.I0(rTrfLength[8]),
        .I1(Q[4]),
        .I2(iReset),
        .I3(\rPCommand_reg[1] ),
        .I4(\rNumOfData[8]_i_3 ),
        .I5(Q[0]),
        .O(\rTrfLength_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rNumOfData[9]_i_5 
       (.I0(\rPCommand_reg[0] [0]),
        .I1(Q[0]),
        .I2(iReset),
        .I3(Q[4]),
        .I4(rTrfLength[9]),
        .O(\FSM_onehot_rCurState_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABABABB)) 
    rOption_i_4
       (.I0(rOption_i_3),
        .I1(\rPCommand_reg[6]_0 ),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\rPCommand_reg[6]_1 ),
        .O(\FSM_onehot_rCurState_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0D000D000D000D0F)) 
    \rPCommand[0]_i_3 
       (.I0(\rPCommand_reg[0] [2]),
        .I1(\rPCommand_reg[0] [0]),
        .I2(\rPCommand_reg[6]_0 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\FSM_onehot_rCurState_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \rPCommand[1]_i_3 
       (.I0(Q[0]),
        .I1(\rPCommand_reg[1]_0 ),
        .I2(\rPCommand_reg[1]_1 ),
        .I3(\rPCommand_reg[1] ),
        .I4(Q[4]),
        .I5(\rPCommand_reg[6]_1 ),
        .O(\FSM_onehot_rCurState_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h00000200AAAAAAAA)) 
    \rPCommand[6]_i_1 
       (.I0(\rPCommand_reg[6] ),
        .I1(Q[0]),
        .I2(\rPCommand_reg[6]_0 ),
        .I3(Q[1]),
        .I4(\rPCommand_reg[6]_1 ),
        .I5(\rPCommand_reg[6]_2 ),
        .O(wPM_PCommand_PCG_PM));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hC5F5)) 
    \rPO_ChipEnable[12]_i_6 
       (.I0(wBNC_P_read_DT00h_PM_TargetWay[4]),
        .I1(\rPCommand_reg[0] [0]),
        .I2(Q[0]),
        .I3(\rPO_ChipEnable[15]_i_4 [2]),
        .O(\rTargetWay_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hC5F5)) 
    \rPO_ChipEnable[13]_i_6 
       (.I0(wBNC_P_read_DT00h_PM_TargetWay[5]),
        .I1(\rPCommand_reg[0] [0]),
        .I2(Q[0]),
        .I3(\rPO_ChipEnable[15]_i_4 [3]),
        .O(\rTargetWay_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hC5F5)) 
    \rPO_ChipEnable[15]_i_6 
       (.I0(wBNC_P_read_DT00h_PM_TargetWay[7]),
        .I1(\rPCommand_reg[0] [0]),
        .I2(Q[0]),
        .I3(\rPO_ChipEnable[15]_i_4 [4]),
        .O(\rTargetWay_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \rPO_ChipEnable[8]_i_4 
       (.I0(\rPO_ChipEnable[8]_i_5_n_0 ),
        .I1(\rPO_ChipEnable[15]_i_4 [0]),
        .I2(Q[0]),
        .I3(\rPCommand_reg[0] [0]),
        .I4(\rPO_ChipEnable[8]_i_2 ),
        .I5(\rPCommand_reg[6]_1 ),
        .O(\rTargetWay_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7FFF7F7F)) 
    \rPO_ChipEnable[8]_i_5 
       (.I0(\rPCommand_reg[1]_0 ),
        .I1(\rPCommand_reg[1]_1 ),
        .I2(\rPCommand_reg[1] ),
        .I3(Q[0]),
        .I4(wBNC_P_read_DT00h_PM_TargetWay[0]),
        .O(\rPO_ChipEnable[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hC5F5)) 
    \rPO_ChipEnable[9]_i_6 
       (.I0(wBNC_P_read_DT00h_PM_TargetWay[1]),
        .I1(\rPCommand_reg[0] [0]),
        .I2(Q[0]),
        .I3(\rPO_ChipEnable[15]_i_4 [1]),
        .O(\rTargetWay_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAFBAAABAAFBAAFB)) 
    \rPO_ReadEnable[3]_i_4 
       (.I0(\rPCommand_reg[6]_1 ),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(\rPCommand_reg[6]_0 ),
        .I4(\rPCommand_reg[0] [0]),
        .I5(\rPCommand_reg[0] [2]),
        .O(\FSM_onehot_rCurState_reg[12]_1 ));
  FDRE \rRowAddress_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [0]),
        .Q(\rRowAddress_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rRowAddress_reg[10] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [10]),
        .Q(in14[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[11] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [11]),
        .Q(in14[3]),
        .R(iReset));
  FDRE \rRowAddress_reg[12] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [12]),
        .Q(in14[4]),
        .R(iReset));
  FDRE \rRowAddress_reg[13] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [13]),
        .Q(in14[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[14] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [14]),
        .Q(in14[6]),
        .R(iReset));
  FDRE \rRowAddress_reg[15] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [15]),
        .Q(in14[7]),
        .R(iReset));
  FDRE \rRowAddress_reg[16] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [16]),
        .Q(in15[0]),
        .R(iReset));
  FDRE \rRowAddress_reg[17] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [17]),
        .Q(in15[1]),
        .R(iReset));
  FDRE \rRowAddress_reg[18] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [18]),
        .Q(in15[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[19] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [19]),
        .Q(in15[3]),
        .R(iReset));
  FDRE \rRowAddress_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [1]),
        .Q(\rRowAddress_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rRowAddress_reg[20] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [20]),
        .Q(in15[4]),
        .R(iReset));
  FDRE \rRowAddress_reg[21] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [21]),
        .Q(in15[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[22] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [22]),
        .Q(in15[6]),
        .R(iReset));
  FDRE \rRowAddress_reg[23] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [23]),
        .Q(in15[7]),
        .R(iReset));
  FDRE \rRowAddress_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [2]),
        .Q(\rRowAddress_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rRowAddress_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [3]),
        .Q(\rRowAddress_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rRowAddress_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [4]),
        .Q(\rRowAddress_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rRowAddress_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [5]),
        .Q(\rRowAddress_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rRowAddress_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [6]),
        .Q(\rRowAddress_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rRowAddress_reg[7] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [7]),
        .Q(\rRowAddress_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rRowAddress_reg[8] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [8]),
        .Q(in14[0]),
        .R(iReset));
  FDRE \rRowAddress_reg[9] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rRowAddress_reg[23]_0 [9]),
        .Q(in14[1]),
        .R(iReset));
  FDRE \rSourceID_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(D),
        .Q(rSourceID),
        .R(iReset));
  FDRE \rTargetWay_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [0]),
        .Q(wBNC_P_read_DT00h_PM_TargetWay[0]),
        .R(iReset));
  FDRE \rTargetWay_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [1]),
        .Q(wBNC_P_read_DT00h_PM_TargetWay[1]),
        .R(iReset));
  FDRE \rTargetWay_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [2]),
        .Q(\rTargetWay_reg[6]_0 [0]),
        .R(iReset));
  FDRE \rTargetWay_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [3]),
        .Q(\rTargetWay_reg[6]_0 [1]),
        .R(iReset));
  FDRE \rTargetWay_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [4]),
        .Q(wBNC_P_read_DT00h_PM_TargetWay[4]),
        .R(iReset));
  FDRE \rTargetWay_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [5]),
        .Q(wBNC_P_read_DT00h_PM_TargetWay[5]),
        .R(iReset));
  FDRE \rTargetWay_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [6]),
        .Q(\rTargetWay_reg[6]_0 [2]),
        .R(iReset));
  FDRE \rTargetWay_reg[7] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [7]),
        .Q(wBNC_P_read_DT00h_PM_TargetWay[7]),
        .R(iReset));
  FDRE \rTrfLength_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [0]),
        .Q(rTrfLength[0]),
        .R(iReset));
  FDRE \rTrfLength_reg[10] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [10]),
        .Q(rTrfLength[10]),
        .R(iReset));
  FDRE \rTrfLength_reg[11] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [11]),
        .Q(\rTrfLength_reg[13]_0 [0]),
        .R(iReset));
  FDRE \rTrfLength_reg[12] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [12]),
        .Q(rTrfLength[12]),
        .R(iReset));
  FDRE \rTrfLength_reg[13] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [13]),
        .Q(\rTrfLength_reg[13]_0 [1]),
        .R(iReset));
  FDRE \rTrfLength_reg[14] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [14]),
        .Q(rTrfLength[14]),
        .R(iReset));
  FDRE \rTrfLength_reg[15] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [15]),
        .Q(rTrfLength[15]),
        .R(iReset));
  FDRE \rTrfLength_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [1]),
        .Q(rTrfLength[1]),
        .R(iReset));
  FDRE \rTrfLength_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [2]),
        .Q(rTrfLength[2]),
        .R(iReset));
  FDRE \rTrfLength_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [3]),
        .Q(rTrfLength[3]),
        .R(iReset));
  FDRE \rTrfLength_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [4]),
        .Q(rTrfLength[4]),
        .R(iReset));
  FDRE \rTrfLength_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [5]),
        .Q(rTrfLength[5]),
        .R(iReset));
  FDRE \rTrfLength_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [6]),
        .Q(rTrfLength[6]),
        .R(iReset));
  FDRE \rTrfLength_reg[7] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [7]),
        .Q(rTrfLength[7]),
        .R(iReset));
  FDRE \rTrfLength_reg[8] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [8]),
        .Q(rTrfLength[8]),
        .R(iReset));
  FDRE \rTrfLength_reg[9] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTrfLength_reg[15]_1 [9]),
        .Q(rTrfLength[9]),
        .R(iReset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_BNC_single_cmd
   (\FSM_onehot_rCurState_reg[0]_0 ,
    Q,
    \FSM_onehot_rCurState_reg[0]_1 ,
    \FSM_onehot_rCurState_reg[0]_2 ,
    \iOpcode[5] ,
    wPM_NumOfData_PCG_PM,
    dina,
    wPM_PCommandOption_PCG_PM,
    wPM_TargetWay_PCG_PM,
    \rPO_ChipEnable_reg[15] ,
    \rNumOfCommand_reg[9] ,
    \rNumOfCommand_reg[1] ,
    \rNumOfCommand_reg[9]_0 ,
    \rNumOfCommand_reg[9]_1 ,
    \rNumOfCommand_reg[11] ,
    \rNumOfCommand_reg[11]_0 ,
    \rNumOfCommand_reg[13] ,
    \rNumOfCommand_reg[13]_0 ,
    \FSM_onehot_rCurState_reg[0]_3 ,
    \FSM_onehot_rCurState_reg[4]_0 ,
    iReset,
    wPM_LastStep_PCG_PM,
    iOpcode,
    iTargetID,
    \FSM_onehot_rCurState[4]_i_2 ,
    \FSM_onehot_rCurState[4]_i_2_0 ,
    \rNumOfCommand_reg[1]_0 ,
    \rNumOfCommand_reg[1]_1 ,
    \gen_rd_b.doutb_reg_reg[1] ,
    \gen_rd_b.doutb_reg_reg[1]_0 ,
    \gen_rd_b.doutb_reg_reg[1]_1 ,
    \gen_rd_b.doutb_reg_reg[1]_2 ,
    \gen_rd_b.doutb_reg_reg[1]_3 ,
    \gen_rd_b.doutb_reg_reg[1]_4 ,
    \gen_rd_b.doutb_reg_reg[1]_5 ,
    \gen_rd_b.doutb_reg_reg[1]_6 ,
    \gen_rd_b.doutb_reg_reg[1]_7 ,
    \gen_rd_b.doutb_reg_reg[1]_8 ,
    \gen_rd_b.doutb_reg_reg[1]_9 ,
    \gen_rd_b.doutb_reg_reg[1]_10 ,
    \gen_rd_b.doutb_reg_reg[1]_11 ,
    \gen_rd_b.doutb_reg_reg[1]_12 ,
    \gen_rd_b.doutb_reg_reg[1]_13 ,
    \gen_rd_b.doutb_reg_reg[1]_14 ,
    \gen_rd_b.doutb_reg_reg[1]_15 ,
    rDQSOutEnable_reg,
    rDQSOutEnable_reg_0,
    rDQSOutEnable_reg_1,
    \rPO_ChipEnable_reg[10] ,
    \rPO_ChipEnable_reg[10]_0 ,
    \rPO_ChipEnable_reg[15]_0 ,
    \rPO_ChipEnable_reg[11] ,
    \rPO_ChipEnable_reg[11]_0 ,
    \rPO_ChipEnable_reg[14] ,
    \rPO_ChipEnable_reg[14]_0 ,
    \rPO_ChipEnable_reg[8] ,
    \rPO_ChipEnable_reg[8]_0 ,
    \rPO_ChipEnable_reg[9] ,
    \rPO_ChipEnable_reg[9]_0 ,
    \rPO_ChipEnable_reg[12] ,
    \rPO_ChipEnable_reg[12]_0 ,
    \rPO_ChipEnable_reg[13] ,
    \rPO_ChipEnable_reg[13]_0 ,
    \rPO_ChipEnable_reg[15]_1 ,
    \rPO_ChipEnable_reg[15]_2 ,
    iSystemClock,
    \FSM_onehot_rCurState_reg[1]_0 ,
    \rTargetWay_reg[7]_0 ,
    iLength);
  output \FSM_onehot_rCurState_reg[0]_0 ;
  output [3:0]Q;
  output \FSM_onehot_rCurState_reg[0]_1 ;
  output \FSM_onehot_rCurState_reg[0]_2 ;
  output \iOpcode[5] ;
  output [0:0]wPM_NumOfData_PCG_PM;
  output [7:0]dina;
  output [0:0]wPM_PCommandOption_PCG_PM;
  output [7:0]wPM_TargetWay_PCG_PM;
  input \rPO_ChipEnable_reg[15] ;
  input \rNumOfCommand_reg[9] ;
  input [0:0]\rNumOfCommand_reg[1] ;
  input \rNumOfCommand_reg[9]_0 ;
  input \rNumOfCommand_reg[9]_1 ;
  input \rNumOfCommand_reg[11] ;
  input \rNumOfCommand_reg[11]_0 ;
  input \rNumOfCommand_reg[13] ;
  input \rNumOfCommand_reg[13]_0 ;
  input \FSM_onehot_rCurState_reg[0]_3 ;
  input \FSM_onehot_rCurState_reg[4]_0 ;
  input iReset;
  input [1:0]wPM_LastStep_PCG_PM;
  input [2:0]iOpcode;
  input [0:0]iTargetID;
  input \FSM_onehot_rCurState[4]_i_2 ;
  input \FSM_onehot_rCurState[4]_i_2_0 ;
  input \rNumOfCommand_reg[1]_0 ;
  input [0:0]\rNumOfCommand_reg[1]_1 ;
  input \gen_rd_b.doutb_reg_reg[1] ;
  input \gen_rd_b.doutb_reg_reg[1]_0 ;
  input [7:0]\gen_rd_b.doutb_reg_reg[1]_1 ;
  input \gen_rd_b.doutb_reg_reg[1]_2 ;
  input \gen_rd_b.doutb_reg_reg[1]_3 ;
  input \gen_rd_b.doutb_reg_reg[1]_4 ;
  input \gen_rd_b.doutb_reg_reg[1]_5 ;
  input \gen_rd_b.doutb_reg_reg[1]_6 ;
  input \gen_rd_b.doutb_reg_reg[1]_7 ;
  input \gen_rd_b.doutb_reg_reg[1]_8 ;
  input \gen_rd_b.doutb_reg_reg[1]_9 ;
  input \gen_rd_b.doutb_reg_reg[1]_10 ;
  input \gen_rd_b.doutb_reg_reg[1]_11 ;
  input \gen_rd_b.doutb_reg_reg[1]_12 ;
  input \gen_rd_b.doutb_reg_reg[1]_13 ;
  input \gen_rd_b.doutb_reg_reg[1]_14 ;
  input \gen_rd_b.doutb_reg_reg[1]_15 ;
  input rDQSOutEnable_reg;
  input rDQSOutEnable_reg_0;
  input rDQSOutEnable_reg_1;
  input \rPO_ChipEnable_reg[10] ;
  input \rPO_ChipEnable_reg[10]_0 ;
  input [7:0]\rPO_ChipEnable_reg[15]_0 ;
  input \rPO_ChipEnable_reg[11] ;
  input \rPO_ChipEnable_reg[11]_0 ;
  input \rPO_ChipEnable_reg[14] ;
  input \rPO_ChipEnable_reg[14]_0 ;
  input \rPO_ChipEnable_reg[8] ;
  input \rPO_ChipEnable_reg[8]_0 ;
  input \rPO_ChipEnable_reg[9] ;
  input \rPO_ChipEnable_reg[9]_0 ;
  input \rPO_ChipEnable_reg[12] ;
  input \rPO_ChipEnable_reg[12]_0 ;
  input \rPO_ChipEnable_reg[13] ;
  input \rPO_ChipEnable_reg[13]_0 ;
  input \rPO_ChipEnable_reg[15]_1 ;
  input \rPO_ChipEnable_reg[15]_2 ;
  input iSystemClock;
  input [0:0]\FSM_onehot_rCurState_reg[1]_0 ;
  input [7:0]\rTargetWay_reg[7]_0 ;
  input [7:0]iLength;

  wire \FSM_onehot_rCurState[0]_i_1__7_n_0 ;
  wire \FSM_onehot_rCurState[2]_i_1__6_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_1__2_n_0 ;
  wire \FSM_onehot_rCurState[4]_i_1_n_0 ;
  wire \FSM_onehot_rCurState[4]_i_2 ;
  wire \FSM_onehot_rCurState[4]_i_2_0 ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[0]_1 ;
  wire \FSM_onehot_rCurState_reg[0]_2 ;
  wire \FSM_onehot_rCurState_reg[0]_3 ;
  wire [0:0]\FSM_onehot_rCurState_reg[1]_0 ;
  wire \FSM_onehot_rCurState_reg[4]_0 ;
  wire \FSM_onehot_rCurState_reg_n_0_[3] ;
  wire [3:0]Q;
  wire [7:0]dina;
  wire \gen_rd_b.doutb_reg_reg[1] ;
  wire \gen_rd_b.doutb_reg_reg[1]_0 ;
  wire [7:0]\gen_rd_b.doutb_reg_reg[1]_1 ;
  wire \gen_rd_b.doutb_reg_reg[1]_10 ;
  wire \gen_rd_b.doutb_reg_reg[1]_11 ;
  wire \gen_rd_b.doutb_reg_reg[1]_12 ;
  wire \gen_rd_b.doutb_reg_reg[1]_13 ;
  wire \gen_rd_b.doutb_reg_reg[1]_14 ;
  wire \gen_rd_b.doutb_reg_reg[1]_15 ;
  wire \gen_rd_b.doutb_reg_reg[1]_2 ;
  wire \gen_rd_b.doutb_reg_reg[1]_3 ;
  wire \gen_rd_b.doutb_reg_reg[1]_4 ;
  wire \gen_rd_b.doutb_reg_reg[1]_5 ;
  wire \gen_rd_b.doutb_reg_reg[1]_6 ;
  wire \gen_rd_b.doutb_reg_reg[1]_7 ;
  wire \gen_rd_b.doutb_reg_reg[1]_8 ;
  wire \gen_rd_b.doutb_reg_reg[1]_9 ;
  wire [7:0]iLength;
  wire [2:0]iOpcode;
  wire \iOpcode[5] ;
  wire iReset;
  wire iSystemClock;
  wire [0:0]iTargetID;
  wire rCAData;
  wire \rCAData[7]_i_2__1_n_0 ;
  wire rDQSOutEnable_reg;
  wire rDQSOutEnable_reg_0;
  wire rDQSOutEnable_reg_1;
  wire \rLength_reg_n_0_[0] ;
  wire \rLength_reg_n_0_[1] ;
  wire \rLength_reg_n_0_[2] ;
  wire \rLength_reg_n_0_[3] ;
  wire \rLength_reg_n_0_[4] ;
  wire \rLength_reg_n_0_[5] ;
  wire \rLength_reg_n_0_[6] ;
  wire \rLength_reg_n_0_[7] ;
  wire \rNumOfCommand_reg[11] ;
  wire \rNumOfCommand_reg[11]_0 ;
  wire \rNumOfCommand_reg[13] ;
  wire \rNumOfCommand_reg[13]_0 ;
  wire [0:0]\rNumOfCommand_reg[1] ;
  wire \rNumOfCommand_reg[1]_0 ;
  wire [0:0]\rNumOfCommand_reg[1]_1 ;
  wire \rNumOfCommand_reg[9] ;
  wire \rNumOfCommand_reg[9]_0 ;
  wire \rNumOfCommand_reg[9]_1 ;
  wire \rPO_ChipEnable_reg[10] ;
  wire \rPO_ChipEnable_reg[10]_0 ;
  wire \rPO_ChipEnable_reg[11] ;
  wire \rPO_ChipEnable_reg[11]_0 ;
  wire \rPO_ChipEnable_reg[12] ;
  wire \rPO_ChipEnable_reg[12]_0 ;
  wire \rPO_ChipEnable_reg[13] ;
  wire \rPO_ChipEnable_reg[13]_0 ;
  wire \rPO_ChipEnable_reg[14] ;
  wire \rPO_ChipEnable_reg[14]_0 ;
  wire \rPO_ChipEnable_reg[15] ;
  wire [7:0]\rPO_ChipEnable_reg[15]_0 ;
  wire \rPO_ChipEnable_reg[15]_1 ;
  wire \rPO_ChipEnable_reg[15]_2 ;
  wire \rPO_ChipEnable_reg[8] ;
  wire \rPO_ChipEnable_reg[8]_0 ;
  wire \rPO_ChipEnable_reg[9] ;
  wire \rPO_ChipEnable_reg[9]_0 ;
  wire rTargetWay0;
  wire [7:0]\rTargetWay_reg[7]_0 ;
  wire [7:0]wBNC_single_cmd_PM_CAData;
  wire [7:0]wBNC_single_cmd_PM_TargetWay;
  wire [1:0]wPM_LastStep_PCG_PM;
  wire [0:0]wPM_NumOfData_PCG_PM;
  wire [0:0]wPM_PCommandOption_PCG_PM;
  wire [7:0]wPM_TargetWay_PCG_PM;

  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    CABuffer_i_2
       (.I0(\gen_rd_b.doutb_reg_reg[1]_14 ),
        .I1(\gen_rd_b.doutb_reg_reg[1]_15 ),
        .I2(wBNC_single_cmd_PM_CAData[7]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\gen_rd_b.doutb_reg_reg[1]_1 [7]),
        .O(dina[7]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    CABuffer_i_3
       (.I0(\gen_rd_b.doutb_reg_reg[1]_12 ),
        .I1(\gen_rd_b.doutb_reg_reg[1]_13 ),
        .I2(wBNC_single_cmd_PM_CAData[6]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\gen_rd_b.doutb_reg_reg[1]_1 [6]),
        .O(dina[6]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    CABuffer_i_4
       (.I0(\gen_rd_b.doutb_reg_reg[1]_10 ),
        .I1(\gen_rd_b.doutb_reg_reg[1]_11 ),
        .I2(wBNC_single_cmd_PM_CAData[5]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\gen_rd_b.doutb_reg_reg[1]_1 [5]),
        .O(dina[5]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    CABuffer_i_5
       (.I0(\gen_rd_b.doutb_reg_reg[1]_8 ),
        .I1(\gen_rd_b.doutb_reg_reg[1]_9 ),
        .I2(wBNC_single_cmd_PM_CAData[4]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\gen_rd_b.doutb_reg_reg[1]_1 [4]),
        .O(dina[4]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    CABuffer_i_6
       (.I0(\gen_rd_b.doutb_reg_reg[1]_6 ),
        .I1(\gen_rd_b.doutb_reg_reg[1]_7 ),
        .I2(wBNC_single_cmd_PM_CAData[3]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\gen_rd_b.doutb_reg_reg[1]_1 [3]),
        .O(dina[3]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    CABuffer_i_7
       (.I0(\gen_rd_b.doutb_reg_reg[1]_4 ),
        .I1(\gen_rd_b.doutb_reg_reg[1]_5 ),
        .I2(wBNC_single_cmd_PM_CAData[2]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\gen_rd_b.doutb_reg_reg[1]_1 [2]),
        .O(dina[2]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    CABuffer_i_8
       (.I0(\gen_rd_b.doutb_reg_reg[1]_2 ),
        .I1(\gen_rd_b.doutb_reg_reg[1]_3 ),
        .I2(wBNC_single_cmd_PM_CAData[1]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\gen_rd_b.doutb_reg_reg[1]_1 [1]),
        .O(dina[1]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    CABuffer_i_9
       (.I0(\gen_rd_b.doutb_reg_reg[1] ),
        .I1(\gen_rd_b.doutb_reg_reg[1]_0 ),
        .I2(wBNC_single_cmd_PM_CAData[0]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\gen_rd_b.doutb_reg_reg[1]_1 [0]),
        .O(dina[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_rCurState[0]_i_1__7 
       (.I0(Q[0]),
        .I1(\FSM_onehot_rCurState_reg[0]_3 ),
        .I2(wPM_LastStep_PCG_PM[0]),
        .I3(Q[1]),
        .O(\FSM_onehot_rCurState[0]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_rCurState[2]_i_1__6 
       (.I0(wPM_LastStep_PCG_PM[1]),
        .I1(Q[2]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .O(\FSM_onehot_rCurState[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_rCurState[3]_i_1__2 
       (.I0(Q[3]),
        .I1(\FSM_onehot_rCurState_reg[4]_0 ),
        .O(\FSM_onehot_rCurState[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rCurState[4]_i_1 
       (.I0(Q[0]),
        .I1(\FSM_onehot_rCurState_reg[0]_3 ),
        .I2(Q[3]),
        .I3(\FSM_onehot_rCurState_reg[4]_0 ),
        .O(\FSM_onehot_rCurState[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \FSM_onehot_rCurState[4]_i_3 
       (.I0(iOpcode[2]),
        .I1(iTargetID),
        .I2(\FSM_onehot_rCurState[4]_i_2 ),
        .I3(iOpcode[0]),
        .I4(iOpcode[1]),
        .I5(\FSM_onehot_rCurState[4]_i_2_0 ),
        .O(\iOpcode[5] ));
  (* FSM_ENCODED_STATES = "State_NCALIssue:10000,State_NCmdWrite0:01000,State_NTMIssue:00100,State_WaitDone:00010,State_Idle:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1__7_n_0 ),
        .Q(Q[0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_NCALIssue:10000,State_NCmdWrite0:01000,State_NTMIssue:00100,State_WaitDone:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[1]_0 ),
        .Q(Q[1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCALIssue:10000,State_NCmdWrite0:01000,State_NTMIssue:00100,State_WaitDone:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[2]_i_1__6_n_0 ),
        .Q(Q[2]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCALIssue:10000,State_NCmdWrite0:01000,State_NTMIssue:00100,State_WaitDone:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[3]_i_1__2_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCALIssue:10000,State_NCmdWrite0:01000,State_NTMIssue:00100,State_WaitDone:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[4]_i_1_n_0 ),
        .Q(Q[3]),
        .R(iReset));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \rCAData[7]_i_1__1 
       (.I0(Q[0]),
        .I1(\FSM_onehot_rCurState_reg[0]_3 ),
        .I2(\FSM_onehot_rCurState_reg[4]_0 ),
        .I3(iReset),
        .I4(Q[2]),
        .I5(\rCAData[7]_i_2__1_n_0 ),
        .O(rCAData));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \rCAData[7]_i_2__1 
       (.I0(Q[3]),
        .I1(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I2(wPM_LastStep_PCG_PM[0]),
        .I3(Q[1]),
        .O(\rCAData[7]_i_2__1_n_0 ));
  FDRE \rCAData_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rLength_reg_n_0_[0] ),
        .Q(wBNC_single_cmd_PM_CAData[0]),
        .R(rCAData));
  FDRE \rCAData_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rLength_reg_n_0_[1] ),
        .Q(wBNC_single_cmd_PM_CAData[1]),
        .R(rCAData));
  FDRE \rCAData_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rLength_reg_n_0_[2] ),
        .Q(wBNC_single_cmd_PM_CAData[2]),
        .R(rCAData));
  FDRE \rCAData_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rLength_reg_n_0_[3] ),
        .Q(wBNC_single_cmd_PM_CAData[3]),
        .R(rCAData));
  FDRE \rCAData_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rLength_reg_n_0_[4] ),
        .Q(wBNC_single_cmd_PM_CAData[4]),
        .R(rCAData));
  FDRE \rCAData_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rLength_reg_n_0_[5] ),
        .Q(wBNC_single_cmd_PM_CAData[5]),
        .R(rCAData));
  FDRE \rCAData_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rLength_reg_n_0_[6] ),
        .Q(wBNC_single_cmd_PM_CAData[6]),
        .R(rCAData));
  FDRE \rCAData_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rLength_reg_n_0_[7] ),
        .Q(wBNC_single_cmd_PM_CAData[7]),
        .R(rCAData));
  FDRE \rLength_reg[0] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(iLength[0]),
        .Q(\rLength_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rLength_reg[1] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(iLength[1]),
        .Q(\rLength_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rLength_reg[2] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(iLength[2]),
        .Q(\rLength_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rLength_reg[3] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(iLength[3]),
        .Q(\rLength_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rLength_reg[4] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(iLength[4]),
        .Q(\rLength_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rLength_reg[5] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(iLength[5]),
        .Q(\rLength_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rLength_reg[6] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(iLength[6]),
        .Q(\rLength_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rLength_reg[7] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(iLength[7]),
        .Q(\rLength_reg_n_0_[7] ),
        .R(iReset));
  LUT6 #(
    .INIT(64'h8FFF80F08F0F8000)) 
    \rNumOfCommand[1]_i_2 
       (.I0(\rNumOfCommand_reg[1]_0 ),
        .I1(\rNumOfCommand_reg[1] ),
        .I2(Q[0]),
        .I3(\rPO_ChipEnable_reg[15] ),
        .I4(Q[2]),
        .I5(\rNumOfCommand_reg[1]_1 ),
        .O(wPM_NumOfData_PCG_PM));
  LUT6 #(
    .INIT(64'h8088808880888888)) 
    \rNumOfData[11]_i_2 
       (.I0(Q[0]),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rNumOfCommand_reg[11] ),
        .I3(\rNumOfCommand_reg[1] ),
        .I4(\rNumOfCommand_reg[9]_0 ),
        .I5(\rNumOfCommand_reg[11]_0 ),
        .O(\FSM_onehot_rCurState_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8088808880888888)) 
    \rNumOfData[13]_i_2 
       (.I0(Q[0]),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rNumOfCommand_reg[13] ),
        .I3(\rNumOfCommand_reg[1] ),
        .I4(\rNumOfCommand_reg[9]_0 ),
        .I5(\rNumOfCommand_reg[13]_0 ),
        .O(\FSM_onehot_rCurState_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8088808880888888)) 
    \rNumOfData[9]_i_2 
       (.I0(Q[0]),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rNumOfCommand_reg[9] ),
        .I3(\rNumOfCommand_reg[1] ),
        .I4(\rNumOfCommand_reg[9]_0 ),
        .I5(\rNumOfCommand_reg[9]_1 ),
        .O(\FSM_onehot_rCurState_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    \rPO_ChipEnable[10]_i_2 
       (.I0(\rPO_ChipEnable_reg[10] ),
        .I1(\rPO_ChipEnable_reg[10]_0 ),
        .I2(wBNC_single_cmd_PM_TargetWay[2]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\rPO_ChipEnable_reg[15]_0 [2]),
        .O(wPM_TargetWay_PCG_PM[2]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    \rPO_ChipEnable[11]_i_2 
       (.I0(\rPO_ChipEnable_reg[11] ),
        .I1(\rPO_ChipEnable_reg[11]_0 ),
        .I2(wBNC_single_cmd_PM_TargetWay[3]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\rPO_ChipEnable_reg[15]_0 [3]),
        .O(wPM_TargetWay_PCG_PM[3]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    \rPO_ChipEnable[12]_i_2 
       (.I0(\rPO_ChipEnable_reg[12] ),
        .I1(\rPO_ChipEnable_reg[12]_0 ),
        .I2(wBNC_single_cmd_PM_TargetWay[4]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\rPO_ChipEnable_reg[15]_0 [4]),
        .O(wPM_TargetWay_PCG_PM[4]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    \rPO_ChipEnable[13]_i_2 
       (.I0(\rPO_ChipEnable_reg[13] ),
        .I1(\rPO_ChipEnable_reg[13]_0 ),
        .I2(wBNC_single_cmd_PM_TargetWay[5]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\rPO_ChipEnable_reg[15]_0 [5]),
        .O(wPM_TargetWay_PCG_PM[5]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    \rPO_ChipEnable[14]_i_2 
       (.I0(\rPO_ChipEnable_reg[14] ),
        .I1(\rPO_ChipEnable_reg[14]_0 ),
        .I2(wBNC_single_cmd_PM_TargetWay[6]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\rPO_ChipEnable_reg[15]_0 [6]),
        .O(wPM_TargetWay_PCG_PM[6]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    \rPO_ChipEnable[15]_i_2 
       (.I0(\rPO_ChipEnable_reg[15]_1 ),
        .I1(\rPO_ChipEnable_reg[15]_2 ),
        .I2(wBNC_single_cmd_PM_TargetWay[7]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\rPO_ChipEnable_reg[15]_0 [7]),
        .O(wPM_TargetWay_PCG_PM[7]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    \rPO_ChipEnable[8]_i_2 
       (.I0(\rPO_ChipEnable_reg[8] ),
        .I1(\rPO_ChipEnable_reg[8]_0 ),
        .I2(wBNC_single_cmd_PM_TargetWay[0]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\rPO_ChipEnable_reg[15]_0 [0]),
        .O(wPM_TargetWay_PCG_PM[0]));
  LUT6 #(
    .INIT(64'hDDF0FFF0DDF000F0)) 
    \rPO_ChipEnable[9]_i_2 
       (.I0(\rPO_ChipEnable_reg[9] ),
        .I1(\rPO_ChipEnable_reg[9]_0 ),
        .I2(wBNC_single_cmd_PM_TargetWay[1]),
        .I3(Q[0]),
        .I4(\rPO_ChipEnable_reg[15] ),
        .I5(\rPO_ChipEnable_reg[15]_0 [1]),
        .O(wPM_TargetWay_PCG_PM[1]));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    rSFTStrobe_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(rDQSOutEnable_reg),
        .I3(rDQSOutEnable_reg_0),
        .I4(\rNumOfCommand_reg[9]_0 ),
        .I5(rDQSOutEnable_reg_1),
        .O(wPM_PCommandOption_PCG_PM));
  LUT2 #(
    .INIT(4'h2)) 
    \rTargetWay[7]_i_1__0 
       (.I0(Q[0]),
        .I1(\FSM_onehot_rCurState_reg[0]_3 ),
        .O(rTargetWay0));
  FDRE \rTargetWay_reg[0] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_0 [0]),
        .Q(wBNC_single_cmd_PM_TargetWay[0]),
        .R(iReset));
  FDRE \rTargetWay_reg[1] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_0 [1]),
        .Q(wBNC_single_cmd_PM_TargetWay[1]),
        .R(iReset));
  FDRE \rTargetWay_reg[2] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_0 [2]),
        .Q(wBNC_single_cmd_PM_TargetWay[2]),
        .R(iReset));
  FDRE \rTargetWay_reg[3] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_0 [3]),
        .Q(wBNC_single_cmd_PM_TargetWay[3]),
        .R(iReset));
  FDRE \rTargetWay_reg[4] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_0 [4]),
        .Q(wBNC_single_cmd_PM_TargetWay[4]),
        .R(iReset));
  FDRE \rTargetWay_reg[5] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_0 [5]),
        .Q(wBNC_single_cmd_PM_TargetWay[5]),
        .R(iReset));
  FDRE \rTargetWay_reg[6] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_0 [6]),
        .Q(wBNC_single_cmd_PM_TargetWay[6]),
        .R(iReset));
  FDRE \rTargetWay_reg[7] 
       (.C(iSystemClock),
        .CE(rTargetWay0),
        .D(\rTargetWay_reg[7]_0 [7]),
        .Q(wBNC_single_cmd_PM_TargetWay[7]),
        .R(iReset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_MNC_N_init
   (wMNC_N_init_PM_PCommand,
    wbCMDReadySet,
    wMNC_N_init_PM_CAData,
    wMNC_N_init_PM_PCommandOption,
    \FSM_onehot_rCurState_reg[0] ,
    \iOpcode[5] ,
    \r_N_i_cur_state_reg[5]_0 ,
    wPM_PCommand_PCG_PM,
    \rPM_PCommand_reg[3]_0 ,
    \FSM_onehot_rCurState_reg[5] ,
    \rPM_PCommandOption_reg[0]_0 ,
    rCMDReady_reg_0,
    \rPM_PCommandOption_reg[0]_1 ,
    \rWaySelect_reg[2]_0 ,
    \rWaySelect_reg[3]_0 ,
    \rWaySelect_reg[6]_0 ,
    \rWaySelect_reg[7]_0 ,
    \rWaySelect_reg[5]_0 ,
    \rWaySelect_reg[4]_0 ,
    \rWaySelect_reg[1]_0 ,
    \rWaySelect_reg[0]_0 ,
    iSystemClock,
    iReset,
    wbCMDStartSet,
    \rNumOfCommand_reg[6] ,
    \rNumOfCommand_reg[6]_0 ,
    Q,
    \rNumOfCommand_reg[6]_1 ,
    wPM_LastStep_PCG_PM,
    \rWaySelect_reg[7]_1 ,
    wCALStart,
    iOpcode,
    \r_N_i_cur_state[2]_i_2 ,
    \rPCommand_reg[3] ,
    \rPCommand_reg[3]_0 ,
    \rPCommand_reg[3]_1 ,
    \rPCommand_reg[3]_2 ,
    \rLCH_cur_state_reg[2] ,
    \rLCH_cur_state_reg[2]_0 ,
    wPBRReady,
    \rLCH_cur_state_reg[2]_1 ,
    rOption_i_3,
    wMNC_readST_PM_PCommandOption,
    \rNumOfCommand[1]_i_2 ,
    \rNumOfCommand[1]_i_2_0 ,
    \rNumOfCommand[1]_i_2_1 ,
    \rPO_ChipEnable[15]_i_2 ,
    \rPO_ChipEnable[15]_i_2_0 );
  output [0:0]wMNC_N_init_PM_PCommand;
  output [0:0]wbCMDReadySet;
  output [0:0]wMNC_N_init_PM_CAData;
  output [0:0]wMNC_N_init_PM_PCommandOption;
  output \FSM_onehot_rCurState_reg[0] ;
  output \iOpcode[5] ;
  output \r_N_i_cur_state_reg[5]_0 ;
  output [0:0]wPM_PCommand_PCG_PM;
  output \rPM_PCommand_reg[3]_0 ;
  output \FSM_onehot_rCurState_reg[5] ;
  output \rPM_PCommandOption_reg[0]_0 ;
  output rCMDReady_reg_0;
  output \rPM_PCommandOption_reg[0]_1 ;
  output \rWaySelect_reg[2]_0 ;
  output \rWaySelect_reg[3]_0 ;
  output \rWaySelect_reg[6]_0 ;
  output \rWaySelect_reg[7]_0 ;
  output \rWaySelect_reg[5]_0 ;
  output \rWaySelect_reg[4]_0 ;
  output \rWaySelect_reg[1]_0 ;
  output \rWaySelect_reg[0]_0 ;
  input iSystemClock;
  input iReset;
  input [0:0]wbCMDStartSet;
  input \rNumOfCommand_reg[6] ;
  input \rNumOfCommand_reg[6]_0 ;
  input [0:0]Q;
  input \rNumOfCommand_reg[6]_1 ;
  input [0:0]wPM_LastStep_PCG_PM;
  input [7:0]\rWaySelect_reg[7]_1 ;
  input wCALStart;
  input [3:0]iOpcode;
  input \r_N_i_cur_state[2]_i_2 ;
  input \rPCommand_reg[3] ;
  input \rPCommand_reg[3]_0 ;
  input \rPCommand_reg[3]_1 ;
  input \rPCommand_reg[3]_2 ;
  input \rLCH_cur_state_reg[2] ;
  input [0:0]\rLCH_cur_state_reg[2]_0 ;
  input wPBRReady;
  input \rLCH_cur_state_reg[2]_1 ;
  input [2:0]rOption_i_3;
  input [0:0]wMNC_readST_PM_PCommandOption;
  input \rNumOfCommand[1]_i_2 ;
  input [0:0]\rNumOfCommand[1]_i_2_0 ;
  input \rNumOfCommand[1]_i_2_1 ;
  input [7:0]\rPO_ChipEnable[15]_i_2 ;
  input [7:0]\rPO_ChipEnable[15]_i_2_0 ;

  wire \FSM_onehot_rCurState_reg[0] ;
  wire \FSM_onehot_rCurState_reg[5] ;
  wire [0:0]Q;
  wire [3:0]iOpcode;
  wire \iOpcode[5] ;
  wire iReset;
  wire iSystemClock;
  wire p_0_in;
  wire rCMDReady_reg_0;
  wire \rLCH_cur_state_reg[2] ;
  wire [0:0]\rLCH_cur_state_reg[2]_0 ;
  wire \rLCH_cur_state_reg[2]_1 ;
  wire \rMNG_cur_state[3]_i_14_n_0 ;
  wire \rNumOfCommand[1]_i_2 ;
  wire [0:0]\rNumOfCommand[1]_i_2_0 ;
  wire \rNumOfCommand[1]_i_2_1 ;
  wire \rNumOfCommand_reg[6] ;
  wire \rNumOfCommand_reg[6]_0 ;
  wire \rNumOfCommand_reg[6]_1 ;
  wire [2:0]rOption_i_3;
  wire \rPCommand_reg[3] ;
  wire \rPCommand_reg[3]_0 ;
  wire \rPCommand_reg[3]_1 ;
  wire \rPCommand_reg[3]_2 ;
  wire rPM_CAData;
  wire \rPM_PCommandOption_reg[0]_0 ;
  wire \rPM_PCommandOption_reg[0]_1 ;
  wire \rPM_PCommand_reg[3]_0 ;
  wire [7:0]\rPO_ChipEnable[15]_i_2 ;
  wire [7:0]\rPO_ChipEnable[15]_i_2_0 ;
  wire [3:3]rTM_counter;
  wire \rTM_counter[0]_i_1_n_0 ;
  wire \rTM_counter[1]_i_1_n_0 ;
  wire \rTM_counter[2]_i_1_n_0 ;
  wire \rTM_counter[3]_i_2_n_0 ;
  wire \rTM_counter_reg_n_0_[0] ;
  wire \rTM_counter_reg_n_0_[1] ;
  wire \rTM_counter_reg_n_0_[2] ;
  wire \rTM_counter_reg_n_0_[3] ;
  wire [7:7]rWaySelect;
  wire \rWaySelect[0]_i_1__0_n_0 ;
  wire \rWaySelect[1]_i_1__0_n_0 ;
  wire \rWaySelect[2]_i_1__0_n_0 ;
  wire \rWaySelect[3]_i_1__0_n_0 ;
  wire \rWaySelect[4]_i_1__0_n_0 ;
  wire \rWaySelect[5]_i_1__0_n_0 ;
  wire \rWaySelect[6]_i_1__0_n_0 ;
  wire \rWaySelect[7]_i_2_n_0 ;
  wire \rWaySelect_reg[0]_0 ;
  wire \rWaySelect_reg[1]_0 ;
  wire \rWaySelect_reg[2]_0 ;
  wire \rWaySelect_reg[3]_0 ;
  wire \rWaySelect_reg[4]_0 ;
  wire \rWaySelect_reg[5]_0 ;
  wire \rWaySelect_reg[6]_0 ;
  wire \rWaySelect_reg[7]_0 ;
  wire [7:0]\rWaySelect_reg[7]_1 ;
  wire [5:0]r_N_i_cur_state;
  wire \r_N_i_cur_state[1]_i_1_n_0 ;
  wire \r_N_i_cur_state[1]_i_2_n_0 ;
  wire \r_N_i_cur_state[2]_i_2 ;
  wire \r_N_i_cur_state[5]_i_2_n_0 ;
  wire \r_N_i_cur_state[5]_i_3_n_0 ;
  wire \r_N_i_cur_state_reg[5]_0 ;
  wire [5:5]r_N_i_nxt_state;
  wire [4:2]r_N_i_nxt_state__0;
  wire [3:3]r_N_i_nxt_state__0__0;
  wire wCALStart;
  wire [0:0]wMNC_N_init_PM_CAData;
  wire [0:0]wMNC_N_init_PM_PCommand;
  wire [0:0]wMNC_N_init_PM_PCommandOption;
  wire [7:0]wMNC_N_init_PM_TargetWay;
  wire [0:0]wMNC_readST_PM_PCommandOption;
  wire wPBRReady;
  wire [0:0]wPM_LastStep_PCG_PM;
  wire [0:0]wPM_PCommand_PCG_PM;
  wire wTM_LoopDone;
  wire [0:0]wbCMDReadySet;
  wire [0:0]wbCMDStartSet;

  FDCE rCMDReady_reg
       (.C(iSystemClock),
        .CE(rPM_CAData),
        .CLR(iReset),
        .D(\r_N_i_cur_state[1]_i_1_n_0 ),
        .Q(wbCMDReadySet));
  LUT6 #(
    .INIT(64'h03335555FFFF5555)) 
    \rLCH_cur_state[2]_i_4 
       (.I0(wMNC_N_init_PM_PCommand),
        .I1(\rLCH_cur_state_reg[2] ),
        .I2(\rLCH_cur_state_reg[2]_0 ),
        .I3(wPBRReady),
        .I4(wbCMDReadySet),
        .I5(\rLCH_cur_state_reg[2]_1 ),
        .O(\rPM_PCommand_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \rMNG_cur_state[3]_i_12 
       (.I0(\rMNG_cur_state[3]_i_14_n_0 ),
        .I1(r_N_i_cur_state[5]),
        .I2(r_N_i_cur_state[1]),
        .I3(r_N_i_cur_state[4]),
        .I4(r_N_i_cur_state[0]),
        .I5(wTM_LoopDone),
        .O(\r_N_i_cur_state_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rMNG_cur_state[3]_i_14 
       (.I0(r_N_i_cur_state[3]),
        .I1(r_N_i_cur_state[2]),
        .O(\rMNG_cur_state[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rNumOfCommand[0]_i_7 
       (.I0(wMNC_N_init_PM_PCommandOption),
        .I1(wbCMDReadySet),
        .O(\rPM_PCommandOption_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAFEEAAEE)) 
    \rNumOfCommand[1]_i_3 
       (.I0(\rNumOfCommand[1]_i_2 ),
        .I1(wMNC_N_init_PM_PCommandOption),
        .I2(\rLCH_cur_state_reg[2] ),
        .I3(wbCMDReadySet),
        .I4(\rNumOfCommand[1]_i_2_0 ),
        .I5(\rNumOfCommand[1]_i_2_1 ),
        .O(\rPM_PCommandOption_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h4545554555555555)) 
    \rNumOfData[6]_i_2 
       (.I0(\rNumOfCommand_reg[6] ),
        .I1(\rNumOfCommand_reg[6]_0 ),
        .I2(Q),
        .I3(wMNC_N_init_PM_PCommandOption),
        .I4(wbCMDReadySet),
        .I5(\rNumOfCommand_reg[6]_1 ),
        .O(\FSM_onehot_rCurState_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBABBBBBBBAAAAA)) 
    rOption_i_5
       (.I0(\rPM_PCommandOption_reg[0]_0 ),
        .I1(rCMDReady_reg_0),
        .I2(rOption_i_3[1]),
        .I3(rOption_i_3[2]),
        .I4(\rLCH_cur_state_reg[2] ),
        .I5(wMNC_readST_PM_PCommandOption),
        .O(\FSM_onehot_rCurState_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    rOption_i_7
       (.I0(wbCMDReadySet),
        .I1(\rLCH_cur_state_reg[2] ),
        .I2(rOption_i_3[0]),
        .O(rCMDReady_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBA0000)) 
    \rPCommand[3]_i_1 
       (.I0(\rPCommand_reg[3] ),
        .I1(wbCMDReadySet),
        .I2(wMNC_N_init_PM_PCommand),
        .I3(\rPCommand_reg[3]_0 ),
        .I4(\rPCommand_reg[3]_1 ),
        .I5(\rPCommand_reg[3]_2 ),
        .O(wPM_PCommand_PCG_PM));
  FDCE \rPM_CAData_reg[7] 
       (.C(iSystemClock),
        .CE(rPM_CAData),
        .CLR(iReset),
        .D(r_N_i_nxt_state__0__0),
        .Q(wMNC_N_init_PM_CAData));
  FDCE \rPM_PCommandOption_reg[0] 
       (.C(iSystemClock),
        .CE(rPM_CAData),
        .CLR(iReset),
        .D(r_N_i_nxt_state__0[4]),
        .Q(wMNC_N_init_PM_PCommandOption));
  LUT5 #(
    .INIT(32'h00010116)) 
    \rPM_PCommand[3]_i_1__0 
       (.I0(\r_N_i_cur_state[1]_i_1_n_0 ),
        .I1(r_N_i_nxt_state__0[2]),
        .I2(r_N_i_nxt_state__0__0),
        .I3(r_N_i_nxt_state__0[4]),
        .I4(r_N_i_nxt_state),
        .O(rPM_CAData));
  FDCE \rPM_PCommand_reg[3] 
       (.C(iSystemClock),
        .CE(rPM_CAData),
        .CLR(iReset),
        .D(r_N_i_nxt_state__0[2]),
        .Q(wMNC_N_init_PM_PCommand));
  LUT6 #(
    .INIT(64'h2EEE2E2E22E22222)) 
    \rPO_ChipEnable[10]_i_4 
       (.I0(wMNC_N_init_PM_TargetWay[2]),
        .I1(wbCMDReadySet),
        .I2(\rLCH_cur_state_reg[2] ),
        .I3(rOption_i_3[0]),
        .I4(\rPO_ChipEnable[15]_i_2 [2]),
        .I5(\rPO_ChipEnable[15]_i_2_0 [2]),
        .O(\rWaySelect_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h2EEE2E2E22E22222)) 
    \rPO_ChipEnable[11]_i_4 
       (.I0(wMNC_N_init_PM_TargetWay[3]),
        .I1(wbCMDReadySet),
        .I2(\rLCH_cur_state_reg[2] ),
        .I3(rOption_i_3[0]),
        .I4(\rPO_ChipEnable[15]_i_2 [3]),
        .I5(\rPO_ChipEnable[15]_i_2_0 [3]),
        .O(\rWaySelect_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF3550355F355F355)) 
    \rPO_ChipEnable[12]_i_3 
       (.I0(wMNC_N_init_PM_TargetWay[4]),
        .I1(\rPO_ChipEnable[15]_i_2_0 [4]),
        .I2(\rLCH_cur_state_reg[2] ),
        .I3(wbCMDReadySet),
        .I4(rOption_i_3[0]),
        .I5(\rPO_ChipEnable[15]_i_2 [4]),
        .O(\rWaySelect_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hF3550355F355F355)) 
    \rPO_ChipEnable[13]_i_3 
       (.I0(wMNC_N_init_PM_TargetWay[5]),
        .I1(\rPO_ChipEnable[15]_i_2_0 [5]),
        .I2(\rLCH_cur_state_reg[2] ),
        .I3(wbCMDReadySet),
        .I4(rOption_i_3[0]),
        .I5(\rPO_ChipEnable[15]_i_2 [5]),
        .O(\rWaySelect_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h2EEE2E2E22E22222)) 
    \rPO_ChipEnable[14]_i_4 
       (.I0(wMNC_N_init_PM_TargetWay[6]),
        .I1(wbCMDReadySet),
        .I2(\rLCH_cur_state_reg[2] ),
        .I3(rOption_i_3[0]),
        .I4(\rPO_ChipEnable[15]_i_2 [6]),
        .I5(\rPO_ChipEnable[15]_i_2_0 [6]),
        .O(\rWaySelect_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hF3550355F355F355)) 
    \rPO_ChipEnable[15]_i_3 
       (.I0(wMNC_N_init_PM_TargetWay[7]),
        .I1(\rPO_ChipEnable[15]_i_2_0 [7]),
        .I2(\rLCH_cur_state_reg[2] ),
        .I3(wbCMDReadySet),
        .I4(rOption_i_3[0]),
        .I5(\rPO_ChipEnable[15]_i_2 [7]),
        .O(\rWaySelect_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hF3550355F355F355)) 
    \rPO_ChipEnable[8]_i_3 
       (.I0(wMNC_N_init_PM_TargetWay[0]),
        .I1(\rPO_ChipEnable[15]_i_2_0 [0]),
        .I2(\rLCH_cur_state_reg[2] ),
        .I3(wbCMDReadySet),
        .I4(rOption_i_3[0]),
        .I5(\rPO_ChipEnable[15]_i_2 [0]),
        .O(\rWaySelect_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF3550355F355F355)) 
    \rPO_ChipEnable[9]_i_3 
       (.I0(wMNC_N_init_PM_TargetWay[1]),
        .I1(\rPO_ChipEnable[15]_i_2_0 [1]),
        .I2(\rLCH_cur_state_reg[2] ),
        .I3(wbCMDReadySet),
        .I4(rOption_i_3[0]),
        .I5(\rPO_ChipEnable[15]_i_2 [1]),
        .O(\rWaySelect_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \rTM_counter[0]_i_1 
       (.I0(r_N_i_nxt_state__0__0),
        .I1(\rTM_counter_reg_n_0_[0] ),
        .I2(r_N_i_nxt_state__0[4]),
        .O(\rTM_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rTM_counter[1]_i_1 
       (.I0(r_N_i_nxt_state__0[4]),
        .I1(\rTM_counter_reg_n_0_[1] ),
        .I2(\rTM_counter_reg_n_0_[0] ),
        .O(\rTM_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \rTM_counter[2]_i_1 
       (.I0(r_N_i_nxt_state__0[4]),
        .I1(\rTM_counter_reg_n_0_[2] ),
        .I2(\rTM_counter_reg_n_0_[1] ),
        .I3(\rTM_counter_reg_n_0_[0] ),
        .O(\rTM_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000500050540)) 
    \rTM_counter[3]_i_1 
       (.I0(r_N_i_nxt_state),
        .I1(wPM_LastStep_PCG_PM),
        .I2(r_N_i_nxt_state__0[4]),
        .I3(r_N_i_nxt_state__0__0),
        .I4(r_N_i_nxt_state__0[2]),
        .I5(\r_N_i_cur_state[1]_i_1_n_0 ),
        .O(rTM_counter));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \rTM_counter[3]_i_2 
       (.I0(r_N_i_nxt_state__0[4]),
        .I1(\rTM_counter_reg_n_0_[3] ),
        .I2(\rTM_counter_reg_n_0_[2] ),
        .I3(\rTM_counter_reg_n_0_[0] ),
        .I4(\rTM_counter_reg_n_0_[1] ),
        .O(\rTM_counter[3]_i_2_n_0 ));
  FDCE \rTM_counter_reg[0] 
       (.C(iSystemClock),
        .CE(rTM_counter),
        .CLR(iReset),
        .D(\rTM_counter[0]_i_1_n_0 ),
        .Q(\rTM_counter_reg_n_0_[0] ));
  FDCE \rTM_counter_reg[1] 
       (.C(iSystemClock),
        .CE(rTM_counter),
        .CLR(iReset),
        .D(\rTM_counter[1]_i_1_n_0 ),
        .Q(\rTM_counter_reg_n_0_[1] ));
  FDCE \rTM_counter_reg[2] 
       (.C(iSystemClock),
        .CE(rTM_counter),
        .CLR(iReset),
        .D(\rTM_counter[2]_i_1_n_0 ),
        .Q(\rTM_counter_reg_n_0_[2] ));
  FDCE \rTM_counter_reg[3] 
       (.C(iSystemClock),
        .CE(rTM_counter),
        .CLR(iReset),
        .D(\rTM_counter[3]_i_2_n_0 ),
        .Q(\rTM_counter_reg_n_0_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[0]_i_1__0 
       (.I0(r_N_i_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [0]),
        .O(\rWaySelect[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[1]_i_1__0 
       (.I0(r_N_i_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [1]),
        .O(\rWaySelect[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[2]_i_1__0 
       (.I0(r_N_i_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [2]),
        .O(\rWaySelect[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[3]_i_1__0 
       (.I0(r_N_i_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [3]),
        .O(\rWaySelect[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[4]_i_1__0 
       (.I0(r_N_i_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [4]),
        .O(\rWaySelect[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[5]_i_1__0 
       (.I0(r_N_i_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [5]),
        .O(\rWaySelect[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[6]_i_1__0 
       (.I0(r_N_i_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [6]),
        .O(\rWaySelect[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000010101000000)) 
    \rWaySelect[7]_i_1__0 
       (.I0(r_N_i_nxt_state),
        .I1(r_N_i_nxt_state__0__0),
        .I2(r_N_i_nxt_state__0[4]),
        .I3(p_0_in),
        .I4(r_N_i_nxt_state__0[2]),
        .I5(\r_N_i_cur_state[1]_i_1_n_0 ),
        .O(rWaySelect));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[7]_i_2 
       (.I0(r_N_i_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [7]),
        .O(\rWaySelect[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \rWaySelect[7]_i_3 
       (.I0(r_N_i_cur_state[5]),
        .I1(r_N_i_cur_state[4]),
        .I2(r_N_i_cur_state[0]),
        .I3(r_N_i_cur_state[1]),
        .I4(r_N_i_cur_state[3]),
        .I5(r_N_i_cur_state[2]),
        .O(p_0_in));
  FDCE \rWaySelect_reg[0] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[0]_i_1__0_n_0 ),
        .Q(wMNC_N_init_PM_TargetWay[0]));
  FDCE \rWaySelect_reg[1] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[1]_i_1__0_n_0 ),
        .Q(wMNC_N_init_PM_TargetWay[1]));
  FDCE \rWaySelect_reg[2] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[2]_i_1__0_n_0 ),
        .Q(wMNC_N_init_PM_TargetWay[2]));
  FDCE \rWaySelect_reg[3] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[3]_i_1__0_n_0 ),
        .Q(wMNC_N_init_PM_TargetWay[3]));
  FDCE \rWaySelect_reg[4] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[4]_i_1__0_n_0 ),
        .Q(wMNC_N_init_PM_TargetWay[4]));
  FDCE \rWaySelect_reg[5] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[5]_i_1__0_n_0 ),
        .Q(wMNC_N_init_PM_TargetWay[5]));
  FDCE \rWaySelect_reg[6] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[6]_i_1__0_n_0 ),
        .Q(wMNC_N_init_PM_TargetWay[6]));
  FDCE \rWaySelect_reg[7] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[7]_i_2_n_0 ),
        .Q(wMNC_N_init_PM_TargetWay[7]));
  LUT5 #(
    .INIT(32'hEFEEFFFF)) 
    \r_N_i_cur_state[1]_i_1 
       (.I0(\r_N_i_cur_state[1]_i_2_n_0 ),
        .I1(r_N_i_cur_state[0]),
        .I2(wbCMDStartSet),
        .I3(r_N_i_cur_state[1]),
        .I4(\r_N_i_cur_state[5]_i_2_n_0 ),
        .O(\r_N_i_cur_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \r_N_i_cur_state[1]_i_2 
       (.I0(r_N_i_cur_state[5]),
        .I1(\r_N_i_cur_state[5]_i_3_n_0 ),
        .I2(wTM_LoopDone),
        .I3(wPM_LastStep_PCG_PM),
        .O(\r_N_i_cur_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAA080808)) 
    \r_N_i_cur_state[2]_i_1 
       (.I0(\r_N_i_cur_state[5]_i_2_n_0 ),
        .I1(r_N_i_cur_state[2]),
        .I2(wCALStart),
        .I3(r_N_i_cur_state[1]),
        .I4(wbCMDStartSet),
        .O(r_N_i_nxt_state__0[2]));
  LUT5 #(
    .INIT(32'h0D0F0F0F)) 
    \r_N_i_cur_state[2]_i_3 
       (.I0(iOpcode[3]),
        .I1(iOpcode[0]),
        .I2(\r_N_i_cur_state[2]_i_2 ),
        .I3(iOpcode[2]),
        .I4(iOpcode[1]),
        .O(\iOpcode[5] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \r_N_i_cur_state[3]_i_1 
       (.I0(\r_N_i_cur_state[5]_i_2_n_0 ),
        .I1(wCALStart),
        .I2(r_N_i_cur_state[2]),
        .O(r_N_i_nxt_state__0__0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \r_N_i_cur_state[4]_i_1 
       (.I0(\r_N_i_cur_state[5]_i_2_n_0 ),
        .I1(r_N_i_cur_state[4]),
        .I2(wTM_LoopDone),
        .I3(r_N_i_cur_state[3]),
        .O(r_N_i_nxt_state__0[4]));
  LUT6 #(
    .INIT(64'hAA88AA8808888888)) 
    \r_N_i_cur_state[5]_i_1 
       (.I0(\r_N_i_cur_state[5]_i_2_n_0 ),
        .I1(r_N_i_cur_state[5]),
        .I2(\r_N_i_cur_state[5]_i_3_n_0 ),
        .I3(wTM_LoopDone),
        .I4(wPM_LastStep_PCG_PM),
        .I5(r_N_i_cur_state[4]),
        .O(r_N_i_nxt_state));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \r_N_i_cur_state[5]_i_2 
       (.I0(r_N_i_cur_state[0]),
        .I1(r_N_i_cur_state[1]),
        .I2(r_N_i_cur_state[2]),
        .I3(r_N_i_cur_state[3]),
        .I4(r_N_i_cur_state[4]),
        .I5(r_N_i_cur_state[5]),
        .O(\r_N_i_cur_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \r_N_i_cur_state[5]_i_3 
       (.I0(r_N_i_cur_state[0]),
        .I1(r_N_i_cur_state[4]),
        .I2(r_N_i_cur_state[1]),
        .I3(r_N_i_cur_state[5]),
        .I4(r_N_i_cur_state[3]),
        .I5(r_N_i_cur_state[2]),
        .O(\r_N_i_cur_state[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \r_N_i_cur_state[5]_i_4 
       (.I0(\rTM_counter_reg_n_0_[2] ),
        .I1(\rTM_counter_reg_n_0_[0] ),
        .I2(\rTM_counter_reg_n_0_[3] ),
        .I3(\rTM_counter_reg_n_0_[1] ),
        .O(wTM_LoopDone));
  (* FSM_ENCODED_STATES = "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010" *) 
  FDPE \r_N_i_cur_state_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(1'b0),
        .PRE(iReset),
        .Q(r_N_i_cur_state[0]));
  (* FSM_ENCODED_STATES = "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010" *) 
  FDCE \r_N_i_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\r_N_i_cur_state[1]_i_1_n_0 ),
        .Q(r_N_i_cur_state[1]));
  (* FSM_ENCODED_STATES = "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010" *) 
  FDCE \r_N_i_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_N_i_nxt_state__0[2]),
        .Q(r_N_i_cur_state[2]));
  (* FSM_ENCODED_STATES = "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010" *) 
  FDCE \r_N_i_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_N_i_nxt_state__0__0),
        .Q(r_N_i_cur_state[3]));
  (* FSM_ENCODED_STATES = "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010" *) 
  FDCE \r_N_i_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_N_i_nxt_state__0[4]),
        .Q(r_N_i_cur_state[4]));
  (* FSM_ENCODED_STATES = "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010" *) 
  FDCE \r_N_i_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_N_i_nxt_state),
        .Q(r_N_i_cur_state[5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_MNC_getFT
   (rCMDReady_reg_0,
    Q,
    \r_gFT_cur_state_reg[2]_0 ,
    wMNC_getFT_Last,
    \rPM_PCommand_reg[3]_0 ,
    \iOpcode[5] ,
    \FSM_onehot_rCurState_reg[1] ,
    rCMDReady_reg_1,
    \rPM_PCommand_reg[1]_0 ,
    E,
    \rLCH_cur_state_reg[1] ,
    \rTIM_cur_state_reg[0] ,
    \FSM_onehot_rCurState_reg[0] ,
    \rPM_PCommandOption_reg[0]_0 ,
    \rTargetWay_reg[7] ,
    rCMDReady_reg_2,
    \rPM_PCommand_reg[3]_1 ,
    \rPM_PCommand_reg[3]_2 ,
    \rDQI_cur_state_reg[1] ,
    \rPM_PCommand_reg[1]_1 ,
    \rDQI_cur_state_reg[1]_0 ,
    \rREC_cur_state_reg[1] ,
    \rTIM_cur_state_reg[2] ,
    \rTIM_cur_state_reg[2]_0 ,
    \rPM_PCommandOption_reg[0]_1 ,
    \rPM_PCommandOption_reg[0]_2 ,
    wPM_PCommand_PCG_PM,
    \rPM_NumOfData_reg[1]_0 ,
    dina,
    rCMDReady_reg_3,
    oReadData,
    wPM_ReadReady_PCG_PM,
    oReadValid,
    oReadLast,
    \rWaySelect_reg[7]_0 ,
    \rPM_CAData_reg[7]_0 ,
    iSystemClock,
    iReset,
    \rParameter_reg[0]_0 ,
    wPM_ReadValid_PCG_PM,
    rPM_ReadReady_reg_0,
    iLength,
    \rPM_NumOfData_reg[1]_1 ,
    \rWaySelect_reg[7]_1 ,
    iSourceID,
    \rSourceID_reg[2]_0 ,
    \r_gFT_cur_state_reg[3]_0 ,
    \rPM_PCommand_reg[1]_2 ,
    iOpcode,
    iTargetID,
    \r_pTF_cur_state[2]_i_2 ,
    \r_gFT_cur_state_reg[9]_0 ,
    \rPM_NumOfData_reg[2]_0 ,
    wPM_LastStep_PCG_PM,
    iReadReady,
    doutb,
    \rPM_CAData_reg[1]_0 ,
    rPM_ONOFF_reg,
    rPM_ONOFF_reg_0,
    rPM_ONOFF_reg_1,
    rPM_ONOFF_reg_2,
    rCABufferREnable_reg,
    rCABufferREnable_reg_0,
    rCABufferREnable_reg_1,
    wPM_NumOfData_PCG_PM,
    wPM_TargetWay_PCG_PM,
    \rLCH_cur_state_reg[2] ,
    wPBR_Start0__0,
    \rLCH_cur_state_reg[2]_0 ,
    \rLCH_cur_state_reg[2]_1 ,
    rLastStep_i_3_0,
    rLastStep_i_3_1,
    \rPCommand_reg[1] ,
    \rPCommand_reg[1]_0 ,
    \rDQBufferWaddrssA[13]_i_3 ,
    \rDQBufferWaddrssA[13]_i_3_0 ,
    \rDQBufferWaddrssA[13]_i_3_1 ,
    rRECDone_i_4,
    \rPO_ChipEnable_reg[15] ,
    \rPO_ChipEnable_reg[15]_0 ,
    wPM_PCommandOption_PCG_PM,
    \rNumOfCommand_reg[13] ,
    \rNumOfCommand_reg[11] ,
    \rNumOfCommand_reg[9] ,
    \rNumOfCommand_reg[6] ,
    \rNumOfCommand_reg[5] ,
    \rPO_ChipEnable_reg[15]_1 ,
    \rPO_ChipEnable_reg[15]_2 ,
    \rPO_ChipEnable_reg[15]_3 ,
    \rPO_ChipEnable_reg[15]_4 ,
    \rLCH_cur_state_reg[2]_2 ,
    \rPO_ChipEnable_reg[15]_5 ,
    \rPO_ChipEnable_reg[15]_6 ,
    wbCMDReadySet,
    \rNumOfCommand_reg[0] ,
    \rNumOfCommand_reg[2] ,
    \rNumOfCommand_reg[2]_0 ,
    \rNumOfCommand_reg[4] ,
    \rNumOfCommand_reg[4]_0 ,
    \rNumOfCommand_reg[4]_1 ,
    \rNumOfCommand_reg[7] ,
    \rPO_CommandLatchEnable_reg[3] ,
    \rPO_ReadEnable_reg[3] ,
    oReadData_31_sp_1,
    oReadData_28_sp_1,
    \oReadData[0] ,
    wDQOLoopDone__0__0);
  output rCMDReady_reg_0;
  output [0:0]Q;
  output [1:0]\r_gFT_cur_state_reg[2]_0 ;
  output wMNC_getFT_Last;
  output [2:0]\rPM_PCommand_reg[3]_0 ;
  output \iOpcode[5] ;
  output \FSM_onehot_rCurState_reg[1] ;
  output rCMDReady_reg_1;
  output \rPM_PCommand_reg[1]_0 ;
  output [0:0]E;
  output \rLCH_cur_state_reg[1] ;
  output \rTIM_cur_state_reg[0] ;
  output [3:0]\FSM_onehot_rCurState_reg[0] ;
  output [3:0]\rPM_PCommandOption_reg[0]_0 ;
  output [7:0]\rTargetWay_reg[7] ;
  output rCMDReady_reg_2;
  output \rPM_PCommand_reg[3]_1 ;
  output \rPM_PCommand_reg[3]_2 ;
  output \rDQI_cur_state_reg[1] ;
  output \rPM_PCommand_reg[1]_1 ;
  output \rDQI_cur_state_reg[1]_0 ;
  output \rREC_cur_state_reg[1] ;
  output \rTIM_cur_state_reg[2] ;
  output [15:0]\rTIM_cur_state_reg[2]_0 ;
  output [7:0]\rPM_PCommandOption_reg[0]_1 ;
  output \rPM_PCommandOption_reg[0]_2 ;
  output [0:0]wPM_PCommand_PCG_PM;
  output [0:0]\rPM_NumOfData_reg[1]_0 ;
  output [0:0]dina;
  output [0:0]rCMDReady_reg_3;
  output [31:0]oReadData;
  output wPM_ReadReady_PCG_PM;
  output oReadValid;
  output oReadLast;
  output [7:0]\rWaySelect_reg[7]_0 ;
  output [7:0]\rPM_CAData_reg[7]_0 ;
  input iSystemClock;
  input iReset;
  input \rParameter_reg[0]_0 ;
  input wPM_ReadValid_PCG_PM;
  input rPM_ReadReady_reg_0;
  input [7:0]iLength;
  input \rPM_NumOfData_reg[1]_1 ;
  input [7:0]\rWaySelect_reg[7]_1 ;
  input [2:0]iSourceID;
  input \rSourceID_reg[2]_0 ;
  input \r_gFT_cur_state_reg[3]_0 ;
  input \rPM_PCommand_reg[1]_2 ;
  input [2:0]iOpcode;
  input [0:0]iTargetID;
  input \r_pTF_cur_state[2]_i_2 ;
  input \r_gFT_cur_state_reg[9]_0 ;
  input \rPM_NumOfData_reg[2]_0 ;
  input [0:0]wPM_LastStep_PCG_PM;
  input iReadReady;
  input [31:0]doutb;
  input \rPM_CAData_reg[1]_0 ;
  input rPM_ONOFF_reg;
  input rPM_ONOFF_reg_0;
  input rPM_ONOFF_reg_1;
  input rPM_ONOFF_reg_2;
  input rCABufferREnable_reg;
  input [0:0]rCABufferREnable_reg_0;
  input rCABufferREnable_reg_1;
  input [6:0]wPM_NumOfData_PCG_PM;
  input [7:0]wPM_TargetWay_PCG_PM;
  input \rLCH_cur_state_reg[2] ;
  input wPBR_Start0__0;
  input \rLCH_cur_state_reg[2]_0 ;
  input \rLCH_cur_state_reg[2]_1 ;
  input rLastStep_i_3_0;
  input [0:0]rLastStep_i_3_1;
  input \rPCommand_reg[1] ;
  input \rPCommand_reg[1]_0 ;
  input [0:0]\rDQBufferWaddrssA[13]_i_3 ;
  input \rDQBufferWaddrssA[13]_i_3_0 ;
  input \rDQBufferWaddrssA[13]_i_3_1 ;
  input [0:0]rRECDone_i_4;
  input \rPO_ChipEnable_reg[15] ;
  input \rPO_ChipEnable_reg[15]_0 ;
  input [0:0]wPM_PCommandOption_PCG_PM;
  input \rNumOfCommand_reg[13] ;
  input \rNumOfCommand_reg[11] ;
  input \rNumOfCommand_reg[9] ;
  input \rNumOfCommand_reg[6] ;
  input \rNumOfCommand_reg[5] ;
  input \rPO_ChipEnable_reg[15]_1 ;
  input \rPO_ChipEnable_reg[15]_2 ;
  input \rPO_ChipEnable_reg[15]_3 ;
  input \rPO_ChipEnable_reg[15]_4 ;
  input [2:0]\rLCH_cur_state_reg[2]_2 ;
  input \rPO_ChipEnable_reg[15]_5 ;
  input \rPO_ChipEnable_reg[15]_6 ;
  input [4:0]wbCMDReadySet;
  input \rNumOfCommand_reg[0] ;
  input \rNumOfCommand_reg[2] ;
  input \rNumOfCommand_reg[2]_0 ;
  input \rNumOfCommand_reg[4] ;
  input \rNumOfCommand_reg[4]_0 ;
  input \rNumOfCommand_reg[4]_1 ;
  input \rNumOfCommand_reg[7] ;
  input \rPO_CommandLatchEnable_reg[3] ;
  input \rPO_ReadEnable_reg[3] ;
  input oReadData_31_sp_1;
  input oReadData_28_sp_1;
  input [0:0]\oReadData[0] ;
  input wDQOLoopDone__0__0;

  wire [0:0]E;
  wire [3:0]\FSM_onehot_rCurState_reg[0] ;
  wire \FSM_onehot_rCurState_reg[1] ;
  wire [0:0]Q;
  wire [1:0]data1;
  wire [0:0]dina;
  wire [31:0]doutb;
  wire [7:0]iLength;
  wire [2:0]iOpcode;
  wire \iOpcode[5] ;
  wire iReadReady;
  wire iReset;
  wire [2:0]iSourceID;
  wire iSystemClock;
  wire [0:0]iTargetID;
  wire [31:0]oReadData;
  wire [0:0]\oReadData[0] ;
  wire oReadData_28_sn_1;
  wire oReadData_31_sn_1;
  wire oReadLast;
  wire oReadValid;
  wire [31:0]p_0_in__0;
  wire rCABufferREnable_reg;
  wire [0:0]rCABufferREnable_reg_0;
  wire rCABufferREnable_reg_1;
  wire rCMDReady;
  wire rCMDReady_reg_0;
  wire rCMDReady_reg_1;
  wire rCMDReady_reg_2;
  wire [0:0]rCMDReady_reg_3;
  wire [0:0]\rDQBufferWaddrssA[13]_i_3 ;
  wire \rDQBufferWaddrssA[13]_i_3_0 ;
  wire \rDQBufferWaddrssA[13]_i_3_1 ;
  wire \rDQI_cur_state_reg[1] ;
  wire \rDQI_cur_state_reg[1]_0 ;
  wire \rLCH_cur_state_reg[1] ;
  wire \rLCH_cur_state_reg[2] ;
  wire \rLCH_cur_state_reg[2]_0 ;
  wire \rLCH_cur_state_reg[2]_1 ;
  wire [2:0]\rLCH_cur_state_reg[2]_2 ;
  wire rLastStep_i_3_0;
  wire [0:0]rLastStep_i_3_1;
  wire rLastStep_i_8_n_0;
  wire rLastStep_i_9_n_0;
  wire \rLength[0]_i_1_n_0 ;
  wire \rLength[1]_i_1_n_0 ;
  wire \rLength[2]_i_1_n_0 ;
  wire \rLength[3]_i_1_n_0 ;
  wire \rLength[4]_i_1_n_0 ;
  wire \rLength[5]_i_1_n_0 ;
  wire \rLength[6]_i_1_n_0 ;
  wire \rLength[7]_i_1_n_0 ;
  wire \rLength_reg_n_0_[0] ;
  wire \rLength_reg_n_0_[1] ;
  wire \rLength_reg_n_0_[2] ;
  wire \rLength_reg_n_0_[3] ;
  wire \rLength_reg_n_0_[4] ;
  wire \rLength_reg_n_0_[5] ;
  wire \rLength_reg_n_0_[6] ;
  wire \rLength_reg_n_0_[7] ;
  wire \rNumOfCommand_reg[0] ;
  wire \rNumOfCommand_reg[11] ;
  wire \rNumOfCommand_reg[13] ;
  wire \rNumOfCommand_reg[2] ;
  wire \rNumOfCommand_reg[2]_0 ;
  wire \rNumOfCommand_reg[4] ;
  wire \rNumOfCommand_reg[4]_0 ;
  wire \rNumOfCommand_reg[4]_1 ;
  wire \rNumOfCommand_reg[5] ;
  wire \rNumOfCommand_reg[6] ;
  wire \rNumOfCommand_reg[7] ;
  wire \rNumOfCommand_reg[9] ;
  wire \rNumOfData[4]_i_3_n_0 ;
  wire \rPCommand_reg[1] ;
  wire \rPCommand_reg[1]_0 ;
  wire [7:0]rPM_CAData;
  wire \rPM_CAData_reg[1]_0 ;
  wire [7:0]\rPM_CAData_reg[7]_0 ;
  wire rPM_CASelect;
  wire \rPM_NumOfData[0]_i_1_n_0 ;
  wire \rPM_NumOfData[0]_i_2_n_0 ;
  wire \rPM_NumOfData[0]_i_3_n_0 ;
  wire \rPM_NumOfData[0]_i_4_n_0 ;
  wire \rPM_NumOfData[0]_i_5_n_0 ;
  wire \rPM_NumOfData[0]_i_6_n_0 ;
  wire \rPM_NumOfData[0]_i_7_n_0 ;
  wire \rPM_NumOfData[1]_i_1_n_0 ;
  wire \rPM_NumOfData[1]_i_2_n_0 ;
  wire \rPM_NumOfData[1]_i_3_n_0 ;
  wire \rPM_NumOfData[1]_i_4_n_0 ;
  wire \rPM_NumOfData[1]_i_5_n_0 ;
  wire \rPM_NumOfData[2]_i_1_n_0 ;
  wire [0:0]\rPM_NumOfData_reg[1]_0 ;
  wire \rPM_NumOfData_reg[1]_1 ;
  wire \rPM_NumOfData_reg[2]_0 ;
  wire rPM_ONOFF_reg;
  wire rPM_ONOFF_reg_0;
  wire rPM_ONOFF_reg_1;
  wire rPM_ONOFF_reg_2;
  wire [0:0]rPM_PCommand;
  wire [3:0]\rPM_PCommandOption_reg[0]_0 ;
  wire [7:0]\rPM_PCommandOption_reg[0]_1 ;
  wire \rPM_PCommandOption_reg[0]_2 ;
  wire \rPM_PCommand[3]_i_10_n_0 ;
  wire \rPM_PCommand[3]_i_11_n_0 ;
  wire \rPM_PCommand[3]_i_12_n_0 ;
  wire \rPM_PCommand[3]_i_13_n_0 ;
  wire \rPM_PCommand[3]_i_14_n_0 ;
  wire \rPM_PCommand[3]_i_15_n_0 ;
  wire \rPM_PCommand[3]_i_16_n_0 ;
  wire \rPM_PCommand[3]_i_2_n_0 ;
  wire \rPM_PCommand[3]_i_3_n_0 ;
  wire \rPM_PCommand[3]_i_4_n_0 ;
  wire \rPM_PCommand[3]_i_5_n_0 ;
  wire \rPM_PCommand[3]_i_6_n_0 ;
  wire \rPM_PCommand[3]_i_7_n_0 ;
  wire \rPM_PCommand[3]_i_8_n_0 ;
  wire \rPM_PCommand[3]_i_9_n_0 ;
  wire \rPM_PCommand_reg[1]_0 ;
  wire \rPM_PCommand_reg[1]_1 ;
  wire \rPM_PCommand_reg[1]_2 ;
  wire [2:0]\rPM_PCommand_reg[3]_0 ;
  wire \rPM_PCommand_reg[3]_1 ;
  wire \rPM_PCommand_reg[3]_2 ;
  wire rPM_ReadReady;
  wire rPM_ReadReady_reg_0;
  wire \rPO_ChipEnable_reg[15] ;
  wire \rPO_ChipEnable_reg[15]_0 ;
  wire \rPO_ChipEnable_reg[15]_1 ;
  wire \rPO_ChipEnable_reg[15]_2 ;
  wire \rPO_ChipEnable_reg[15]_3 ;
  wire \rPO_ChipEnable_reg[15]_4 ;
  wire \rPO_ChipEnable_reg[15]_5 ;
  wire \rPO_ChipEnable_reg[15]_6 ;
  wire \rPO_CommandLatchEnable_reg[3] ;
  wire \rPO_ReadEnable_reg[3] ;
  wire [31:15]rParameter;
  wire \rParameter[15]_i_3_n_0 ;
  wire \rParameter[31]_i_3_n_0 ;
  wire \rParameter[31]_i_4_n_0 ;
  wire \rParameter[31]_i_5_n_0 ;
  wire \rParameter[31]_i_6_n_0 ;
  wire \rParameter[31]_i_7_n_0 ;
  wire \rParameter_reg[0]_0 ;
  wire \rParameter_reg_n_0_[0] ;
  wire \rParameter_reg_n_0_[10] ;
  wire \rParameter_reg_n_0_[11] ;
  wire \rParameter_reg_n_0_[12] ;
  wire \rParameter_reg_n_0_[13] ;
  wire \rParameter_reg_n_0_[14] ;
  wire \rParameter_reg_n_0_[15] ;
  wire \rParameter_reg_n_0_[16] ;
  wire \rParameter_reg_n_0_[17] ;
  wire \rParameter_reg_n_0_[18] ;
  wire \rParameter_reg_n_0_[19] ;
  wire \rParameter_reg_n_0_[1] ;
  wire \rParameter_reg_n_0_[20] ;
  wire \rParameter_reg_n_0_[21] ;
  wire \rParameter_reg_n_0_[22] ;
  wire \rParameter_reg_n_0_[23] ;
  wire \rParameter_reg_n_0_[24] ;
  wire \rParameter_reg_n_0_[25] ;
  wire \rParameter_reg_n_0_[26] ;
  wire \rParameter_reg_n_0_[27] ;
  wire \rParameter_reg_n_0_[28] ;
  wire \rParameter_reg_n_0_[29] ;
  wire \rParameter_reg_n_0_[2] ;
  wire \rParameter_reg_n_0_[30] ;
  wire \rParameter_reg_n_0_[31] ;
  wire \rParameter_reg_n_0_[3] ;
  wire \rParameter_reg_n_0_[4] ;
  wire \rParameter_reg_n_0_[5] ;
  wire \rParameter_reg_n_0_[6] ;
  wire \rParameter_reg_n_0_[7] ;
  wire \rParameter_reg_n_0_[8] ;
  wire \rParameter_reg_n_0_[9] ;
  wire [0:0]rRECDone_i_4;
  wire \rREC_cur_state[2]_i_3_n_0 ;
  wire \rREC_cur_state_reg[1] ;
  wire rReadData;
  wire \rReadData[0]_i_1_n_0 ;
  wire \rReadData[10]_i_1_n_0 ;
  wire \rReadData[11]_i_1_n_0 ;
  wire \rReadData[12]_i_1_n_0 ;
  wire \rReadData[13]_i_1_n_0 ;
  wire \rReadData[14]_i_1_n_0 ;
  wire \rReadData[15]_i_1_n_0 ;
  wire \rReadData[16]_i_1_n_0 ;
  wire \rReadData[17]_i_1_n_0 ;
  wire \rReadData[18]_i_1_n_0 ;
  wire \rReadData[19]_i_1_n_0 ;
  wire \rReadData[1]_i_1_n_0 ;
  wire \rReadData[20]_i_1_n_0 ;
  wire \rReadData[21]_i_1_n_0 ;
  wire \rReadData[22]_i_1_n_0 ;
  wire \rReadData[23]_i_1_n_0 ;
  wire \rReadData[24]_i_1_n_0 ;
  wire \rReadData[25]_i_1_n_0 ;
  wire \rReadData[26]_i_1_n_0 ;
  wire \rReadData[27]_i_1_n_0 ;
  wire \rReadData[28]_i_1_n_0 ;
  wire \rReadData[29]_i_1_n_0 ;
  wire \rReadData[2]_i_1_n_0 ;
  wire \rReadData[30]_i_1_n_0 ;
  wire \rReadData[31]_i_2_n_0 ;
  wire \rReadData[31]_i_3_n_0 ;
  wire \rReadData[31]_i_4_n_0 ;
  wire \rReadData[31]_i_5_n_0 ;
  wire \rReadData[31]_i_6_n_0 ;
  wire \rReadData[31]_i_7_n_0 ;
  wire \rReadData[3]_i_1_n_0 ;
  wire \rReadData[4]_i_1_n_0 ;
  wire \rReadData[5]_i_1_n_0 ;
  wire \rReadData[6]_i_1_n_0 ;
  wire \rReadData[7]_i_1_n_0 ;
  wire \rReadData[8]_i_1_n_0 ;
  wire \rReadData[9]_i_1_n_0 ;
  wire [0:0]rSourceID;
  wire \rSourceID[0]_i_1_n_0 ;
  wire \rSourceID[1]_i_1_n_0 ;
  wire \rSourceID[2]_i_2_n_0 ;
  wire \rSourceID[2]_i_4_n_0 ;
  wire \rSourceID[2]_i_5_n_0 ;
  wire \rSourceID[2]_i_6_n_0 ;
  wire \rSourceID[2]_i_7_n_0 ;
  wire \rSourceID_reg[2]_0 ;
  wire \rSourceID_reg_n_0_[0] ;
  wire \rTIM_cur_state_reg[0] ;
  wire \rTIM_cur_state_reg[2] ;
  wire [15:0]\rTIM_cur_state_reg[2]_0 ;
  wire [7:0]\rTargetWay_reg[7] ;
  wire [7:0]rWaySelect;
  wire [7:0]\rWaySelect_reg[7]_0 ;
  wire [7:0]\rWaySelect_reg[7]_1 ;
  wire [10:3]r_gFT_cur_state;
  wire \r_gFT_cur_state[10]_i_2_n_0 ;
  wire \r_gFT_cur_state[10]_i_3_n_0 ;
  wire \r_gFT_cur_state[10]_i_4_n_0 ;
  wire \r_gFT_cur_state[10]_i_6_n_0 ;
  wire \r_gFT_cur_state[10]_i_7_n_0 ;
  wire \r_gFT_cur_state[10]_i_8_n_0 ;
  wire \r_gFT_cur_state[10]_i_9_n_0 ;
  wire [1:0]\r_gFT_cur_state_reg[2]_0 ;
  wire \r_gFT_cur_state_reg[3]_0 ;
  wire \r_gFT_cur_state_reg[9]_0 ;
  wire [10:2]r_gFT_nxt_state__0;
  wire [7:0]r_pTF_cur_state;
  wire \r_pTF_cur_state[1]_i_3_n_0 ;
  wire \r_pTF_cur_state[1]_i_4_n_0 ;
  wire \r_pTF_cur_state[2]_i_2 ;
  wire \r_pTF_cur_state[7]_i_2_n_0 ;
  wire \r_pTF_cur_state[7]_i_3_n_0 ;
  wire \r_pTF_cur_state[7]_i_4_n_0 ;
  wire \r_pTF_cur_state[7]_i_5_n_0 ;
  wire \r_pTF_cur_state[7]_i_6_n_0 ;
  wire \r_pTF_cur_state[7]_i_7_n_0 ;
  wire \r_pTF_cur_state[7]_i_8_n_0 ;
  wire \r_pTF_cur_state[7]_i_9_n_0 ;
  wire [7:1]r_pTF_nxt_state__0;
  wire [1:1]sel0;
  wire wDQOLoopDone__0__0;
  wire wMNC_getFT_Last;
  wire wMNC_getFT_PM_CASelect;
  wire [2:0]wMNC_getFT_PM_NumOfData;
  wire [2:0]wMNC_getFT_PM_PCommandOption;
  wire wMNC_getFT_PM_ReadReady;
  wire [31:0]wMNC_getFT_ReadData;
  wire wMNC_getFT_ReadLast;
  wire wPBR_Start0__0;
  wire [0:0]wPM_LastStep_PCG_PM;
  wire [6:0]wPM_NumOfData_PCG_PM;
  wire [0:0]wPM_PCommandOption_PCG_PM;
  wire [0:0]wPM_PCommand_PCG_PM;
  wire wPM_ReadReady_PCG_PM;
  wire wPM_ReadValid_PCG_PM;
  wire [7:0]wPM_TargetWay_PCG_PM;
  wire [4:0]wbCMDReadySet;

  assign oReadData_28_sn_1 = oReadData_28_sp_1;
  assign oReadData_31_sn_1 = oReadData_31_sp_1;
  LUT4 #(
    .INIT(16'hFF40)) 
    CABuffer_i_1
       (.I0(rCMDReady_reg_0),
        .I1(\rLCH_cur_state_reg[2]_2 [0]),
        .I2(wMNC_getFT_PM_CASelect),
        .I3(\rPO_CommandLatchEnable_reg[3] ),
        .O(dina));
  LUT6 #(
    .INIT(64'hEEEEEEEEEE2E2E2E)) 
    \oReadData[0]_INST_0 
       (.I0(wMNC_getFT_ReadData[0]),
        .I1(rCMDReady_reg_0),
        .I2(oReadData_28_sn_1),
        .I3(\oReadData[0] ),
        .I4(wbCMDReadySet[0]),
        .I5(doutb[0]),
        .O(oReadData[0]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[10]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[10]),
        .I2(wMNC_getFT_ReadData[10]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[9]),
        .O(oReadData[10]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[11]_INST_0 
       (.I0(doutb[11]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[11]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[10]),
        .O(oReadData[11]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[12]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[12]),
        .I2(wMNC_getFT_ReadData[12]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[11]),
        .O(oReadData[12]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[13]_INST_0 
       (.I0(doutb[13]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[13]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[12]),
        .O(oReadData[13]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[14]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[14]),
        .I2(wMNC_getFT_ReadData[14]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[13]),
        .O(oReadData[14]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[15]_INST_0 
       (.I0(doutb[15]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[15]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[14]),
        .O(oReadData[15]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[16]_INST_0 
       (.I0(doutb[16]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[16]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[15]),
        .O(oReadData[16]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[17]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[17]),
        .I2(wMNC_getFT_ReadData[17]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[16]),
        .O(oReadData[17]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[18]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[18]),
        .I2(wMNC_getFT_ReadData[18]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[17]),
        .O(oReadData[18]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[19]_INST_0 
       (.I0(doutb[19]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[19]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[18]),
        .O(oReadData[19]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[1]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[1]),
        .I2(wMNC_getFT_ReadData[1]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[0]),
        .O(oReadData[1]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[20]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[20]),
        .I2(wMNC_getFT_ReadData[20]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[19]),
        .O(oReadData[20]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[21]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[21]),
        .I2(wMNC_getFT_ReadData[21]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[20]),
        .O(oReadData[21]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[22]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[22]),
        .I2(wMNC_getFT_ReadData[22]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[21]),
        .O(oReadData[22]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[23]_INST_0 
       (.I0(doutb[23]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[23]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[22]),
        .O(oReadData[23]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[24]_INST_0 
       (.I0(doutb[24]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[24]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[23]),
        .O(oReadData[24]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[25]_INST_0 
       (.I0(doutb[25]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[25]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[24]),
        .O(oReadData[25]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[26]_INST_0 
       (.I0(doutb[26]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[26]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[25]),
        .O(oReadData[26]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[27]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[27]),
        .I2(wMNC_getFT_ReadData[27]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[26]),
        .O(oReadData[27]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[28]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[28]),
        .I2(wMNC_getFT_ReadData[28]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[27]),
        .O(oReadData[28]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[29]_INST_0 
       (.I0(doutb[29]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[29]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[28]),
        .O(oReadData[29]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[2]_INST_0 
       (.I0(doutb[2]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[2]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[1]),
        .O(oReadData[2]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[30]_INST_0 
       (.I0(doutb[30]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[30]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[29]),
        .O(oReadData[30]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[31]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[31]),
        .I2(wMNC_getFT_ReadData[31]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[30]),
        .O(oReadData[31]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[3]_INST_0 
       (.I0(doutb[3]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[3]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[2]),
        .O(oReadData[3]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[4]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[4]),
        .I2(wMNC_getFT_ReadData[4]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[3]),
        .O(oReadData[4]));
  LUT6 #(
    .INIT(64'h44F0FFF044F000F0)) 
    \oReadData[5]_INST_0 
       (.I0(oReadData_31_sn_1),
        .I1(doutb[5]),
        .I2(wMNC_getFT_ReadData[5]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[4]),
        .O(oReadData[5]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[6]_INST_0 
       (.I0(doutb[6]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[6]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[5]),
        .O(oReadData[6]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[7]_INST_0 
       (.I0(doutb[7]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[7]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[6]),
        .O(oReadData[7]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[8]_INST_0 
       (.I0(doutb[8]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[8]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[7]),
        .O(oReadData[8]));
  LUT6 #(
    .INIT(64'hEEF0FFF0EEF000F0)) 
    \oReadData[9]_INST_0 
       (.I0(doutb[9]),
        .I1(oReadData_31_sn_1),
        .I2(wMNC_getFT_ReadData[9]),
        .I3(rCMDReady_reg_0),
        .I4(oReadData_28_sn_1),
        .I5(doutb[8]),
        .O(oReadData[9]));
  LUT6 #(
    .INIT(64'h3FAA00AA00AA00AA)) 
    oReadLast_INST_0
       (.I0(wMNC_getFT_ReadLast),
        .I1(oReadData_31_sn_1),
        .I2(oReadData_28_sn_1),
        .I3(rCMDReady_reg_0),
        .I4(wDQOLoopDone__0__0),
        .I5(wPM_ReadValid_PCG_PM),
        .O(oReadLast));
  LUT6 #(
    .INIT(64'h3FFFAAAA0000AAAA)) 
    oReadValid_INST_0
       (.I0(wMNC_getFT_ReadLast),
        .I1(wbCMDReadySet[0]),
        .I2(\oReadData[0] ),
        .I3(oReadData_28_sn_1),
        .I4(rCMDReady_reg_0),
        .I5(wPM_ReadValid_PCG_PM),
        .O(oReadValid));
  FDCE rCMDReady_reg
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(sel0),
        .Q(rCMDReady_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rDQBufferWaddrssA[13]_i_10 
       (.I0(\rPM_PCommand_reg[3]_0 [1]),
        .I1(\rLCH_cur_state_reg[2]_2 [0]),
        .I2(rCMDReady_reg_0),
        .O(\rPM_PCommand_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2000000)) 
    \rDQBufferWaddrssA[13]_i_5 
       (.I0(rCMDReady_reg_2),
        .I1(\rDQBufferWaddrssA[13]_i_3_0 ),
        .I2(\rPM_PCommand_reg[1]_1 ),
        .I3(wPBR_Start0__0),
        .I4(\rDQBufferWaddrssA[13]_i_3 ),
        .I5(\rDQBufferWaddrssA[13]_i_3_1 ),
        .O(\rDQI_cur_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5575777700000000)) 
    \rDQBufferWaddrssA[13]_i_7 
       (.I0(wPBR_Start0__0),
        .I1(\rPM_PCommand_reg[1]_1 ),
        .I2(\rPCommand_reg[1] ),
        .I3(\rPCommand_reg[1]_0 ),
        .I4(rCMDReady_reg_2),
        .I5(\rDQBufferWaddrssA[13]_i_3 ),
        .O(\rDQI_cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'h3FFFAAAA0000AAAA)) 
    \rDQO_cur_state[5]_i_2 
       (.I0(wMNC_getFT_PM_ReadReady),
        .I1(wbCMDReadySet[0]),
        .I2(\oReadData[0] ),
        .I3(oReadData_28_sn_1),
        .I4(rCMDReady_reg_0),
        .I5(iReadReady),
        .O(wPM_ReadReady_PCG_PM));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    rDQSOutEnable_i_1
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(wPM_PCommandOption_PCG_PM),
        .O(\rTIM_cur_state_reg[2] ));
  LUT5 #(
    .INIT(32'h1511FFFF)) 
    \rLCH_cur_state[1]_i_2 
       (.I0(\rPM_PCommand_reg[3]_1 ),
        .I1(rCMDReady_reg_2),
        .I2(\rLCH_cur_state_reg[2]_1 ),
        .I3(\rLCH_cur_state_reg[2]_0 ),
        .I4(wPBR_Start0__0),
        .O(\rPM_PCommand_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h8888888888080000)) 
    \rLCH_cur_state[2]_i_1 
       (.I0(\rLCH_cur_state_reg[2] ),
        .I1(wPBR_Start0__0),
        .I2(\rLCH_cur_state_reg[2]_0 ),
        .I3(\rLCH_cur_state_reg[2]_1 ),
        .I4(rCMDReady_reg_2),
        .I5(\rPM_PCommand_reg[3]_1 ),
        .O(\rTIM_cur_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rLCH_cur_state[2]_i_6 
       (.I0(rCMDReady_reg_0),
        .I1(\rLCH_cur_state_reg[2]_2 [0]),
        .I2(wbCMDReadySet[4]),
        .I3(wbCMDReadySet[3]),
        .I4(wbCMDReadySet[2]),
        .O(rCMDReady_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rLCH_cur_state[2]_i_7 
       (.I0(\rPM_PCommand_reg[3]_0 [2]),
        .I1(rCMDReady_reg_0),
        .I2(\rLCH_cur_state_reg[2]_2 [0]),
        .I3(\rLCH_cur_state_reg[2]_2 [2]),
        .O(\rPM_PCommand_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000000000101FE)) 
    rLastStep_i_3
       (.I0(rLastStep_i_8_n_0),
        .I1(rLastStep_i_9_n_0),
        .I2(rCABufferREnable_reg),
        .I3(\rTIM_cur_state_reg[0] ),
        .I4(rCABufferREnable_reg_0),
        .I5(rCABufferREnable_reg_1),
        .O(\rLCH_cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'h55555DFF00000000)) 
    rLastStep_i_8
       (.I0(wPBR_Start0__0),
        .I1(\rLCH_cur_state_reg[2]_0 ),
        .I2(\rLCH_cur_state_reg[2]_1 ),
        .I3(rCMDReady_reg_2),
        .I4(\rPM_PCommand_reg[3]_1 ),
        .I5(rLastStep_i_3_1),
        .O(rLastStep_i_8_n_0));
  LUT6 #(
    .INIT(64'h2222222222A2AAAA)) 
    rLastStep_i_9
       (.I0(rLastStep_i_3_0),
        .I1(wPBR_Start0__0),
        .I2(\rLCH_cur_state_reg[2]_0 ),
        .I3(\rLCH_cur_state_reg[2]_1 ),
        .I4(rCMDReady_reg_2),
        .I5(\rPM_PCommand_reg[3]_1 ),
        .O(rLastStep_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[0]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(iLength[0]),
        .O(\rLength[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[1]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(iLength[1]),
        .O(\rLength[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[2]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(iLength[2]),
        .O(\rLength[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[3]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(iLength[3]),
        .O(\rLength[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[4]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(iLength[4]),
        .O(\rLength[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[5]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(iLength[5]),
        .O(\rLength[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[6]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(iLength[6]),
        .O(\rLength[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[7]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(iLength[7]),
        .O(\rLength[7]_i_1_n_0 ));
  FDCE \rLength_reg[0] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[0]_i_1_n_0 ),
        .Q(\rLength_reg_n_0_[0] ));
  FDCE \rLength_reg[1] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[1]_i_1_n_0 ),
        .Q(\rLength_reg_n_0_[1] ));
  FDCE \rLength_reg[2] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[2]_i_1_n_0 ),
        .Q(\rLength_reg_n_0_[2] ));
  FDCE \rLength_reg[3] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[3]_i_1_n_0 ),
        .Q(\rLength_reg_n_0_[3] ));
  FDCE \rLength_reg[4] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[4]_i_1_n_0 ),
        .Q(\rLength_reg_n_0_[4] ));
  FDCE \rLength_reg[5] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[5]_i_1_n_0 ),
        .Q(\rLength_reg_n_0_[5] ));
  FDCE \rLength_reg[6] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[6]_i_1_n_0 ),
        .Q(\rLength_reg_n_0_[6] ));
  FDCE \rLength_reg[7] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[7]_i_1_n_0 ),
        .Q(\rLength_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfCommand[0]_i_1 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(\rPM_PCommandOption_reg[0]_0 [0]),
        .O(\FSM_onehot_rCurState_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[0]_i_1__0 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(\rPM_PCommandOption_reg[0]_0 [0]),
        .O(\rTIM_cur_state_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h00000000FB3BC808)) 
    \rNumOfCommand[0]_i_2 
       (.I0(wMNC_getFT_PM_NumOfData[0]),
        .I1(\rLCH_cur_state_reg[2]_2 [0]),
        .I2(rCMDReady_reg_0),
        .I3(wbCMDReadySet[4]),
        .I4(\rLCH_cur_state_reg[2]_2 [1]),
        .I5(\rNumOfCommand_reg[0] ),
        .O(\rPM_PCommandOption_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[10]_i_1 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(wPM_NumOfData_PCG_PM[3]),
        .O(\rTIM_cur_state_reg[2]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[11]_i_1 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(\rNumOfCommand_reg[11] ),
        .O(\rTIM_cur_state_reg[2]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[12]_i_1 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(wPM_NumOfData_PCG_PM[4]),
        .O(\rTIM_cur_state_reg[2]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[13]_i_1 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(\rNumOfCommand_reg[13] ),
        .O(\rTIM_cur_state_reg[2]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[14]_i_1 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(wPM_NumOfData_PCG_PM[5]),
        .O(\rTIM_cur_state_reg[2]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[15]_i_2 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(wPM_NumOfData_PCG_PM[6]),
        .O(\rTIM_cur_state_reg[2]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfCommand[1]_i_1 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(wPM_NumOfData_PCG_PM[0]),
        .O(\FSM_onehot_rCurState_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[1]_i_1__0 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(wPM_NumOfData_PCG_PM[0]),
        .O(\rTIM_cur_state_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfCommand[2]_i_1 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(\rPM_PCommandOption_reg[0]_0 [1]),
        .O(\FSM_onehot_rCurState_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[2]_i_1__0 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(\rPM_PCommandOption_reg[0]_0 [1]),
        .O(\rTIM_cur_state_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'hF3000000AAAA0000)) 
    \rNumOfCommand[2]_i_2 
       (.I0(wMNC_getFT_PM_NumOfData[2]),
        .I1(\rNumOfCommand_reg[2] ),
        .I2(\rNumOfCommand_reg[2]_0 ),
        .I3(wbCMDReadySet[4]),
        .I4(\rLCH_cur_state_reg[2]_2 [0]),
        .I5(rCMDReady_reg_0),
        .O(\rPM_PCommandOption_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[3]_i_1__0 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(wPM_NumOfData_PCG_PM[1]),
        .O(\rTIM_cur_state_reg[2]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfCommand[3]_i_2 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(wPM_NumOfData_PCG_PM[1]),
        .O(\FSM_onehot_rCurState_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[4]_i_1 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(\rPM_PCommandOption_reg[0]_0 [2]),
        .O(\rTIM_cur_state_reg[2]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[5]_i_1 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(\rNumOfCommand_reg[5] ),
        .O(\rTIM_cur_state_reg[2]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[6]_i_1 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(\rNumOfCommand_reg[6] ),
        .O(\rTIM_cur_state_reg[2]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[7]_i_1 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(\rPM_PCommandOption_reg[0]_0 [3]),
        .O(\rTIM_cur_state_reg[2]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[8]_i_1 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(wPM_NumOfData_PCG_PM[2]),
        .O(\rTIM_cur_state_reg[2]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rNumOfCommand[9]_i_1 
       (.I0(rCMDReady_reg_1),
        .I1(\rPO_ChipEnable_reg[15] ),
        .I2(\rPO_ChipEnable_reg[15]_0 ),
        .I3(\rNumOfCommand_reg[9] ),
        .O(\rTIM_cur_state_reg[2]_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \rNumOfData[4]_i_2 
       (.I0(\rNumOfData[4]_i_3_n_0 ),
        .I1(wbCMDReadySet[4]),
        .I2(\rNumOfCommand_reg[4] ),
        .I3(wbCMDReadySet[1]),
        .I4(\rNumOfCommand_reg[4]_0 ),
        .I5(\rNumOfCommand_reg[4]_1 ),
        .O(\rPM_PCommandOption_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h20E0)) 
    \rNumOfData[4]_i_3 
       (.I0(wMNC_getFT_PM_PCommandOption[0]),
        .I1(rCMDReady_reg_0),
        .I2(\rLCH_cur_state_reg[2]_2 [0]),
        .I3(wbCMDReadySet[4]),
        .O(\rNumOfData[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h3F00AA00)) 
    \rNumOfData[7]_i_2 
       (.I0(wMNC_getFT_PM_PCommandOption[0]),
        .I1(\rNumOfCommand_reg[7] ),
        .I2(wbCMDReadySet[4]),
        .I3(\rLCH_cur_state_reg[2]_2 [0]),
        .I4(rCMDReady_reg_0),
        .O(\rPM_PCommandOption_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hF3000000AAAA0000)) 
    rOption_i_3
       (.I0(wMNC_getFT_PM_PCommandOption[0]),
        .I1(\rPO_ChipEnable_reg[15]_5 ),
        .I2(\rPO_ChipEnable_reg[15]_6 ),
        .I3(wbCMDReadySet[4]),
        .I4(\rLCH_cur_state_reg[2]_2 [0]),
        .I5(rCMDReady_reg_0),
        .O(\rPM_PCommandOption_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
    \rPCommand[1]_i_1 
       (.I0(rCMDReady_reg_0),
        .I1(\rLCH_cur_state_reg[2]_2 [0]),
        .I2(\rPM_PCommand_reg[3]_0 [1]),
        .I3(\rPCommand_reg[1] ),
        .I4(\rPCommand_reg[1]_0 ),
        .I5(rCMDReady_reg_2),
        .O(wPM_PCommand_PCG_PM));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hC0800080)) 
    \rPM_CAData[0]_i_1 
       (.I0(\rLength_reg_n_0_[0] ),
        .I1(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I2(r_gFT_cur_state[3]),
        .I3(\rSourceID_reg_n_0_[0] ),
        .I4(data1[0]),
        .O(rPM_CAData[0]));
  LUT6 #(
    .INIT(64'hC080008000CC00CC)) 
    \rPM_CAData[1]_i_1 
       (.I0(\rLength_reg_n_0_[1] ),
        .I1(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I2(r_gFT_cur_state[3]),
        .I3(\rSourceID_reg_n_0_[0] ),
        .I4(data1[1]),
        .I5(\rPM_CAData_reg[1]_0 ),
        .O(rPM_CAData[1]));
  LUT6 #(
    .INIT(64'h20FF202000000000)) 
    \rPM_CAData[2]_i_1 
       (.I0(\rLength_reg_n_0_[2] ),
        .I1(\rSourceID_reg_n_0_[0] ),
        .I2(r_gFT_cur_state[3]),
        .I3(\r_gFT_cur_state_reg[3]_0 ),
        .I4(\r_gFT_cur_state_reg[2]_0 [1]),
        .I5(\r_gFT_cur_state[10]_i_4_n_0 ),
        .O(rPM_CAData[2]));
  LUT6 #(
    .INIT(64'h000000008F880000)) 
    \rPM_CAData[3]_i_1 
       (.I0(\rLength_reg_n_0_[3] ),
        .I1(r_gFT_cur_state[3]),
        .I2(\r_gFT_cur_state_reg[3]_0 ),
        .I3(\r_gFT_cur_state_reg[2]_0 [1]),
        .I4(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I5(\rSourceID_reg_n_0_[0] ),
        .O(rPM_CAData[3]));
  LUT6 #(
    .INIT(64'h08000800F0000800)) 
    \rPM_CAData[4]_i_1 
       (.I0(r_gFT_cur_state[3]),
        .I1(\rLength_reg_n_0_[4] ),
        .I2(\rSourceID_reg_n_0_[0] ),
        .I3(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I4(\r_gFT_cur_state_reg[2]_0 [1]),
        .I5(\r_gFT_cur_state_reg[3]_0 ),
        .O(rPM_CAData[4]));
  LUT6 #(
    .INIT(64'h000000008F880000)) 
    \rPM_CAData[5]_i_1 
       (.I0(\rLength_reg_n_0_[5] ),
        .I1(r_gFT_cur_state[3]),
        .I2(\r_gFT_cur_state_reg[3]_0 ),
        .I3(\r_gFT_cur_state_reg[2]_0 [1]),
        .I4(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I5(\rSourceID_reg_n_0_[0] ),
        .O(rPM_CAData[5]));
  LUT6 #(
    .INIT(64'h20FF202000000000)) 
    \rPM_CAData[6]_i_1 
       (.I0(\rLength_reg_n_0_[6] ),
        .I1(\rSourceID_reg_n_0_[0] ),
        .I2(r_gFT_cur_state[3]),
        .I3(\r_gFT_cur_state_reg[3]_0 ),
        .I4(\r_gFT_cur_state_reg[2]_0 [1]),
        .I5(\r_gFT_cur_state[10]_i_4_n_0 ),
        .O(rPM_CAData[6]));
  LUT6 #(
    .INIT(64'h20FF202000000000)) 
    \rPM_CAData[7]_i_1 
       (.I0(\rLength_reg_n_0_[7] ),
        .I1(\rSourceID_reg_n_0_[0] ),
        .I2(r_gFT_cur_state[3]),
        .I3(\r_gFT_cur_state_reg[3]_0 ),
        .I4(\r_gFT_cur_state_reg[2]_0 [1]),
        .I5(\r_gFT_cur_state[10]_i_4_n_0 ),
        .O(rPM_CAData[7]));
  FDCE \rPM_CAData_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[0]),
        .Q(\rPM_CAData_reg[7]_0 [0]));
  FDCE \rPM_CAData_reg[1] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[1]),
        .Q(\rPM_CAData_reg[7]_0 [1]));
  FDCE \rPM_CAData_reg[2] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[2]),
        .Q(\rPM_CAData_reg[7]_0 [2]));
  FDCE \rPM_CAData_reg[3] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[3]),
        .Q(\rPM_CAData_reg[7]_0 [3]));
  FDCE \rPM_CAData_reg[4] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[4]),
        .Q(\rPM_CAData_reg[7]_0 [4]));
  FDCE \rPM_CAData_reg[5] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[5]),
        .Q(\rPM_CAData_reg[7]_0 [5]));
  FDCE \rPM_CAData_reg[6] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[6]),
        .Q(\rPM_CAData_reg[7]_0 [6]));
  FDCE \rPM_CAData_reg[7] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[7]),
        .Q(\rPM_CAData_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rPM_CASelect_i_1
       (.I0(r_gFT_cur_state[3]),
        .I1(\r_gFT_cur_state[10]_i_4_n_0 ),
        .O(rPM_CASelect));
  FDCE rPM_CASelect_reg
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CASelect),
        .Q(wMNC_getFT_PM_CASelect));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCCCF808)) 
    \rPM_NumOfData[0]_i_1 
       (.I0(\rPM_NumOfData[0]_i_2_n_0 ),
        .I1(\rPM_NumOfData[0]_i_3_n_0 ),
        .I2(\rPM_NumOfData_reg[1]_1 ),
        .I3(\rPM_NumOfData[0]_i_4_n_0 ),
        .I4(\rSourceID[2]_i_5_n_0 ),
        .I5(\rPM_NumOfData[0]_i_5_n_0 ),
        .O(\rPM_NumOfData[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    \rPM_NumOfData[0]_i_2 
       (.I0(r_gFT_cur_state[10]),
        .I1(\rPM_PCommand[3]_i_8_n_0 ),
        .I2(r_gFT_cur_state[9]),
        .I3(r_gFT_cur_state[8]),
        .I4(iSourceID[0]),
        .I5(\rSourceID_reg[2]_0 ),
        .O(\rPM_NumOfData[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rPM_NumOfData[0]_i_3 
       (.I0(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I1(\rSourceID_reg_n_0_[0] ),
        .O(\rPM_NumOfData[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    \rPM_NumOfData[0]_i_4 
       (.I0(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I1(\rPM_NumOfData[0]_i_6_n_0 ),
        .I2(\rPM_NumOfData[1]_i_5_n_0 ),
        .I3(\r_gFT_cur_state_reg[3]_0 ),
        .I4(\r_gFT_cur_state_reg[2]_0 [1]),
        .O(\rPM_NumOfData[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C040404040)) 
    \rPM_NumOfData[0]_i_5 
       (.I0(\rPM_PCommand_reg[3]_0 [2]),
        .I1(\rPM_NumOfData[0]_i_3_n_0 ),
        .I2(\r_gFT_cur_state_reg[2]_0 [1]),
        .I3(\rPM_NumOfData_reg[1]_1 ),
        .I4(\rPM_NumOfData[0]_i_7_n_0 ),
        .I5(\rPM_PCommand_reg[1]_2 ),
        .O(\rPM_NumOfData[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rPM_NumOfData[0]_i_6 
       (.I0(r_gFT_cur_state[5]),
        .I1(r_gFT_cur_state[4]),
        .I2(r_gFT_cur_state[6]),
        .O(\rPM_NumOfData[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rPM_NumOfData[0]_i_7 
       (.I0(\r_gFT_cur_state_reg[2]_0 [1]),
        .I1(r_gFT_cur_state[8]),
        .I2(\r_gFT_cur_state[10]_i_4_n_0 ),
        .O(\rPM_NumOfData[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF888F888F888F8)) 
    \rPM_NumOfData[1]_i_1 
       (.I0(\rSourceID_reg_n_0_[0] ),
        .I1(r_gFT_nxt_state__0[2]),
        .I2(\rPM_NumOfData[1]_i_2_n_0 ),
        .I3(\rPM_NumOfData_reg[1]_1 ),
        .I4(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I5(\rPM_NumOfData[1]_i_3_n_0 ),
        .O(\rPM_NumOfData[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004440)) 
    \rPM_NumOfData[1]_i_2 
       (.I0(\rSourceID[2]_i_5_n_0 ),
        .I1(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I2(\rSourceID_reg[2]_0 ),
        .I3(iSourceID[0]),
        .I4(\r_pTF_cur_state[7]_i_3_n_0 ),
        .I5(r_gFT_cur_state[10]),
        .O(\rPM_NumOfData[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFFFFFF0F8F0F8)) 
    \rPM_NumOfData[1]_i_3 
       (.I0(r_gFT_cur_state[6]),
        .I1(\rPM_PCommand_reg[3]_0 [0]),
        .I2(\rPM_NumOfData[1]_i_4_n_0 ),
        .I3(\r_gFT_cur_state_reg[3]_0 ),
        .I4(\r_gFT_cur_state_reg[2]_0 [1]),
        .I5(\rPM_NumOfData[1]_i_5_n_0 ),
        .O(\rPM_NumOfData[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000EC20)) 
    \rPM_NumOfData[1]_i_4 
       (.I0(\rPM_PCommand_reg[3]_0 [0]),
        .I1(\rPM_PCommand_reg[1]_2 ),
        .I2(r_gFT_cur_state[6]),
        .I3(r_gFT_cur_state[8]),
        .I4(\r_gFT_cur_state_reg[2]_0 [1]),
        .O(\rPM_NumOfData[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \rPM_NumOfData[1]_i_5 
       (.I0(\rPM_PCommand_reg[3]_0 [0]),
        .I1(r_gFT_cur_state[8]),
        .I2(r_gFT_cur_state[7]),
        .O(\rPM_NumOfData[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FEFE0000)) 
    \rPM_NumOfData[2]_i_1 
       (.I0(r_gFT_cur_state[5]),
        .I1(r_gFT_cur_state[4]),
        .I2(r_gFT_cur_state[6]),
        .I3(\rPM_NumOfData_reg[2]_0 ),
        .I4(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I5(r_gFT_cur_state[7]),
        .O(\rPM_NumOfData[2]_i_1_n_0 ));
  FDCE \rPM_NumOfData_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(\rPM_NumOfData[0]_i_1_n_0 ),
        .Q(wMNC_getFT_PM_NumOfData[0]));
  FDCE \rPM_NumOfData_reg[1] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(\rPM_NumOfData[1]_i_1_n_0 ),
        .Q(\rPM_NumOfData_reg[1]_0 ));
  FDCE \rPM_NumOfData_reg[2] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(\rPM_NumOfData[2]_i_1_n_0 ),
        .Q(wMNC_getFT_PM_NumOfData[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    rPM_ONOFF_i_1
       (.I0(rPM_ONOFF_reg),
        .I1(rPM_ONOFF_reg_0),
        .I2(rPM_ONOFF_reg_1),
        .I3(rCMDReady_reg_1),
        .I4(\rPM_PCommand_reg[1]_0 ),
        .I5(rPM_ONOFF_reg_2),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    rPM_ONOFF_i_2
       (.I0(rPM_ONOFF_reg),
        .I1(rPM_ONOFF_reg_0),
        .I2(rPM_ONOFF_reg_1),
        .I3(rCMDReady_reg_1),
        .I4(\rPM_PCommand_reg[1]_0 ),
        .I5(rPM_ONOFF_reg_2),
        .O(\FSM_onehot_rCurState_reg[1] ));
  FDCE \rPM_PCommandOption_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[6]),
        .Q(wMNC_getFT_PM_PCommandOption[0]));
  FDCE \rPM_PCommandOption_reg[2] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[8]),
        .Q(wMNC_getFT_PM_PCommandOption[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAA80)) 
    \rPM_PCommand[0]_i_1 
       (.I0(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I1(r_gFT_cur_state[6]),
        .I2(\r_gFT_cur_state_reg[9]_0 ),
        .I3(r_gFT_cur_state[5]),
        .I4(r_gFT_cur_state[4]),
        .I5(r_gFT_nxt_state__0[8]),
        .O(rPM_PCommand));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rPM_PCommand[3]_i_1 
       (.I0(\rPM_PCommand[3]_i_2_n_0 ),
        .I1(\rPM_PCommand[3]_i_3_n_0 ),
        .I2(\rPM_PCommand[3]_i_4_n_0 ),
        .I3(\rPM_PCommand[3]_i_5_n_0 ),
        .I4(\rPM_PCommand[3]_i_6_n_0 ),
        .I5(\rPM_PCommand[3]_i_7_n_0 ),
        .O(rCMDReady));
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    \rPM_PCommand[3]_i_10 
       (.I0(\r_pTF_cur_state[7]_i_3_n_0 ),
        .I1(r_gFT_cur_state[10]),
        .I2(\r_gFT_cur_state_reg[2]_0 [0]),
        .I3(\rSourceID[2]_i_5_n_0 ),
        .I4(\r_gFT_cur_state[10]_i_4_n_0 ),
        .O(\rPM_PCommand[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \rPM_PCommand[3]_i_11 
       (.I0(r_gFT_cur_state[8]),
        .I1(r_gFT_cur_state[9]),
        .I2(r_gFT_cur_state[10]),
        .I3(r_pTF_cur_state[0]),
        .I4(r_gFT_cur_state[3]),
        .I5(\r_gFT_cur_state_reg[2]_0 [1]),
        .O(\rPM_PCommand[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rPM_PCommand[3]_i_12 
       (.I0(r_gFT_cur_state[9]),
        .I1(r_gFT_cur_state[10]),
        .I2(wPM_LastStep_PCG_PM),
        .I3(r_pTF_cur_state[0]),
        .I4(\r_gFT_cur_state_reg[2]_0 [1]),
        .I5(r_gFT_cur_state[3]),
        .O(\rPM_PCommand[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rPM_PCommand[3]_i_13 
       (.I0(r_gFT_cur_state[8]),
        .I1(r_gFT_cur_state[9]),
        .I2(r_pTF_cur_state[0]),
        .I3(r_gFT_cur_state[3]),
        .I4(\rSourceID[2]_i_5_n_0 ),
        .O(\rPM_PCommand[3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rPM_PCommand[3]_i_14 
       (.I0(r_gFT_cur_state[10]),
        .I1(\rPM_PCommand[3]_i_8_n_0 ),
        .I2(r_gFT_cur_state[9]),
        .I3(r_gFT_cur_state[8]),
        .I4(\r_gFT_cur_state_reg[2]_0 [0]),
        .O(\rPM_PCommand[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rPM_PCommand[3]_i_15 
       (.I0(r_gFT_cur_state[4]),
        .I1(r_gFT_cur_state[5]),
        .O(\rPM_PCommand[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rPM_PCommand[3]_i_16 
       (.I0(r_gFT_cur_state[9]),
        .I1(\rPM_PCommand_reg[3]_0 [0]),
        .I2(r_gFT_cur_state[7]),
        .I3(\r_gFT_cur_state_reg[2]_0 [0]),
        .I4(\rPM_NumOfData[0]_i_6_n_0 ),
        .O(\rPM_PCommand[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000330)) 
    \rPM_PCommand[3]_i_2 
       (.I0(wPM_LastStep_PCG_PM),
        .I1(\r_pTF_cur_state[7]_i_5_n_0 ),
        .I2(r_gFT_cur_state[8]),
        .I3(r_gFT_cur_state[9]),
        .I4(r_gFT_cur_state[10]),
        .I5(\rPM_PCommand[3]_i_8_n_0 ),
        .O(\rPM_PCommand[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    \rPM_PCommand[3]_i_3 
       (.I0(\rPM_NumOfData_reg[1]_1 ),
        .I1(\rPM_PCommand[3]_i_9_n_0 ),
        .I2(r_pTF_cur_state[0]),
        .I3(r_gFT_cur_state[10]),
        .I4(\rSourceID[2]_i_5_n_0 ),
        .I5(\rPM_PCommand[3]_i_10_n_0 ),
        .O(\rPM_PCommand[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BAFFBABA)) 
    \rPM_PCommand[3]_i_4 
       (.I0(\rPM_PCommand[3]_i_11_n_0 ),
        .I1(\r_pTF_cur_state[7]_i_3_n_0 ),
        .I2(r_gFT_cur_state[10]),
        .I3(\r_gFT_cur_state_reg[9]_0 ),
        .I4(\rPM_PCommand[3]_i_12_n_0 ),
        .I5(\r_pTF_cur_state[7]_i_5_n_0 ),
        .O(\rPM_PCommand[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \rPM_PCommand[3]_i_5 
       (.I0(\rPM_NumOfData_reg[1]_1 ),
        .I1(\rPM_PCommand[3]_i_13_n_0 ),
        .I2(\r_gFT_cur_state_reg[3]_0 ),
        .I3(r_gFT_cur_state[10]),
        .O(\rPM_PCommand[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h20222288202A2288)) 
    \rPM_PCommand[3]_i_6 
       (.I0(\rPM_PCommand[3]_i_14_n_0 ),
        .I1(r_gFT_cur_state[7]),
        .I2(\r_gFT_cur_state_reg[9]_0 ),
        .I3(\rPM_PCommand[3]_i_15_n_0 ),
        .I4(r_gFT_cur_state[6]),
        .I5(\rPM_PCommand_reg[3]_0 [1]),
        .O(\rPM_PCommand[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rPM_PCommand[3]_i_7 
       (.I0(r_gFT_cur_state[10]),
        .I1(r_gFT_cur_state[3]),
        .I2(\r_gFT_cur_state_reg[2]_0 [1]),
        .I3(r_pTF_cur_state[0]),
        .I4(\rPM_NumOfData_reg[2]_0 ),
        .I5(\rPM_PCommand[3]_i_16_n_0 ),
        .O(\rPM_PCommand[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rPM_PCommand[3]_i_8 
       (.I0(r_gFT_cur_state[3]),
        .I1(\r_gFT_cur_state_reg[2]_0 [1]),
        .I2(r_pTF_cur_state[0]),
        .O(\rPM_PCommand[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rPM_PCommand[3]_i_9 
       (.I0(r_gFT_cur_state[9]),
        .I1(r_gFT_cur_state[8]),
        .I2(r_gFT_cur_state[3]),
        .I3(\r_gFT_cur_state_reg[2]_0 [1]),
        .O(\rPM_PCommand[3]_i_9_n_0 ));
  FDCE \rPM_PCommand_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_PCommand),
        .Q(\rPM_PCommand_reg[3]_0 [0]));
  FDCE \rPM_PCommand_reg[1] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[7]),
        .Q(\rPM_PCommand_reg[3]_0 [1]));
  FDCE \rPM_PCommand_reg[3] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[2]),
        .Q(\rPM_PCommand_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'hF4FF0000F4F40000)) 
    rPM_ReadReady_i_1
       (.I0(wPM_ReadValid_PCG_PM),
        .I1(\rParameter[31]_i_4_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(rPM_ReadReady_reg_0),
        .I4(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I5(Q),
        .O(rPM_ReadReady));
  FDCE rPM_ReadReady_reg
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(rPM_ReadReady),
        .Q(wMNC_getFT_PM_ReadReady));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[10]_i_1 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(wPM_TargetWay_PCG_PM[2]),
        .O(\rTargetWay_reg[7] [2]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPO_ChipEnable[10]_i_1__1 
       (.I0(\rPM_PCommandOption_reg[0]_2 ),
        .I1(\rPO_ChipEnable_reg[15]_0 ),
        .I2(\rPO_ChipEnable_reg[15] ),
        .I3(rCMDReady_reg_1),
        .I4(wPM_TargetWay_PCG_PM[2]),
        .O(\rPM_PCommandOption_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[11]_i_1 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(wPM_TargetWay_PCG_PM[3]),
        .O(\rTargetWay_reg[7] [3]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPO_ChipEnable[11]_i_1__1 
       (.I0(\rPM_PCommandOption_reg[0]_2 ),
        .I1(\rPO_ChipEnable_reg[15]_0 ),
        .I2(\rPO_ChipEnable_reg[15] ),
        .I3(rCMDReady_reg_1),
        .I4(wPM_TargetWay_PCG_PM[3]),
        .O(\rPM_PCommandOption_reg[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[12]_i_1 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(wPM_TargetWay_PCG_PM[4]),
        .O(\rTargetWay_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPO_ChipEnable[12]_i_1__1 
       (.I0(\rPM_PCommandOption_reg[0]_2 ),
        .I1(\rPO_ChipEnable_reg[15]_0 ),
        .I2(\rPO_ChipEnable_reg[15] ),
        .I3(rCMDReady_reg_1),
        .I4(wPM_TargetWay_PCG_PM[4]),
        .O(\rPM_PCommandOption_reg[0]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[13]_i_1 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(wPM_TargetWay_PCG_PM[5]),
        .O(\rTargetWay_reg[7] [5]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPO_ChipEnable[13]_i_1__1 
       (.I0(\rPM_PCommandOption_reg[0]_2 ),
        .I1(\rPO_ChipEnable_reg[15]_0 ),
        .I2(\rPO_ChipEnable_reg[15] ),
        .I3(rCMDReady_reg_1),
        .I4(wPM_TargetWay_PCG_PM[5]),
        .O(\rPM_PCommandOption_reg[0]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[14]_i_1 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(wPM_TargetWay_PCG_PM[6]),
        .O(\rTargetWay_reg[7] [6]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPO_ChipEnable[14]_i_1__1 
       (.I0(\rPM_PCommandOption_reg[0]_2 ),
        .I1(\rPO_ChipEnable_reg[15]_0 ),
        .I2(\rPO_ChipEnable_reg[15] ),
        .I3(rCMDReady_reg_1),
        .I4(wPM_TargetWay_PCG_PM[6]),
        .O(\rPM_PCommandOption_reg[0]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[15]_i_1 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(wPM_TargetWay_PCG_PM[7]),
        .O(\rTargetWay_reg[7] [7]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPO_ChipEnable[15]_i_1__1 
       (.I0(\rPM_PCommandOption_reg[0]_2 ),
        .I1(\rPO_ChipEnable_reg[15]_0 ),
        .I2(\rPO_ChipEnable_reg[15] ),
        .I3(rCMDReady_reg_1),
        .I4(wPM_TargetWay_PCG_PM[7]),
        .O(\rPM_PCommandOption_reg[0]_1 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[8]_i_1 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(wPM_TargetWay_PCG_PM[0]),
        .O(\rTargetWay_reg[7] [0]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPO_ChipEnable[8]_i_1__1 
       (.I0(\rPM_PCommandOption_reg[0]_2 ),
        .I1(\rPO_ChipEnable_reg[15]_0 ),
        .I2(\rPO_ChipEnable_reg[15] ),
        .I3(rCMDReady_reg_1),
        .I4(wPM_TargetWay_PCG_PM[0]),
        .O(\rPM_PCommandOption_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[9]_i_1 
       (.I0(\rTIM_cur_state_reg[0] ),
        .I1(wPM_TargetWay_PCG_PM[1]),
        .O(\rTargetWay_reg[7] [1]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPO_ChipEnable[9]_i_1__1 
       (.I0(\rPM_PCommandOption_reg[0]_2 ),
        .I1(\rPO_ChipEnable_reg[15]_0 ),
        .I2(\rPO_ChipEnable_reg[15] ),
        .I3(rCMDReady_reg_1),
        .I4(wPM_TargetWay_PCG_PM[1]),
        .O(\rPM_PCommandOption_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h00000000DFD08F80)) 
    \rPO_ReadEnable[3]_i_2 
       (.I0(rCMDReady_reg_0),
        .I1(wbCMDReadySet[4]),
        .I2(\rLCH_cur_state_reg[2]_2 [0]),
        .I3(\rLCH_cur_state_reg[2]_2 [1]),
        .I4(wMNC_getFT_PM_PCommandOption[2]),
        .I5(\rPO_ReadEnable_reg[3] ),
        .O(rCMDReady_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[0]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[8]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[10]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[26]),
        .O(p_0_in__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[11]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[27]),
        .O(p_0_in__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[12]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[28]),
        .O(p_0_in__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[13]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[29]),
        .O(p_0_in__0[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[14]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[30]),
        .O(p_0_in__0[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAABAAAA)) 
    \rParameter[15]_i_1 
       (.I0(wMNC_getFT_Last),
        .I1(\rParameter[15]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(r_pTF_cur_state[7]),
        .I4(\rParameter_reg[0]_0 ),
        .I5(\rParameter[31]_i_3_n_0 ),
        .O(rParameter[15]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[15]_i_2 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[31]),
        .O(p_0_in__0[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rParameter[15]_i_3 
       (.I0(r_pTF_cur_state[6]),
        .I1(r_pTF_cur_state[5]),
        .I2(r_pTF_cur_state[4]),
        .I3(r_pTF_cur_state[3]),
        .O(\rParameter[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[16]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[8]),
        .O(p_0_in__0[16]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[17]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[9]),
        .O(p_0_in__0[17]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[18]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[10]),
        .O(p_0_in__0[18]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[19]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[11]),
        .O(p_0_in__0[19]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[1]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[9]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[20]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[12]),
        .O(p_0_in__0[20]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[21]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[13]),
        .O(p_0_in__0[21]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[22]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[14]),
        .O(p_0_in__0[22]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[23]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[15]),
        .O(p_0_in__0[23]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[24]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[24]),
        .O(p_0_in__0[24]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[25]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[25]),
        .O(p_0_in__0[25]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[26]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[26]),
        .O(p_0_in__0[26]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[27]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[27]),
        .O(p_0_in__0[27]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[28]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[28]),
        .O(p_0_in__0[28]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[29]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[29]),
        .O(p_0_in__0[29]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[2]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[10]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[30]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[30]),
        .O(p_0_in__0[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \rParameter[31]_i_1 
       (.I0(\rParameter[31]_i_3_n_0 ),
        .I1(\rParameter[31]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(\rParameter[31]_i_5_n_0 ),
        .I4(wMNC_getFT_Last),
        .I5(\rParameter[31]_i_6_n_0 ),
        .O(rParameter[31]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \rParameter[31]_i_2 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(wPM_ReadValid_PCG_PM),
        .I4(doutb[31]),
        .O(p_0_in__0[31]));
  LUT6 #(
    .INIT(64'h3333333B33333F3B)) 
    \rParameter[31]_i_3 
       (.I0(\rParameter[31]_i_7_n_0 ),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(r_pTF_cur_state[7]),
        .I3(r_pTF_cur_state[0]),
        .I4(\rParameter[15]_i_3_n_0 ),
        .I5(\rReadData[31]_i_7_n_0 ),
        .O(\rParameter[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rParameter[31]_i_4 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .O(\rParameter[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rParameter[31]_i_5 
       (.I0(r_pTF_cur_state[5]),
        .I1(r_pTF_cur_state[6]),
        .I2(Q),
        .I3(r_pTF_cur_state[2]),
        .I4(r_pTF_cur_state[7]),
        .I5(r_pTF_cur_state[0]),
        .O(\rParameter[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rParameter[31]_i_6 
       (.I0(r_pTF_cur_state[6]),
        .I1(r_pTF_cur_state[5]),
        .I2(\rParameter[31]_i_4_n_0 ),
        .I3(r_pTF_cur_state[2]),
        .I4(r_pTF_cur_state[7]),
        .I5(\rParameter_reg[0]_0 ),
        .O(\rParameter[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h1FF0)) 
    \rParameter[31]_i_7 
       (.I0(wPM_ReadValid_PCG_PM),
        .I1(rPM_ReadReady_reg_0),
        .I2(Q),
        .I3(r_pTF_cur_state[2]),
        .O(\rParameter[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[3]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[11]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[4]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[12]),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[5]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[13]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[6]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[14]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[7]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[15]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[8]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[24]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[9]_i_1 
       (.I0(r_pTF_cur_state[2]),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(wPM_ReadValid_PCG_PM),
        .I3(doutb[25]),
        .O(p_0_in__0[9]));
  FDCE \rParameter_reg[0] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[0]),
        .Q(\rParameter_reg_n_0_[0] ));
  FDCE \rParameter_reg[10] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[10]),
        .Q(\rParameter_reg_n_0_[10] ));
  FDCE \rParameter_reg[11] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[11]),
        .Q(\rParameter_reg_n_0_[11] ));
  FDCE \rParameter_reg[12] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[12]),
        .Q(\rParameter_reg_n_0_[12] ));
  FDCE \rParameter_reg[13] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[13]),
        .Q(\rParameter_reg_n_0_[13] ));
  FDCE \rParameter_reg[14] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[14]),
        .Q(\rParameter_reg_n_0_[14] ));
  FDCE \rParameter_reg[15] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[15]),
        .Q(\rParameter_reg_n_0_[15] ));
  FDCE \rParameter_reg[16] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[16]),
        .Q(\rParameter_reg_n_0_[16] ));
  FDCE \rParameter_reg[17] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[17]),
        .Q(\rParameter_reg_n_0_[17] ));
  FDCE \rParameter_reg[18] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[18]),
        .Q(\rParameter_reg_n_0_[18] ));
  FDCE \rParameter_reg[19] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[19]),
        .Q(\rParameter_reg_n_0_[19] ));
  FDCE \rParameter_reg[1] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[1]),
        .Q(\rParameter_reg_n_0_[1] ));
  FDCE \rParameter_reg[20] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[20]),
        .Q(\rParameter_reg_n_0_[20] ));
  FDCE \rParameter_reg[21] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[21]),
        .Q(\rParameter_reg_n_0_[21] ));
  FDCE \rParameter_reg[22] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[22]),
        .Q(\rParameter_reg_n_0_[22] ));
  FDCE \rParameter_reg[23] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[23]),
        .Q(\rParameter_reg_n_0_[23] ));
  FDCE \rParameter_reg[24] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[24]),
        .Q(\rParameter_reg_n_0_[24] ));
  FDCE \rParameter_reg[25] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[25]),
        .Q(\rParameter_reg_n_0_[25] ));
  FDCE \rParameter_reg[26] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[26]),
        .Q(\rParameter_reg_n_0_[26] ));
  FDCE \rParameter_reg[27] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[27]),
        .Q(\rParameter_reg_n_0_[27] ));
  FDCE \rParameter_reg[28] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[28]),
        .Q(\rParameter_reg_n_0_[28] ));
  FDCE \rParameter_reg[29] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[29]),
        .Q(\rParameter_reg_n_0_[29] ));
  FDCE \rParameter_reg[2] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[2]),
        .Q(\rParameter_reg_n_0_[2] ));
  FDCE \rParameter_reg[30] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[30]),
        .Q(\rParameter_reg_n_0_[30] ));
  FDCE \rParameter_reg[31] 
       (.C(iSystemClock),
        .CE(rParameter[31]),
        .CLR(iReset),
        .D(p_0_in__0[31]),
        .Q(\rParameter_reg_n_0_[31] ));
  FDCE \rParameter_reg[3] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[3]),
        .Q(\rParameter_reg_n_0_[3] ));
  FDCE \rParameter_reg[4] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[4]),
        .Q(\rParameter_reg_n_0_[4] ));
  FDCE \rParameter_reg[5] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[5]),
        .Q(\rParameter_reg_n_0_[5] ));
  FDCE \rParameter_reg[6] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[6]),
        .Q(\rParameter_reg_n_0_[6] ));
  FDCE \rParameter_reg[7] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[7]),
        .Q(\rParameter_reg_n_0_[7] ));
  FDCE \rParameter_reg[8] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[8]),
        .Q(\rParameter_reg_n_0_[8] ));
  FDCE \rParameter_reg[9] 
       (.C(iSystemClock),
        .CE(rParameter[15]),
        .CLR(iReset),
        .D(p_0_in__0[9]),
        .Q(\rParameter_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h8888808880808080)) 
    rRECDone_i_9
       (.I0(rRECDone_i_4),
        .I1(wPBR_Start0__0),
        .I2(\rPM_PCommand_reg[1]_1 ),
        .I3(\rPCommand_reg[1] ),
        .I4(\rPCommand_reg[1]_0 ),
        .I5(rCMDReady_reg_2),
        .O(\rREC_cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'h75750075FFFFFFFF)) 
    \rREC_cur_state[2]_i_2 
       (.I0(rCMDReady_reg_2),
        .I1(\rPCommand_reg[1]_0 ),
        .I2(\rPCommand_reg[1] ),
        .I3(\rPM_PCommand_reg[3]_0 [1]),
        .I4(\rREC_cur_state[2]_i_3_n_0 ),
        .I5(wPBR_Start0__0),
        .O(\rPM_PCommand_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rREC_cur_state[2]_i_3 
       (.I0(rCMDReady_reg_0),
        .I1(\rLCH_cur_state_reg[2]_2 [0]),
        .O(\rREC_cur_state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[0]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[0] ),
        .O(\rReadData[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[10]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[10] ),
        .O(\rReadData[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[11]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[11] ),
        .O(\rReadData[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[12]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[12] ),
        .O(\rReadData[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[13]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[13] ),
        .O(\rReadData[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[14]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[14] ),
        .O(\rReadData[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[15]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[15] ),
        .O(\rReadData[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[16]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[16] ),
        .O(\rReadData[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[17]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[17] ),
        .O(\rReadData[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[18]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[18] ),
        .O(\rReadData[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[19]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[19] ),
        .O(\rReadData[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[1]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[1] ),
        .O(\rReadData[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[20]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[20] ),
        .O(\rReadData[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[21]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[21] ),
        .O(\rReadData[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[22]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[22] ),
        .O(\rReadData[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[23]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[23] ),
        .O(\rReadData[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[24]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[24] ),
        .O(\rReadData[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[25]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[25] ),
        .O(\rReadData[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[26]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[26] ),
        .O(\rReadData[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[27]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[27] ),
        .O(\rReadData[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[28]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[28] ),
        .O(\rReadData[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[29]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[29] ),
        .O(\rReadData[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[2]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[2] ),
        .O(\rReadData[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[30]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[30] ),
        .O(\rReadData[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    \rReadData[31]_i_1 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(\rParameter[31]_i_3_n_0 ),
        .I2(\rReadData[31]_i_4_n_0 ),
        .I3(\rReadData[31]_i_5_n_0 ),
        .I4(\rReadData[31]_i_6_n_0 ),
        .I5(\rReadData[31]_i_7_n_0 ),
        .O(rReadData));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[31]_i_2 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[31] ),
        .O(\rReadData[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \rReadData[31]_i_3 
       (.I0(\rReadData[31]_i_7_n_0 ),
        .I1(r_pTF_cur_state[6]),
        .I2(iReadReady),
        .I3(\rParameter[31]_i_4_n_0 ),
        .I4(r_pTF_cur_state[0]),
        .I5(r_pTF_cur_state[5]),
        .O(\rReadData[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001100F0)) 
    \rReadData[31]_i_4 
       (.I0(Q),
        .I1(r_pTF_cur_state[0]),
        .I2(\rParameter_reg[0]_0 ),
        .I3(r_pTF_cur_state[2]),
        .I4(r_pTF_cur_state[7]),
        .I5(\rParameter[15]_i_3_n_0 ),
        .O(\rReadData[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h011111EE)) 
    \rReadData[31]_i_5 
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[4]),
        .I2(iReadReady),
        .I3(r_pTF_cur_state[5]),
        .I4(r_pTF_cur_state[6]),
        .O(\rReadData[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rReadData[31]_i_6 
       (.I0(r_pTF_cur_state[0]),
        .I1(r_pTF_cur_state[7]),
        .O(\rReadData[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rReadData[31]_i_7 
       (.I0(Q),
        .I1(r_pTF_cur_state[2]),
        .O(\rReadData[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[3]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[3] ),
        .O(\rReadData[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[4]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[4] ),
        .O(\rReadData[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[5]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[5] ),
        .O(\rReadData[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[6]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[6] ),
        .O(\rReadData[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[7]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[7] ),
        .O(\rReadData[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[8]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[8] ),
        .O(\rReadData[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200000)) 
    \rReadData[9]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(iReadReady),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[5]),
        .I4(\rParameter_reg_n_0_[9] ),
        .O(\rReadData[9]_i_1_n_0 ));
  FDCE \rReadData_reg[0] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[0]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[0]));
  FDCE \rReadData_reg[10] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[10]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[10]));
  FDCE \rReadData_reg[11] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[11]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[11]));
  FDCE \rReadData_reg[12] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[12]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[12]));
  FDCE \rReadData_reg[13] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[13]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[13]));
  FDCE \rReadData_reg[14] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[14]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[14]));
  FDCE \rReadData_reg[15] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[15]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[15]));
  FDCE \rReadData_reg[16] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[16]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[16]));
  FDCE \rReadData_reg[17] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[17]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[17]));
  FDCE \rReadData_reg[18] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[18]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[18]));
  FDCE \rReadData_reg[19] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[19]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[19]));
  FDCE \rReadData_reg[1] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[1]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[1]));
  FDCE \rReadData_reg[20] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[20]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[20]));
  FDCE \rReadData_reg[21] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[21]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[21]));
  FDCE \rReadData_reg[22] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[22]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[22]));
  FDCE \rReadData_reg[23] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[23]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[23]));
  FDCE \rReadData_reg[24] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[24]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[24]));
  FDCE \rReadData_reg[25] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[25]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[25]));
  FDCE \rReadData_reg[26] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[26]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[26]));
  FDCE \rReadData_reg[27] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[27]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[27]));
  FDCE \rReadData_reg[28] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[28]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[28]));
  FDCE \rReadData_reg[29] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[29]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[29]));
  FDCE \rReadData_reg[2] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[2]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[2]));
  FDCE \rReadData_reg[30] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[30]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[30]));
  FDCE \rReadData_reg[31] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[31]_i_2_n_0 ),
        .Q(wMNC_getFT_ReadData[31]));
  FDCE \rReadData_reg[3] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[3]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[3]));
  FDCE \rReadData_reg[4] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[4]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[4]));
  FDCE \rReadData_reg[5] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[5]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[5]));
  FDCE \rReadData_reg[6] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[6]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[6]));
  FDCE \rReadData_reg[7] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[7]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[7]));
  FDCE \rReadData_reg[8] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[8]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[8]));
  FDCE \rReadData_reg[9] 
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(\rReadData[9]_i_1_n_0 ),
        .Q(wMNC_getFT_ReadData[9]));
  FDCE rReadLast_reg
       (.C(iSystemClock),
        .CE(rReadData),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[6]),
        .Q(wMNC_getFT_ReadLast));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rSourceID[0]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(iSourceID[0]),
        .I2(\rSourceID_reg[2]_0 ),
        .O(\rSourceID[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rSourceID[1]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(\rSourceID_reg[2]_0 ),
        .I2(iSourceID[1]),
        .O(\rSourceID[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFFFEFEF)) 
    \rSourceID[2]_i_1 
       (.I0(wMNC_getFT_Last),
        .I1(\rSourceID[2]_i_4_n_0 ),
        .I2(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I3(\rSourceID[2]_i_5_n_0 ),
        .I4(\r_gFT_cur_state_reg[2]_0 [0]),
        .I5(\rSourceID[2]_i_6_n_0 ),
        .O(rSourceID));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rSourceID[2]_i_2 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(iSourceID[2]),
        .I2(\rSourceID_reg[2]_0 ),
        .O(\rSourceID[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rSourceID[2]_i_3 
       (.I0(r_pTF_cur_state[7]),
        .I1(\r_pTF_cur_state[7]_i_3_n_0 ),
        .I2(r_gFT_cur_state[10]),
        .I3(\rSourceID[2]_i_7_n_0 ),
        .I4(\r_pTF_cur_state[7]_i_5_n_0 ),
        .O(wMNC_getFT_Last));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rSourceID[2]_i_4 
       (.I0(\rSourceID[2]_i_5_n_0 ),
        .I1(r_gFT_cur_state[10]),
        .I2(r_pTF_cur_state[0]),
        .I3(\rPM_PCommand[3]_i_9_n_0 ),
        .I4(\rPM_NumOfData_reg[1]_1 ),
        .O(\rSourceID[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rSourceID[2]_i_5 
       (.I0(r_gFT_cur_state[6]),
        .I1(r_gFT_cur_state[4]),
        .I2(r_gFT_cur_state[5]),
        .I3(r_gFT_cur_state[7]),
        .O(\rSourceID[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rSourceID[2]_i_6 
       (.I0(r_gFT_cur_state[8]),
        .I1(r_gFT_cur_state[9]),
        .I2(r_gFT_cur_state[3]),
        .I3(\r_gFT_cur_state_reg[2]_0 [1]),
        .I4(r_pTF_cur_state[0]),
        .I5(r_gFT_cur_state[10]),
        .O(\rSourceID[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rSourceID[2]_i_7 
       (.I0(r_pTF_cur_state[2]),
        .I1(Q),
        .I2(r_pTF_cur_state[3]),
        .I3(r_pTF_cur_state[4]),
        .I4(r_pTF_cur_state[5]),
        .I5(r_pTF_cur_state[6]),
        .O(\rSourceID[2]_i_7_n_0 ));
  FDCE \rSourceID_reg[0] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rSourceID[0]_i_1_n_0 ),
        .Q(\rSourceID_reg_n_0_[0] ));
  FDCE \rSourceID_reg[1] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rSourceID[1]_i_1_n_0 ),
        .Q(data1[0]));
  FDCE \rSourceID_reg[2] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rSourceID[2]_i_2_n_0 ),
        .Q(data1[1]));
  LUT6 #(
    .INIT(64'h00007F55FFFFFFFF)) 
    \rTIM_cur_state[2]_i_2 
       (.I0(rCMDReady_reg_2),
        .I1(\rPO_ChipEnable_reg[15]_1 ),
        .I2(\rPO_ChipEnable_reg[15]_2 ),
        .I3(\rPO_ChipEnable_reg[15]_3 ),
        .I4(\rPO_ChipEnable_reg[15]_4 ),
        .I5(wPBR_Start0__0),
        .O(rCMDReady_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[0]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [0]),
        .O(rWaySelect[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[1]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [1]),
        .O(rWaySelect[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[2]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [2]),
        .O(rWaySelect[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[3]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [3]),
        .O(rWaySelect[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[4]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [4]),
        .O(rWaySelect[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[5]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [5]),
        .O(rWaySelect[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[6]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [6]),
        .O(rWaySelect[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[7]_i_1 
       (.I0(r_gFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [7]),
        .O(rWaySelect[7]));
  FDCE \rWaySelect_reg[0] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[0]),
        .Q(\rWaySelect_reg[7]_0 [0]));
  FDCE \rWaySelect_reg[1] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[1]),
        .Q(\rWaySelect_reg[7]_0 [1]));
  FDCE \rWaySelect_reg[2] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[2]),
        .Q(\rWaySelect_reg[7]_0 [2]));
  FDCE \rWaySelect_reg[3] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[3]),
        .Q(\rWaySelect_reg[7]_0 [3]));
  FDCE \rWaySelect_reg[4] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[4]),
        .Q(\rWaySelect_reg[7]_0 [4]));
  FDCE \rWaySelect_reg[5] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[5]),
        .Q(\rWaySelect_reg[7]_0 [5]));
  FDCE \rWaySelect_reg[6] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[6]),
        .Q(\rWaySelect_reg[7]_0 [6]));
  FDCE \rWaySelect_reg[7] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[7]),
        .Q(\rWaySelect_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hFF00E000E000E000)) 
    \r_gFT_cur_state[10]_i_1 
       (.I0(\r_gFT_cur_state[10]_i_2_n_0 ),
        .I1(\r_gFT_cur_state[10]_i_3_n_0 ),
        .I2(r_gFT_cur_state[10]),
        .I3(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I4(r_gFT_cur_state[9]),
        .I5(wPM_LastStep_PCG_PM),
        .O(r_gFT_nxt_state__0[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \r_gFT_cur_state[10]_i_2 
       (.I0(r_gFT_cur_state[8]),
        .I1(r_gFT_cur_state[9]),
        .I2(r_gFT_cur_state[3]),
        .I3(\r_gFT_cur_state_reg[2]_0 [1]),
        .I4(r_pTF_cur_state[0]),
        .I5(r_pTF_cur_state[7]),
        .O(\r_gFT_cur_state[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \r_gFT_cur_state[10]_i_3 
       (.I0(r_pTF_cur_state[6]),
        .I1(r_pTF_cur_state[5]),
        .I2(\rParameter[31]_i_4_n_0 ),
        .I3(Q),
        .I4(r_pTF_cur_state[2]),
        .I5(\r_pTF_cur_state[7]_i_5_n_0 ),
        .O(\r_gFT_cur_state[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \r_gFT_cur_state[10]_i_4 
       (.I0(\r_gFT_cur_state[10]_i_6_n_0 ),
        .I1(\r_gFT_cur_state[10]_i_7_n_0 ),
        .I2(\r_gFT_cur_state[10]_i_8_n_0 ),
        .I3(\r_gFT_cur_state[10]_i_9_n_0 ),
        .O(\r_gFT_cur_state[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \r_gFT_cur_state[10]_i_6 
       (.I0(r_pTF_cur_state[0]),
        .I1(\r_gFT_cur_state_reg[2]_0 [0]),
        .I2(\r_gFT_cur_state_reg[2]_0 [1]),
        .I3(r_gFT_cur_state[3]),
        .I4(r_gFT_cur_state[4]),
        .O(\r_gFT_cur_state[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \r_gFT_cur_state[10]_i_7 
       (.I0(r_pTF_cur_state[0]),
        .I1(\r_gFT_cur_state_reg[2]_0 [0]),
        .I2(\r_gFT_cur_state_reg[2]_0 [1]),
        .I3(r_gFT_cur_state[3]),
        .I4(r_gFT_cur_state[4]),
        .O(\r_gFT_cur_state[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \r_gFT_cur_state[10]_i_8 
       (.I0(r_gFT_cur_state[5]),
        .I1(r_gFT_cur_state[6]),
        .I2(r_gFT_cur_state[7]),
        .I3(r_gFT_cur_state[8]),
        .I4(r_gFT_cur_state[9]),
        .I5(r_gFT_cur_state[10]),
        .O(\r_gFT_cur_state[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \r_gFT_cur_state[10]_i_9 
       (.I0(r_gFT_cur_state[5]),
        .I1(r_gFT_cur_state[6]),
        .I2(r_gFT_cur_state[7]),
        .I3(r_gFT_cur_state[8]),
        .I4(r_gFT_cur_state[9]),
        .I5(r_gFT_cur_state[10]),
        .O(\r_gFT_cur_state[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    \r_gFT_cur_state[1]_i_1 
       (.I0(\r_pTF_cur_state[1]_i_3_n_0 ),
        .I1(rPM_ReadReady_reg_0),
        .I2(\r_gFT_cur_state_reg[2]_0 [0]),
        .I3(\r_gFT_cur_state[10]_i_4_n_0 ),
        .O(sel0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \r_gFT_cur_state[2]_i_1 
       (.I0(\rPM_NumOfData_reg[1]_1 ),
        .I1(\r_gFT_cur_state_reg[3]_0 ),
        .I2(\r_gFT_cur_state_reg[2]_0 [1]),
        .I3(\r_gFT_cur_state[10]_i_4_n_0 ),
        .O(r_gFT_nxt_state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \r_gFT_cur_state[3]_i_1 
       (.I0(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I1(\r_gFT_cur_state_reg[2]_0 [1]),
        .I2(\r_gFT_cur_state_reg[3]_0 ),
        .O(r_gFT_nxt_state__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \r_gFT_cur_state[4]_i_1 
       (.I0(r_gFT_cur_state[3]),
        .I1(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I2(\rSourceID_reg_n_0_[0] ),
        .O(r_gFT_nxt_state__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \r_gFT_cur_state[5]_i_1 
       (.I0(r_gFT_cur_state[3]),
        .I1(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I2(\rSourceID_reg_n_0_[0] ),
        .O(r_gFT_nxt_state__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFEEE0000)) 
    \r_gFT_cur_state[6]_i_1 
       (.I0(r_gFT_cur_state[4]),
        .I1(r_gFT_cur_state[5]),
        .I2(\r_gFT_cur_state_reg[9]_0 ),
        .I3(r_gFT_cur_state[6]),
        .I4(\r_gFT_cur_state[10]_i_4_n_0 ),
        .O(r_gFT_nxt_state__0[6]));
  LUT6 #(
    .INIT(64'hECFF202000000000)) 
    \r_gFT_cur_state[7]_i_1 
       (.I0(\rPM_PCommand_reg[3]_0 [0]),
        .I1(\rPM_PCommand_reg[1]_2 ),
        .I2(r_gFT_cur_state[6]),
        .I3(\rPM_PCommand_reg[3]_0 [1]),
        .I4(r_gFT_cur_state[7]),
        .I5(\r_gFT_cur_state[10]_i_4_n_0 ),
        .O(r_gFT_nxt_state__0[7]));
  LUT6 #(
    .INIT(64'hF3D0D0D000000000)) 
    \r_gFT_cur_state[8]_i_1 
       (.I0(\rPM_PCommand_reg[3]_0 [0]),
        .I1(\rPM_PCommand_reg[1]_2 ),
        .I2(r_gFT_cur_state[8]),
        .I3(r_gFT_cur_state[7]),
        .I4(\rPM_PCommand_reg[3]_0 [1]),
        .I5(\r_gFT_cur_state[10]_i_4_n_0 ),
        .O(r_gFT_nxt_state__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h2F002200)) 
    \r_gFT_cur_state[9]_i_1 
       (.I0(r_gFT_cur_state[9]),
        .I1(wPM_LastStep_PCG_PM),
        .I2(\r_gFT_cur_state_reg[9]_0 ),
        .I3(\r_gFT_cur_state[10]_i_4_n_0 ),
        .I4(r_gFT_cur_state[8]),
        .O(r_gFT_nxt_state__0[9]));
  (* FSM_ENCODED_STATES = "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000" *) 
  FDCE \r_gFT_cur_state_reg[10] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[10]),
        .Q(r_gFT_cur_state[10]));
  (* FSM_ENCODED_STATES = "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000" *) 
  FDCE \r_gFT_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(sel0),
        .Q(\r_gFT_cur_state_reg[2]_0 [0]));
  (* FSM_ENCODED_STATES = "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000" *) 
  FDCE \r_gFT_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[2]),
        .Q(\r_gFT_cur_state_reg[2]_0 [1]));
  (* FSM_ENCODED_STATES = "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000" *) 
  FDCE \r_gFT_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[3]),
        .Q(r_gFT_cur_state[3]));
  (* FSM_ENCODED_STATES = "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000" *) 
  FDCE \r_gFT_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[4]),
        .Q(r_gFT_cur_state[4]));
  (* FSM_ENCODED_STATES = "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000" *) 
  FDCE \r_gFT_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[5]),
        .Q(r_gFT_cur_state[5]));
  (* FSM_ENCODED_STATES = "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000" *) 
  FDCE \r_gFT_cur_state_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[6]),
        .Q(r_gFT_cur_state[6]));
  (* FSM_ENCODED_STATES = "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000" *) 
  FDCE \r_gFT_cur_state_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[7]),
        .Q(r_gFT_cur_state[7]));
  (* FSM_ENCODED_STATES = "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000" *) 
  FDCE \r_gFT_cur_state_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[8]),
        .Q(r_gFT_cur_state[8]));
  (* FSM_ENCODED_STATES = "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000" *) 
  FDCE \r_gFT_cur_state_reg[9] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_gFT_nxt_state__0[9]),
        .Q(r_gFT_cur_state[9]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \r_pTF_cur_state[1]_i_1 
       (.I0(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I1(\rParameter_reg[0]_0 ),
        .I2(\r_pTF_cur_state[1]_i_3_n_0 ),
        .O(r_pTF_nxt_state__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \r_pTF_cur_state[1]_i_3 
       (.I0(\r_pTF_cur_state[7]_i_2_n_0 ),
        .I1(\r_gFT_cur_state_reg[2]_0 [1]),
        .I2(r_gFT_cur_state[3]),
        .I3(\r_pTF_cur_state[1]_i_4_n_0 ),
        .I4(r_pTF_cur_state[7]),
        .I5(r_pTF_cur_state[0]),
        .O(\r_pTF_cur_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \r_pTF_cur_state[1]_i_4 
       (.I0(r_gFT_cur_state[8]),
        .I1(r_gFT_cur_state[9]),
        .O(\r_pTF_cur_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h4040F040)) 
    \r_pTF_cur_state[2]_i_1 
       (.I0(rPM_ReadReady_reg_0),
        .I1(Q),
        .I2(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I3(r_pTF_cur_state[2]),
        .I4(wPM_ReadValid_PCG_PM),
        .O(r_pTF_nxt_state__0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \r_pTF_cur_state[2]_i_3 
       (.I0(iOpcode[2]),
        .I1(iTargetID),
        .I2(\rSourceID_reg[2]_0 ),
        .I3(iOpcode[0]),
        .I4(iOpcode[1]),
        .I5(\r_pTF_cur_state[2]_i_2 ),
        .O(\iOpcode[5] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \r_pTF_cur_state[3]_i_1 
       (.I0(wPM_ReadValid_PCG_PM),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .O(r_pTF_nxt_state__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \r_pTF_cur_state[4]_i_1 
       (.I0(wPM_ReadValid_PCG_PM),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(r_pTF_cur_state[4]),
        .I3(r_pTF_cur_state[3]),
        .O(r_pTF_nxt_state__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \r_pTF_cur_state[5]_i_1 
       (.I0(wPM_ReadValid_PCG_PM),
        .I1(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I2(r_pTF_cur_state[4]),
        .I3(r_pTF_cur_state[3]),
        .O(r_pTF_nxt_state__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \r_pTF_cur_state[6]_i_1 
       (.I0(r_pTF_cur_state[5]),
        .I1(r_pTF_cur_state[6]),
        .I2(iReadReady),
        .I3(\r_pTF_cur_state[7]_i_4_n_0 ),
        .O(r_pTF_nxt_state__0[6]));
  LUT6 #(
    .INIT(64'hFFF8000088880000)) 
    \r_pTF_cur_state[7]_i_1 
       (.I0(r_pTF_cur_state[6]),
        .I1(iReadReady),
        .I2(\r_pTF_cur_state[7]_i_2_n_0 ),
        .I3(\r_pTF_cur_state[7]_i_3_n_0 ),
        .I4(\r_pTF_cur_state[7]_i_4_n_0 ),
        .I5(r_pTF_cur_state[7]),
        .O(r_pTF_nxt_state__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \r_pTF_cur_state[7]_i_2 
       (.I0(\r_pTF_cur_state[7]_i_5_n_0 ),
        .I1(r_pTF_cur_state[2]),
        .I2(Q),
        .I3(\rParameter[15]_i_3_n_0 ),
        .I4(r_gFT_cur_state[10]),
        .O(\r_pTF_cur_state[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_pTF_cur_state[7]_i_3 
       (.I0(r_pTF_cur_state[0]),
        .I1(\r_gFT_cur_state_reg[2]_0 [1]),
        .I2(r_gFT_cur_state[3]),
        .I3(r_gFT_cur_state[9]),
        .I4(r_gFT_cur_state[8]),
        .O(\r_pTF_cur_state[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \r_pTF_cur_state[7]_i_4 
       (.I0(\r_pTF_cur_state[7]_i_6_n_0 ),
        .I1(\r_pTF_cur_state[7]_i_7_n_0 ),
        .I2(\r_pTF_cur_state[7]_i_8_n_0 ),
        .I3(\r_pTF_cur_state[7]_i_9_n_0 ),
        .O(\r_pTF_cur_state[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_pTF_cur_state[7]_i_5 
       (.I0(r_gFT_cur_state[7]),
        .I1(r_gFT_cur_state[5]),
        .I2(r_gFT_cur_state[4]),
        .I3(r_gFT_cur_state[6]),
        .I4(\r_gFT_cur_state_reg[2]_0 [0]),
        .O(\r_pTF_cur_state[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \r_pTF_cur_state[7]_i_6 
       (.I0(r_pTF_cur_state[0]),
        .I1(Q),
        .I2(r_pTF_cur_state[2]),
        .I3(r_pTF_cur_state[3]),
        .O(\r_pTF_cur_state[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    \r_pTF_cur_state[7]_i_7 
       (.I0(r_pTF_cur_state[0]),
        .I1(Q),
        .I2(r_pTF_cur_state[2]),
        .I3(r_pTF_cur_state[3]),
        .O(\r_pTF_cur_state[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \r_pTF_cur_state[7]_i_8 
       (.I0(r_pTF_cur_state[4]),
        .I1(r_pTF_cur_state[5]),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[7]),
        .O(\r_pTF_cur_state[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    \r_pTF_cur_state[7]_i_9 
       (.I0(r_pTF_cur_state[4]),
        .I1(r_pTF_cur_state[5]),
        .I2(r_pTF_cur_state[6]),
        .I3(r_pTF_cur_state[7]),
        .O(\r_pTF_cur_state[7]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010" *) 
  FDPE \r_pTF_cur_state_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(1'b0),
        .PRE(iReset),
        .Q(r_pTF_cur_state[0]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010" *) 
  FDCE \r_pTF_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[1]),
        .Q(Q));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010" *) 
  FDCE \r_pTF_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[2]),
        .Q(r_pTF_cur_state[2]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010" *) 
  FDCE \r_pTF_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[3]),
        .Q(r_pTF_cur_state[3]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010" *) 
  FDCE \r_pTF_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[4]),
        .Q(r_pTF_cur_state[4]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010" *) 
  FDCE \r_pTF_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[5]),
        .Q(r_pTF_cur_state[5]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010" *) 
  FDCE \r_pTF_cur_state_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[6]),
        .Q(r_pTF_cur_state[6]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010" *) 
  FDCE \r_pTF_cur_state_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[7]),
        .Q(r_pTF_cur_state[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_MNC_readID
   (\FSM_onehot_rCurState_reg[0]_0 ,
    Q,
    iReset_0,
    \FSM_onehot_rCurState_reg[0]_1 ,
    iOpcode_3_sp_1,
    \FSM_onehot_rCurState_reg[1]_0 ,
    rCMDReady_reg,
    \FSM_onehot_rCurState_reg[2]_0 ,
    \FSM_onehot_rCurState_reg[5]_0 ,
    iReset_1,
    iReset_2,
    iReset_3,
    \rPM_NumOfData_reg[4] ,
    iReset_4,
    \rTrfLength_reg[7]_0 ,
    wPM_NumOfData_PCG_PM,
    iReset_5,
    iReset_6,
    iReset_7,
    \FSM_onehot_rCurState_reg[0]_2 ,
    \FSM_onehot_rCurState_reg[0]_3 ,
    \FSM_onehot_rCurState_reg[0]_4 ,
    \FSM_onehot_rCurState_reg[0]_5 ,
    \FSM_onehot_rCurState_reg[0]_6 ,
    \FSM_onehot_rCurState_reg[0]_7 ,
    \FSM_onehot_rCurState_reg[0]_8 ,
    \FSM_onehot_rCurState_reg[0]_9 ,
    \FSM_onehot_rCurState_reg[0]_10 ,
    \FSM_onehot_rCurState_reg[6]_0 ,
    \rTargetWay_reg[7]_0 ,
    iReset,
    \rPCommand_reg[0] ,
    \rNumOfCommand_reg[8] ,
    \rNumOfData[5]_i_2 ,
    wbCMDReadySet,
    wbCMDStartSet,
    wPM_LastStep_PCG_PM,
    \FSM_onehot_rCurState_reg[1]_1 ,
    iOpcode,
    \FSM_onehot_rCurState[1]_i_2__2 ,
    rPM_ONOFF_reg,
    rPM_ONOFF_reg_0,
    rPM_ONOFF_reg_1,
    rPM_ONOFF_reg_2,
    wPBR_Start0__0,
    \rPCommand_reg[6] ,
    wPBRReady,
    \rPCommand_reg[3] ,
    \rPCommand_reg[0]_0 ,
    wMNC_N_init_PM_PCommandOption,
    \rNumOfData[4]_i_2 ,
    \rNumOfData[7]_i_2 ,
    \rNumOfData[7]_i_2_0 ,
    \rNumOfCommand_reg[8]_0 ,
    \rNumOfCommand_reg[8]_1 ,
    \rNumOfCommand_reg[10] ,
    \rNumOfCommand_reg[12] ,
    \rNumOfCommand_reg[14] ,
    \rNumOfCommand_reg[15] ,
    CABuffer_i_2,
    wMNC_N_init_PM_CAData,
    CABuffer_i_1,
    CABuffer_i_1_0,
    CABuffer_i_1_1,
    \FSM_onehot_rCurState_reg[8]_0 ,
    iSystemClock,
    E,
    \rTargetWay_reg[7]_1 ,
    D,
    \rColAddress_reg[15]_0 );
  output \FSM_onehot_rCurState_reg[0]_0 ;
  output [6:0]Q;
  output iReset_0;
  output \FSM_onehot_rCurState_reg[0]_1 ;
  output iOpcode_3_sp_1;
  output \FSM_onehot_rCurState_reg[1]_0 ;
  output rCMDReady_reg;
  output \FSM_onehot_rCurState_reg[2]_0 ;
  output \FSM_onehot_rCurState_reg[5]_0 ;
  output iReset_1;
  output iReset_2;
  output iReset_3;
  output \rPM_NumOfData_reg[4] ;
  output iReset_4;
  output \rTrfLength_reg[7]_0 ;
  output [4:0]wPM_NumOfData_PCG_PM;
  output iReset_5;
  output iReset_6;
  output iReset_7;
  output \FSM_onehot_rCurState_reg[0]_2 ;
  output \FSM_onehot_rCurState_reg[0]_3 ;
  output \FSM_onehot_rCurState_reg[0]_4 ;
  output \FSM_onehot_rCurState_reg[0]_5 ;
  output \FSM_onehot_rCurState_reg[0]_6 ;
  output \FSM_onehot_rCurState_reg[0]_7 ;
  output \FSM_onehot_rCurState_reg[0]_8 ;
  output \FSM_onehot_rCurState_reg[0]_9 ;
  output \FSM_onehot_rCurState_reg[0]_10 ;
  output \FSM_onehot_rCurState_reg[6]_0 ;
  output [7:0]\rTargetWay_reg[7]_0 ;
  input iReset;
  input \rPCommand_reg[0] ;
  input \rNumOfCommand_reg[8] ;
  input \rNumOfData[5]_i_2 ;
  input [1:0]wbCMDReadySet;
  input [0:0]wbCMDStartSet;
  input [2:0]wPM_LastStep_PCG_PM;
  input \FSM_onehot_rCurState_reg[1]_1 ;
  input [3:0]iOpcode;
  input \FSM_onehot_rCurState[1]_i_2__2 ;
  input rPM_ONOFF_reg;
  input [0:0]rPM_ONOFF_reg_0;
  input rPM_ONOFF_reg_1;
  input rPM_ONOFF_reg_2;
  input wPBR_Start0__0;
  input \rPCommand_reg[6] ;
  input wPBRReady;
  input [0:0]\rPCommand_reg[3] ;
  input \rPCommand_reg[0]_0 ;
  input [0:0]wMNC_N_init_PM_PCommandOption;
  input [0:0]\rNumOfData[4]_i_2 ;
  input \rNumOfData[7]_i_2 ;
  input \rNumOfData[7]_i_2_0 ;
  input \rNumOfCommand_reg[8]_0 ;
  input \rNumOfCommand_reg[8]_1 ;
  input \rNumOfCommand_reg[10] ;
  input \rNumOfCommand_reg[12] ;
  input \rNumOfCommand_reg[14] ;
  input \rNumOfCommand_reg[15] ;
  input [7:0]CABuffer_i_2;
  input [0:0]wMNC_N_init_PM_CAData;
  input CABuffer_i_1;
  input CABuffer_i_1_0;
  input CABuffer_i_1_1;
  input [3:0]\FSM_onehot_rCurState_reg[8]_0 ;
  input iSystemClock;
  input [0:0]E;
  input [7:0]\rTargetWay_reg[7]_1 ;
  input [15:0]D;
  input [15:0]\rColAddress_reg[15]_0 ;

  wire CABuffer_i_1;
  wire CABuffer_i_1_0;
  wire CABuffer_i_1_1;
  wire [7:0]CABuffer_i_2;
  wire [15:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rCurState[0]_i_1__2_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_1__2_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_2__2 ;
  wire \FSM_onehot_rCurState[3]_i_1_n_0 ;
  wire \FSM_onehot_rCurState[5]_i_1_n_0 ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[0]_1 ;
  wire \FSM_onehot_rCurState_reg[0]_10 ;
  wire \FSM_onehot_rCurState_reg[0]_2 ;
  wire \FSM_onehot_rCurState_reg[0]_3 ;
  wire \FSM_onehot_rCurState_reg[0]_4 ;
  wire \FSM_onehot_rCurState_reg[0]_5 ;
  wire \FSM_onehot_rCurState_reg[0]_6 ;
  wire \FSM_onehot_rCurState_reg[0]_7 ;
  wire \FSM_onehot_rCurState_reg[0]_8 ;
  wire \FSM_onehot_rCurState_reg[0]_9 ;
  wire \FSM_onehot_rCurState_reg[1]_0 ;
  wire \FSM_onehot_rCurState_reg[1]_1 ;
  wire \FSM_onehot_rCurState_reg[2]_0 ;
  wire \FSM_onehot_rCurState_reg[5]_0 ;
  wire \FSM_onehot_rCurState_reg[6]_0 ;
  wire [3:0]\FSM_onehot_rCurState_reg[8]_0 ;
  wire \FSM_onehot_rCurState_reg_n_0_[3] ;
  wire [6:0]Q;
  wire [3:0]iOpcode;
  wire iOpcode_3_sn_1;
  wire iReset;
  wire iReset_0;
  wire iReset_1;
  wire iReset_2;
  wire iReset_3;
  wire iReset_4;
  wire iReset_5;
  wire iReset_6;
  wire iReset_7;
  wire iSystemClock;
  wire [7:0]in11;
  wire rCMDReady_reg;
  wire [15:0]\rColAddress_reg[15]_0 ;
  wire \rColAddress_reg_n_0_[0] ;
  wire \rColAddress_reg_n_0_[1] ;
  wire \rColAddress_reg_n_0_[2] ;
  wire \rColAddress_reg_n_0_[3] ;
  wire \rColAddress_reg_n_0_[4] ;
  wire \rColAddress_reg_n_0_[5] ;
  wire \rColAddress_reg_n_0_[6] ;
  wire \rColAddress_reg_n_0_[7] ;
  wire \rNumOfCommand_reg[10] ;
  wire \rNumOfCommand_reg[12] ;
  wire \rNumOfCommand_reg[14] ;
  wire \rNumOfCommand_reg[15] ;
  wire \rNumOfCommand_reg[8] ;
  wire \rNumOfCommand_reg[8]_0 ;
  wire \rNumOfCommand_reg[8]_1 ;
  wire [0:0]\rNumOfData[4]_i_2 ;
  wire \rNumOfData[5]_i_2 ;
  wire \rNumOfData[7]_i_2 ;
  wire \rNumOfData[7]_i_2_0 ;
  wire \rPCommand_reg[0] ;
  wire \rPCommand_reg[0]_0 ;
  wire [0:0]\rPCommand_reg[3] ;
  wire \rPCommand_reg[6] ;
  wire \rPM_NumOfData_reg[4] ;
  wire rPM_ONOFF_reg;
  wire [0:0]rPM_ONOFF_reg_0;
  wire rPM_ONOFF_reg_1;
  wire rPM_ONOFF_reg_2;
  wire [7:0]\rTargetWay_reg[7]_0 ;
  wire [7:0]\rTargetWay_reg[7]_1 ;
  wire [15:0]rTrfLength;
  wire \rTrfLength_reg[7]_0 ;
  wire [0:0]wMNC_N_init_PM_CAData;
  wire [0:0]wMNC_N_init_PM_PCommandOption;
  wire [7:0]wMNC_readID_PM_CAData;
  wire wMNC_readID_PM_CASelect;
  wire wPBRReady;
  wire wPBR_Start0__0;
  wire [2:0]wPM_LastStep_PCG_PM;
  wire [4:0]wPM_NumOfData_PCG_PM;
  wire [1:0]wbCMDReadySet;
  wire [0:0]wbCMDStartSet;

  assign iOpcode_3_sp_1 = iOpcode_3_sn_1;
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    CABuffer_i_10
       (.I0(Q[0]),
        .I1(wMNC_readID_PM_CASelect),
        .I2(\rPCommand_reg[0] ),
        .I3(CABuffer_i_1),
        .I4(CABuffer_i_1_0),
        .I5(CABuffer_i_1_1),
        .O(\FSM_onehot_rCurState_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hDD000F00DDFF0FFF)) 
    CABuffer_i_11
       (.I0(wMNC_readID_PM_CAData[7]),
        .I1(Q[0]),
        .I2(CABuffer_i_2[7]),
        .I3(wbCMDReadySet[0]),
        .I4(\rPCommand_reg[0] ),
        .I5(wMNC_N_init_PM_CAData),
        .O(\FSM_onehot_rCurState_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hDD000F00DDFF0FFF)) 
    CABuffer_i_13
       (.I0(wMNC_readID_PM_CAData[6]),
        .I1(Q[0]),
        .I2(CABuffer_i_2[6]),
        .I3(wbCMDReadySet[0]),
        .I4(\rPCommand_reg[0] ),
        .I5(wMNC_N_init_PM_CAData),
        .O(\FSM_onehot_rCurState_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hDD000F00DDFF0FFF)) 
    CABuffer_i_15
       (.I0(wMNC_readID_PM_CAData[5]),
        .I1(Q[0]),
        .I2(CABuffer_i_2[5]),
        .I3(wbCMDReadySet[0]),
        .I4(\rPCommand_reg[0] ),
        .I5(wMNC_N_init_PM_CAData),
        .O(\FSM_onehot_rCurState_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hDD000F00DDFF0FFF)) 
    CABuffer_i_17
       (.I0(wMNC_readID_PM_CAData[4]),
        .I1(Q[0]),
        .I2(CABuffer_i_2[4]),
        .I3(wbCMDReadySet[0]),
        .I4(\rPCommand_reg[0] ),
        .I5(wMNC_N_init_PM_CAData),
        .O(\FSM_onehot_rCurState_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hDD000F00DDFF0FFF)) 
    CABuffer_i_19
       (.I0(wMNC_readID_PM_CAData[3]),
        .I1(Q[0]),
        .I2(CABuffer_i_2[3]),
        .I3(wbCMDReadySet[0]),
        .I4(\rPCommand_reg[0] ),
        .I5(wMNC_N_init_PM_CAData),
        .O(\FSM_onehot_rCurState_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hDD000F00DDFF0FFF)) 
    CABuffer_i_21
       (.I0(wMNC_readID_PM_CAData[2]),
        .I1(Q[0]),
        .I2(CABuffer_i_2[2]),
        .I3(wbCMDReadySet[0]),
        .I4(\rPCommand_reg[0] ),
        .I5(wMNC_N_init_PM_CAData),
        .O(\FSM_onehot_rCurState_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hDD000F00DDFF0FFF)) 
    CABuffer_i_23
       (.I0(wMNC_readID_PM_CAData[1]),
        .I1(Q[0]),
        .I2(CABuffer_i_2[1]),
        .I3(wbCMDReadySet[0]),
        .I4(\rPCommand_reg[0] ),
        .I5(wMNC_N_init_PM_CAData),
        .O(\FSM_onehot_rCurState_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hDD000F00DDFF0FFF)) 
    CABuffer_i_25
       (.I0(wMNC_readID_PM_CAData[0]),
        .I1(Q[0]),
        .I2(CABuffer_i_2[0]),
        .I3(wbCMDReadySet[0]),
        .I4(\rPCommand_reg[0] ),
        .I5(wMNC_N_init_PM_CAData),
        .O(\FSM_onehot_rCurState_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h0000F888)) 
    CABuffer_i_30
       (.I0(wMNC_readID_PM_CASelect),
        .I1(in11[7]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(\rColAddress_reg_n_0_[7] ),
        .I4(iReset),
        .O(wMNC_readID_PM_CAData[7]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    CABuffer_i_33
       (.I0(wMNC_readID_PM_CASelect),
        .I1(in11[6]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(\rColAddress_reg_n_0_[6] ),
        .I4(iReset),
        .O(wMNC_readID_PM_CAData[6]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    CABuffer_i_36
       (.I0(wMNC_readID_PM_CASelect),
        .I1(in11[5]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(\rColAddress_reg_n_0_[5] ),
        .I4(iReset),
        .O(wMNC_readID_PM_CAData[5]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    CABuffer_i_39
       (.I0(wMNC_readID_PM_CASelect),
        .I1(in11[4]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(\rColAddress_reg_n_0_[4] ),
        .I4(iReset),
        .O(wMNC_readID_PM_CAData[4]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    CABuffer_i_42
       (.I0(wMNC_readID_PM_CASelect),
        .I1(in11[3]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(\rColAddress_reg_n_0_[3] ),
        .I4(iReset),
        .O(wMNC_readID_PM_CAData[3]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    CABuffer_i_45
       (.I0(wMNC_readID_PM_CASelect),
        .I1(in11[2]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(\rColAddress_reg_n_0_[2] ),
        .I4(iReset),
        .O(wMNC_readID_PM_CAData[2]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    CABuffer_i_48
       (.I0(wMNC_readID_PM_CASelect),
        .I1(in11[1]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(\rColAddress_reg_n_0_[1] ),
        .I4(iReset),
        .O(wMNC_readID_PM_CAData[1]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    CABuffer_i_51
       (.I0(wMNC_readID_PM_CASelect),
        .I1(in11[0]),
        .I2(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I3(\rColAddress_reg_n_0_[0] ),
        .I4(iReset),
        .O(wMNC_readID_PM_CAData[0]));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[0]_i_1__2 
       (.I0(wbCMDStartSet),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(wPM_LastStep_PCG_PM[0]),
        .O(\FSM_onehot_rCurState[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[1]_i_1__2 
       (.I0(wbCMDStartSet),
        .I1(Q[0]),
        .I2(\FSM_onehot_rCurState_reg[1]_1 ),
        .I3(Q[1]),
        .O(\FSM_onehot_rCurState[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \FSM_onehot_rCurState[1]_i_3__1 
       (.I0(iOpcode[2]),
        .I1(iOpcode[3]),
        .I2(iOpcode[0]),
        .I3(\FSM_onehot_rCurState[1]_i_2__2 ),
        .I4(iOpcode[1]),
        .O(iOpcode_3_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_rCurState[3]_i_1 
       (.I0(Q[2]),
        .I1(wPM_LastStep_PCG_PM[2]),
        .O(\FSM_onehot_rCurState[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_rCurState[5]_i_1 
       (.I0(wMNC_readID_PM_CASelect),
        .I1(wPM_LastStep_PCG_PM[1]),
        .I2(Q[3]),
        .O(\FSM_onehot_rCurState[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[8]_0 [0]),
        .Q(Q[2]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[3]_i_1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .Q(wMNC_readID_PM_CASelect),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[8]_0 [1]),
        .Q(Q[4]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[8]_0 [2]),
        .Q(Q[5]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[8]_0 [3]),
        .Q(Q[6]),
        .R(iReset));
  FDRE \rColAddress_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [0]),
        .Q(\rColAddress_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rColAddress_reg[10] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [10]),
        .Q(in11[2]),
        .R(iReset));
  FDRE \rColAddress_reg[11] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [11]),
        .Q(in11[3]),
        .R(iReset));
  FDRE \rColAddress_reg[12] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [12]),
        .Q(in11[4]),
        .R(iReset));
  FDRE \rColAddress_reg[13] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [13]),
        .Q(in11[5]),
        .R(iReset));
  FDRE \rColAddress_reg[14] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [14]),
        .Q(in11[6]),
        .R(iReset));
  FDRE \rColAddress_reg[15] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [15]),
        .Q(in11[7]),
        .R(iReset));
  FDRE \rColAddress_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [1]),
        .Q(\rColAddress_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rColAddress_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [2]),
        .Q(\rColAddress_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rColAddress_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [3]),
        .Q(\rColAddress_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rColAddress_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [4]),
        .Q(\rColAddress_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rColAddress_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [5]),
        .Q(\rColAddress_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rColAddress_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [6]),
        .Q(\rColAddress_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rColAddress_reg[7] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [7]),
        .Q(\rColAddress_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rColAddress_reg[8] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [8]),
        .Q(in11[0]),
        .R(iReset));
  FDRE \rColAddress_reg[9] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rColAddress_reg[15]_0 [9]),
        .Q(in11[1]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rDQBufferWaddrssA[13]_i_12 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\FSM_onehot_rCurState_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \rLCH_cur_state[2]_i_9 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\rPCommand_reg[0] ),
        .O(\FSM_onehot_rCurState_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000055555444)) 
    \rNumOfCommand[0]_i_5 
       (.I0(iReset),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(rTrfLength[0]),
        .I4(Q[5]),
        .I5(\rNumOfCommand_reg[8] ),
        .O(iReset_1));
  LUT6 #(
    .INIT(64'h0000000055555444)) 
    \rNumOfCommand[1]_i_5 
       (.I0(iReset),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(rTrfLength[1]),
        .I4(Q[5]),
        .I5(\rNumOfCommand_reg[8] ),
        .O(iReset_2));
  LUT6 #(
    .INIT(64'h0000000055555444)) 
    \rNumOfCommand[2]_i_4 
       (.I0(iReset),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(rTrfLength[2]),
        .I4(Q[5]),
        .I5(\rNumOfCommand_reg[8] ),
        .O(iReset_3));
  LUT6 #(
    .INIT(64'h00005540FFFFFFFF)) 
    \rNumOfCommand[3]_i_8 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(rTrfLength[3]),
        .I3(Q[3]),
        .I4(iReset),
        .I5(\rPCommand_reg[0] ),
        .O(\FSM_onehot_rCurState_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \rNumOfData[10]_i_2 
       (.I0(\rNumOfCommand_reg[8]_0 ),
        .I1(iReset),
        .I2(Q[4]),
        .I3(rTrfLength[10]),
        .I4(\rNumOfCommand_reg[8] ),
        .I5(\rNumOfCommand_reg[10] ),
        .O(wPM_NumOfData_PCG_PM[1]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \rNumOfData[11]_i_3 
       (.I0(iReset),
        .I1(Q[4]),
        .I2(rTrfLength[11]),
        .I3(wbCMDReadySet[0]),
        .I4(Q[0]),
        .I5(\rPCommand_reg[0] ),
        .O(iReset_6));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \rNumOfData[12]_i_2 
       (.I0(\rNumOfCommand_reg[8]_0 ),
        .I1(iReset),
        .I2(Q[4]),
        .I3(rTrfLength[12]),
        .I4(\rNumOfCommand_reg[8] ),
        .I5(\rNumOfCommand_reg[12] ),
        .O(wPM_NumOfData_PCG_PM[2]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \rNumOfData[13]_i_3 
       (.I0(iReset),
        .I1(Q[4]),
        .I2(rTrfLength[13]),
        .I3(wbCMDReadySet[0]),
        .I4(Q[0]),
        .I5(\rPCommand_reg[0] ),
        .O(iReset_7));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \rNumOfData[14]_i_2 
       (.I0(\rNumOfCommand_reg[8]_0 ),
        .I1(iReset),
        .I2(Q[4]),
        .I3(rTrfLength[14]),
        .I4(\rNumOfCommand_reg[8] ),
        .I5(\rNumOfCommand_reg[14] ),
        .O(wPM_NumOfData_PCG_PM[3]));
  LUT6 #(
    .INIT(64'h888A888888888888)) 
    \rNumOfData[15]_i_4 
       (.I0(\rNumOfCommand_reg[8]_0 ),
        .I1(\rNumOfCommand_reg[15] ),
        .I2(\rNumOfCommand_reg[8] ),
        .I3(iReset),
        .I4(Q[4]),
        .I5(rTrfLength[15]),
        .O(wPM_NumOfData_PCG_PM[4]));
  LUT6 #(
    .INIT(64'h3535353505353535)) 
    \rNumOfData[4]_i_4 
       (.I0(\rNumOfData[4]_i_2 ),
        .I1(Q[0]),
        .I2(\rPCommand_reg[0] ),
        .I3(rTrfLength[4]),
        .I4(Q[4]),
        .I5(iReset),
        .O(\rPM_NumOfData_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFF0040FFFFFFFF)) 
    \rNumOfData[5]_i_3 
       (.I0(iReset),
        .I1(Q[4]),
        .I2(rTrfLength[5]),
        .I3(\rNumOfCommand_reg[8] ),
        .I4(\rNumOfData[5]_i_2 ),
        .I5(wbCMDReadySet[1]),
        .O(iReset_0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \rNumOfData[6]_i_3 
       (.I0(iReset),
        .I1(Q[4]),
        .I2(rTrfLength[6]),
        .I3(wbCMDReadySet[0]),
        .I4(Q[0]),
        .I5(\rPCommand_reg[0] ),
        .O(iReset_4));
  LUT6 #(
    .INIT(64'hFFF70000FFF7FFF7)) 
    \rNumOfData[7]_i_3 
       (.I0(rTrfLength[7]),
        .I1(Q[4]),
        .I2(iReset),
        .I3(\rNumOfCommand_reg[8] ),
        .I4(\rNumOfData[7]_i_2 ),
        .I5(\rNumOfData[7]_i_2_0 ),
        .O(\rTrfLength_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \rNumOfData[8]_i_2 
       (.I0(\rNumOfCommand_reg[8]_0 ),
        .I1(iReset),
        .I2(Q[4]),
        .I3(rTrfLength[8]),
        .I4(\rNumOfCommand_reg[8] ),
        .I5(\rNumOfCommand_reg[8]_1 ),
        .O(wPM_NumOfData_PCG_PM[0]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \rNumOfData[9]_i_3 
       (.I0(iReset),
        .I1(Q[4]),
        .I2(rTrfLength[9]),
        .I3(wbCMDReadySet[0]),
        .I4(Q[0]),
        .I5(\rPCommand_reg[0] ),
        .O(iReset_5));
  LUT6 #(
    .INIT(64'h8AAAFFFFFFFFFFFF)) 
    \rPBR_cur_state[2]_i_2 
       (.I0(rCMDReady_reg),
        .I1(rPM_ONOFF_reg),
        .I2(rPM_ONOFF_reg_0),
        .I3(rPM_ONOFF_reg_1),
        .I4(rPM_ONOFF_reg_2),
        .I5(wPBR_Start0__0),
        .O(\FSM_onehot_rCurState_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hE0EFFFFFE0EF0000)) 
    \rPCommand[0]_i_5 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(\rPCommand_reg[0] ),
        .I3(\rPCommand_reg[0]_0 ),
        .I4(wbCMDReadySet[0]),
        .I5(wMNC_N_init_PM_PCommandOption),
        .O(\FSM_onehot_rCurState_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h20202020F0000000)) 
    \rPCommand[3]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wbCMDReadySet[0]),
        .I3(wPBRReady),
        .I4(\rPCommand_reg[3] ),
        .I5(\rPCommand_reg[0] ),
        .O(\FSM_onehot_rCurState_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFD5DFDFD)) 
    \rPCommand[6]_i_4 
       (.I0(wbCMDReadySet[0]),
        .I1(\rPCommand_reg[6] ),
        .I2(\rPCommand_reg[0] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(rCMDReady_reg));
  FDRE \rTargetWay_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [0]),
        .Q(\rTargetWay_reg[7]_0 [0]),
        .R(iReset));
  FDRE \rTargetWay_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [1]),
        .Q(\rTargetWay_reg[7]_0 [1]),
        .R(iReset));
  FDRE \rTargetWay_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [2]),
        .Q(\rTargetWay_reg[7]_0 [2]),
        .R(iReset));
  FDRE \rTargetWay_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [3]),
        .Q(\rTargetWay_reg[7]_0 [3]),
        .R(iReset));
  FDRE \rTargetWay_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [4]),
        .Q(\rTargetWay_reg[7]_0 [4]),
        .R(iReset));
  FDRE \rTargetWay_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [5]),
        .Q(\rTargetWay_reg[7]_0 [5]),
        .R(iReset));
  FDRE \rTargetWay_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [6]),
        .Q(\rTargetWay_reg[7]_0 [6]),
        .R(iReset));
  FDRE \rTargetWay_reg[7] 
       (.C(iSystemClock),
        .CE(E),
        .D(\rTargetWay_reg[7]_1 [7]),
        .Q(\rTargetWay_reg[7]_0 [7]),
        .R(iReset));
  FDRE \rTrfLength_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[0]),
        .Q(rTrfLength[0]),
        .R(iReset));
  FDRE \rTrfLength_reg[10] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[10]),
        .Q(rTrfLength[10]),
        .R(iReset));
  FDRE \rTrfLength_reg[11] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[11]),
        .Q(rTrfLength[11]),
        .R(iReset));
  FDRE \rTrfLength_reg[12] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[12]),
        .Q(rTrfLength[12]),
        .R(iReset));
  FDRE \rTrfLength_reg[13] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[13]),
        .Q(rTrfLength[13]),
        .R(iReset));
  FDRE \rTrfLength_reg[14] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[14]),
        .Q(rTrfLength[14]),
        .R(iReset));
  FDRE \rTrfLength_reg[15] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[15]),
        .Q(rTrfLength[15]),
        .R(iReset));
  FDRE \rTrfLength_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[1]),
        .Q(rTrfLength[1]),
        .R(iReset));
  FDRE \rTrfLength_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[2]),
        .Q(rTrfLength[2]),
        .R(iReset));
  FDRE \rTrfLength_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[3]),
        .Q(rTrfLength[3]),
        .R(iReset));
  FDRE \rTrfLength_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[4]),
        .Q(rTrfLength[4]),
        .R(iReset));
  FDRE \rTrfLength_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[5]),
        .Q(rTrfLength[5]),
        .R(iReset));
  FDRE \rTrfLength_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[6]),
        .Q(rTrfLength[6]),
        .R(iReset));
  FDRE \rTrfLength_reg[7] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[7]),
        .Q(rTrfLength[7]),
        .R(iReset));
  FDRE \rTrfLength_reg[8] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[8]),
        .Q(rTrfLength[8]),
        .R(iReset));
  FDRE \rTrfLength_reg[9] 
       (.C(iSystemClock),
        .CE(E),
        .D(D[9]),
        .Q(rTrfLength[9]),
        .R(iReset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_MNC_readST
   (rCMDReady_reg_0,
    rCMDReady_reg_1,
    \rPM_PCommandOption_reg[0]_0 ,
    rCMDReady_reg_2,
    rCMDReady_reg_3,
    rNANDPOE_reg,
    \r_rST_cur_state_reg[10]_0 ,
    iOpcode_3_sp_1,
    \rPM_PCommand_reg[6]_0 ,
    \FSM_onehot_rCurState_reg[8] ,
    rCMDReady_reg_4,
    rCMDReady_reg_5,
    \rPM_NumOfData_reg[0]_0 ,
    \rPM_NumOfData_reg[4]_0 ,
    wPM_NumOfData_PCG_PM,
    rCMDReady_reg_6,
    \rWaySelect_reg[7]_0 ,
    \rPM_CAData_reg[7]_0 ,
    iSystemClock,
    iReset,
    wbCMDReadySet,
    Q,
    \rPO_ReadEnable[3]_i_3 ,
    iOpcode,
    rMultiPlane_reg,
    wbCMDStartSet,
    wPM_LastStep_PCG_PM,
    \rWaySelect_reg[7]_1 ,
    \rPM_PCommand_reg[3]_0 ,
    wCMDValid_bCMD,
    \rReadStatusOption_reg[0]_0 ,
    iTargetID,
    \rPM_PCommand_reg[3]_1 ,
    wPBRReady,
    \rPM_PCommand_reg[1]_0 ,
    \rPM_PCommandOption[2]_i_3_0 ,
    \rPM_PCommand_reg[1]_1 ,
    \rPM_PCommandOption_reg[0]_1 ,
    \r_rST_cur_state_reg[11]_0 ,
    \rMNG_cur_state[3]_i_2 ,
    \rMNG_cur_state[3]_i_2_0 ,
    rRECDone_i_6,
    rRECDone_i_6_0,
    rRECDone_i_6_1,
    \rNumOfCommand[0]_i_2 ,
    \rNumOfCommand[0]_i_2_0 ,
    \rNumOfCommand[0]_i_2_1 ,
    \rNumOfCommand_reg[3] ,
    \rNumOfCommand_reg[3]_0 ,
    CABuffer_i_10,
    CABuffer_i_10_0,
    iSourceID,
    \rRowAddress_reg[23]_0 );
  output rCMDReady_reg_0;
  output rCMDReady_reg_1;
  output [0:0]\rPM_PCommandOption_reg[0]_0 ;
  output rCMDReady_reg_2;
  output rCMDReady_reg_3;
  output [2:0]rNANDPOE_reg;
  output [0:0]\r_rST_cur_state_reg[10]_0 ;
  output iOpcode_3_sp_1;
  output [3:0]\rPM_PCommand_reg[6]_0 ;
  output \FSM_onehot_rCurState_reg[8] ;
  output rCMDReady_reg_4;
  output rCMDReady_reg_5;
  output \rPM_NumOfData_reg[0]_0 ;
  output [1:0]\rPM_NumOfData_reg[4]_0 ;
  output [0:0]wPM_NumOfData_PCG_PM;
  output rCMDReady_reg_6;
  output [7:0]\rWaySelect_reg[7]_0 ;
  output [7:0]\rPM_CAData_reg[7]_0 ;
  input iSystemClock;
  input iReset;
  input [1:0]wbCMDReadySet;
  input [3:0]Q;
  input \rPO_ReadEnable[3]_i_3 ;
  input [5:0]iOpcode;
  input rMultiPlane_reg;
  input [0:0]wbCMDStartSet;
  input [3:0]wPM_LastStep_PCG_PM;
  input [7:0]\rWaySelect_reg[7]_1 ;
  input \rPM_PCommand_reg[3]_0 ;
  input wCMDValid_bCMD;
  input \rReadStatusOption_reg[0]_0 ;
  input [0:0]iTargetID;
  input \rPM_PCommand_reg[3]_1 ;
  input wPBRReady;
  input \rPM_PCommand_reg[1]_0 ;
  input \rPM_PCommandOption[2]_i_3_0 ;
  input \rPM_PCommand_reg[1]_1 ;
  input \rPM_PCommandOption_reg[0]_1 ;
  input \r_rST_cur_state_reg[11]_0 ;
  input \rMNG_cur_state[3]_i_2 ;
  input \rMNG_cur_state[3]_i_2_0 ;
  input rRECDone_i_6;
  input rRECDone_i_6_0;
  input rRECDone_i_6_1;
  input \rNumOfCommand[0]_i_2 ;
  input \rNumOfCommand[0]_i_2_0 ;
  input \rNumOfCommand[0]_i_2_1 ;
  input \rNumOfCommand_reg[3] ;
  input \rNumOfCommand_reg[3]_0 ;
  input CABuffer_i_10;
  input [0:0]CABuffer_i_10_0;
  input [1:0]iSourceID;
  input [23:0]\rRowAddress_reg[23]_0 ;

  wire CABuffer_i_10;
  wire [0:0]CABuffer_i_10_0;
  wire \FSM_onehot_rCurState_reg[8] ;
  wire [3:0]Q;
  wire [7:0]data2;
  wire [7:0]data3;
  wire [5:0]iOpcode;
  wire iOpcode_3_sn_1;
  wire iReset;
  wire [1:0]iSourceID;
  wire iSystemClock;
  wire [0:0]iTargetID;
  wire rCMDReady;
  wire rCMDReady_reg_0;
  wire rCMDReady_reg_1;
  wire rCMDReady_reg_2;
  wire rCMDReady_reg_3;
  wire rCMDReady_reg_4;
  wire rCMDReady_reg_5;
  wire rCMDReady_reg_6;
  wire \rMNG_cur_state[3]_i_10_n_0 ;
  wire \rMNG_cur_state[3]_i_11_n_0 ;
  wire \rMNG_cur_state[3]_i_13_n_0 ;
  wire \rMNG_cur_state[3]_i_2 ;
  wire \rMNG_cur_state[3]_i_2_0 ;
  wire rMultiPlane_reg;
  wire [2:0]rNANDPOE_reg;
  wire \rNumOfCommand[0]_i_2 ;
  wire \rNumOfCommand[0]_i_2_0 ;
  wire \rNumOfCommand[0]_i_2_1 ;
  wire \rNumOfCommand[0]_i_6_n_0 ;
  wire \rNumOfCommand_reg[3] ;
  wire \rNumOfCommand_reg[3]_0 ;
  wire [7:0]rPM_CAData;
  wire \rPM_CAData[0]_i_2_n_0 ;
  wire \rPM_CAData[1]_i_2__0_n_0 ;
  wire \rPM_CAData[3]_i_2_n_0 ;
  wire \rPM_CAData[3]_i_3_n_0 ;
  wire \rPM_CAData[4]_i_2_n_0 ;
  wire \rPM_CAData[5]_i_2_n_0 ;
  wire \rPM_CAData[6]_i_2_n_0 ;
  wire [7:0]\rPM_CAData_reg[7]_0 ;
  wire rPM_CASelect;
  wire [1:0]rPM_NumOfData;
  wire \rPM_NumOfData_reg[0]_0 ;
  wire [1:0]\rPM_NumOfData_reg[4]_0 ;
  wire [0:0]rPM_PCommand;
  wire \rPM_PCommandOption[0]_i_1_n_0 ;
  wire \rPM_PCommandOption[2]_i_11_n_0 ;
  wire \rPM_PCommandOption[2]_i_1_n_0 ;
  wire \rPM_PCommandOption[2]_i_2_n_0 ;
  wire \rPM_PCommandOption[2]_i_3_0 ;
  wire \rPM_PCommandOption[2]_i_3_n_0 ;
  wire \rPM_PCommandOption[2]_i_4_n_0 ;
  wire \rPM_PCommandOption[2]_i_5_n_0 ;
  wire \rPM_PCommandOption[2]_i_6_n_0 ;
  wire \rPM_PCommandOption[2]_i_7_n_0 ;
  wire \rPM_PCommandOption[2]_i_8_n_0 ;
  wire \rPM_PCommandOption[2]_i_9_n_0 ;
  wire [0:0]\rPM_PCommandOption_reg[0]_0 ;
  wire \rPM_PCommandOption_reg[0]_1 ;
  wire \rPM_PCommand[6]_i_2_n_0 ;
  wire \rPM_PCommand[6]_i_3_n_0 ;
  wire \rPM_PCommand[6]_i_4_n_0 ;
  wire \rPM_PCommand[6]_i_5_n_0 ;
  wire \rPM_PCommand[6]_i_6_n_0 ;
  wire \rPM_PCommand_reg[1]_0 ;
  wire \rPM_PCommand_reg[1]_1 ;
  wire \rPM_PCommand_reg[3]_0 ;
  wire \rPM_PCommand_reg[3]_1 ;
  wire [3:0]\rPM_PCommand_reg[6]_0 ;
  wire \rPO_ReadEnable[3]_i_3 ;
  wire rRECDone_i_6;
  wire rRECDone_i_6_0;
  wire rRECDone_i_6_1;
  wire [1:0]rReadStatusOption;
  wire \rReadStatusOption_reg[0]_0 ;
  wire [23:0]\rRowAddress_reg[23]_0 ;
  wire \rRowAddress_reg_n_0_[0] ;
  wire \rRowAddress_reg_n_0_[1] ;
  wire \rRowAddress_reg_n_0_[2] ;
  wire \rRowAddress_reg_n_0_[3] ;
  wire \rRowAddress_reg_n_0_[4] ;
  wire \rRowAddress_reg_n_0_[5] ;
  wire \rRowAddress_reg_n_0_[6] ;
  wire \rRowAddress_reg_n_0_[7] ;
  wire [7:7]rWaySelect;
  wire \rWaySelect[0]_i_1__1_n_0 ;
  wire \rWaySelect[1]_i_1__1_n_0 ;
  wire \rWaySelect[2]_i_1__1_n_0 ;
  wire \rWaySelect[3]_i_1__1_n_0 ;
  wire \rWaySelect[4]_i_1__1_n_0 ;
  wire \rWaySelect[5]_i_1__1_n_0 ;
  wire \rWaySelect[6]_i_1__1_n_0 ;
  wire \rWaySelect[7]_i_2__0_n_0 ;
  wire \rWaySelect[7]_i_3__0_n_0 ;
  wire \rWaySelect[7]_i_4_n_0 ;
  wire \rWaySelect[7]_i_5_n_0 ;
  wire \rWaySelect[7]_i_6_n_0 ;
  wire [7:0]\rWaySelect_reg[7]_0 ;
  wire [7:0]\rWaySelect_reg[7]_1 ;
  wire [11:0]r_rST_cur_state;
  wire \r_rST_cur_state[11]_i_10_n_0 ;
  wire \r_rST_cur_state[11]_i_11_n_0 ;
  wire \r_rST_cur_state[11]_i_12_n_0 ;
  wire \r_rST_cur_state[11]_i_4_n_0 ;
  wire \r_rST_cur_state[11]_i_9_n_0 ;
  wire \r_rST_cur_state[8]_i_2_n_0 ;
  wire [0:0]\r_rST_cur_state_reg[10]_0 ;
  wire \r_rST_cur_state_reg[11]_0 ;
  wire [11:1]r_rST_nxt_state__0;
  wire wCMDValid_bCMD;
  wire wMNC_readST_PM_CASelect;
  wire [3:0]wMNC_readST_PM_NumOfData;
  wire [2:2]wMNC_readST_PM_PCommandOption;
  wire wPBRReady;
  wire [3:0]wPM_LastStep_PCG_PM;
  wire [0:0]wPM_NumOfData_PCG_PM;
  wire [1:0]wbCMDReadySet;
  wire [0:0]wbCMDStartSet;

  assign iOpcode_3_sp_1 = iOpcode_3_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    CABuffer_i_29
       (.I0(wbCMDReadySet[0]),
        .I1(CABuffer_i_10),
        .I2(CABuffer_i_10_0),
        .I3(wMNC_readST_PM_CASelect),
        .I4(rCMDReady_reg_0),
        .O(rCMDReady_reg_6));
  FDCE rCMDReady_reg
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[1]),
        .Q(rCMDReady_reg_0));
  LUT6 #(
    .INIT(64'h00000000FFFF4777)) 
    \rDQBufferWaddrssA[13]_i_9 
       (.I0(rRECDone_i_6),
        .I1(rCMDReady_reg_0),
        .I2(wPBRReady),
        .I3(\rPM_PCommand_reg[6]_0 [1]),
        .I4(rRECDone_i_6_0),
        .I5(rRECDone_i_6_1),
        .O(rCMDReady_reg_4));
  LUT4 #(
    .INIT(16'h0001)) 
    \rMNG_cur_state[3]_i_10 
       (.I0(\r_rST_cur_state_reg[10]_0 ),
        .I1(r_rST_cur_state[9]),
        .I2(r_rST_cur_state[8]),
        .I3(r_rST_cur_state[7]),
        .O(\rMNG_cur_state[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \rMNG_cur_state[3]_i_11 
       (.I0(r_rST_cur_state[0]),
        .I1(r_rST_cur_state[1]),
        .I2(r_rST_cur_state[2]),
        .I3(\rMNG_cur_state[3]_i_13_n_0 ),
        .O(\rMNG_cur_state[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rMNG_cur_state[3]_i_13 
       (.I0(r_rST_cur_state[6]),
        .I1(r_rST_cur_state[5]),
        .I2(r_rST_cur_state[4]),
        .I3(r_rST_cur_state[3]),
        .O(\rMNG_cur_state[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00E000A000A000A0)) 
    \rMNG_cur_state[3]_i_7 
       (.I0(Q[3]),
        .I1(\rMNG_cur_state[3]_i_10_n_0 ),
        .I2(\rMNG_cur_state[3]_i_2 ),
        .I3(\rMNG_cur_state[3]_i_2_0 ),
        .I4(r_rST_cur_state[11]),
        .I5(\rMNG_cur_state[3]_i_11_n_0 ),
        .O(\FSM_onehot_rCurState_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000008080008)) 
    \rNumOfCommand[0]_i_3 
       (.I0(\rNumOfCommand[0]_i_2 ),
        .I1(\rPO_ReadEnable[3]_i_3 ),
        .I2(\rNumOfCommand[0]_i_2_0 ),
        .I3(wMNC_readST_PM_NumOfData[0]),
        .I4(\rNumOfCommand[0]_i_6_n_0 ),
        .I5(\rNumOfCommand[0]_i_2_1 ),
        .O(\rPM_NumOfData_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rNumOfCommand[0]_i_6 
       (.I0(rCMDReady_reg_0),
        .I1(wbCMDReadySet[0]),
        .O(\rNumOfCommand[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0B030B030B030303)) 
    \rNumOfCommand[3]_i_3 
       (.I0(\rNumOfCommand_reg[3] ),
        .I1(wbCMDReadySet[1]),
        .I2(\rNumOfCommand_reg[3]_0 ),
        .I3(wbCMDReadySet[0]),
        .I4(wMNC_readST_PM_NumOfData[3]),
        .I5(rCMDReady_reg_0),
        .O(wPM_NumOfData_PCG_PM));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \rNumOfData[15]_i_6 
       (.I0(rCMDReady_reg_0),
        .I1(Q[0]),
        .I2(wbCMDReadySet[0]),
        .O(rCMDReady_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rOpcode[0]_i_1 
       (.I0(iOpcode[0]),
        .I1(rMultiPlane_reg),
        .O(rNANDPOE_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rOpcode[1]_i_1 
       (.I0(rMultiPlane_reg),
        .I1(iOpcode[1]),
        .O(rNANDPOE_reg[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \rOpcode[2]_i_1 
       (.I0(rMultiPlane_reg),
        .I1(iOpcode[2]),
        .O(rNANDPOE_reg[2]));
  LUT6 #(
    .INIT(64'hFF7F557FFF7FFF7F)) 
    \rPCommand[1]_i_2 
       (.I0(wbCMDReadySet[0]),
        .I1(\rPM_PCommand_reg[6]_0 [1]),
        .I2(wPBRReady),
        .I3(rCMDReady_reg_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(rCMDReady_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \rPCommand[6]_i_3 
       (.I0(rCMDReady_reg_0),
        .I1(Q[0]),
        .I2(wbCMDReadySet[0]),
        .O(rCMDReady_reg_3));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    \rPM_CAData[0]_i_1__0 
       (.I0(\rRowAddress_reg_n_0_[0] ),
        .I1(r_rST_nxt_state__0[5]),
        .I2(r_rST_nxt_state__0[4]),
        .I3(rReadStatusOption[1]),
        .I4(\rPM_CAData[0]_i_2_n_0 ),
        .O(rPM_CAData[0]));
  LUT6 #(
    .INIT(64'h2030200020002000)) 
    \rPM_CAData[0]_i_2 
       (.I0(data2[0]),
        .I1(\rPM_CAData[3]_i_3_n_0 ),
        .I2(\r_rST_cur_state[11]_i_4_n_0 ),
        .I3(r_rST_cur_state[5]),
        .I4(r_rST_cur_state[6]),
        .I5(data3[0]),
        .O(\rPM_CAData[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8080808)) 
    \rPM_CAData[1]_i_1__0 
       (.I0(\rRowAddress_reg_n_0_[1] ),
        .I1(r_rST_nxt_state__0[5]),
        .I2(r_rST_nxt_state__0[4]),
        .I3(rReadStatusOption[1]),
        .I4(rReadStatusOption[0]),
        .I5(\rPM_CAData[1]_i_2__0_n_0 ),
        .O(rPM_CAData[1]));
  LUT6 #(
    .INIT(64'h2030200020002000)) 
    \rPM_CAData[1]_i_2__0 
       (.I0(data2[1]),
        .I1(\rPM_CAData[3]_i_3_n_0 ),
        .I2(\r_rST_cur_state[11]_i_4_n_0 ),
        .I3(r_rST_cur_state[5]),
        .I4(r_rST_cur_state[6]),
        .I5(data3[1]),
        .O(\rPM_CAData[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rPM_CAData[2]_i_1__0 
       (.I0(r_rST_nxt_state__0[7]),
        .I1(r_rST_nxt_state__0[6]),
        .I2(data3[2]),
        .I3(data2[2]),
        .I4(r_rST_nxt_state__0[5]),
        .I5(\rRowAddress_reg_n_0_[2] ),
        .O(rPM_CAData[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808F808)) 
    \rPM_CAData[3]_i_1__0 
       (.I0(\rRowAddress_reg_n_0_[3] ),
        .I1(r_rST_nxt_state__0[5]),
        .I2(r_rST_nxt_state__0[4]),
        .I3(rReadStatusOption[0]),
        .I4(rReadStatusOption[1]),
        .I5(\rPM_CAData[3]_i_2_n_0 ),
        .O(rPM_CAData[3]));
  LUT6 #(
    .INIT(64'h2030200020002000)) 
    \rPM_CAData[3]_i_2 
       (.I0(data2[3]),
        .I1(\rPM_CAData[3]_i_3_n_0 ),
        .I2(\r_rST_cur_state[11]_i_4_n_0 ),
        .I3(r_rST_cur_state[5]),
        .I4(r_rST_cur_state[6]),
        .I5(data3[3]),
        .O(\rPM_CAData[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \rPM_CAData[3]_i_3 
       (.I0(r_rST_nxt_state__0[5]),
        .I1(wPBRReady),
        .I2(\rPM_PCommand_reg[6]_0 [2]),
        .I3(wPM_LastStep_PCG_PM[3]),
        .I4(\r_rST_cur_state[11]_i_4_n_0 ),
        .I5(r_rST_cur_state[3]),
        .O(\rPM_CAData[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAA4000)) 
    \rPM_CAData[4]_i_1__0 
       (.I0(r_rST_nxt_state__0[5]),
        .I1(\r_rST_cur_state[11]_i_4_n_0 ),
        .I2(r_rST_cur_state[5]),
        .I3(data2[4]),
        .I4(\rRowAddress_reg_n_0_[4] ),
        .I5(\rPM_CAData[4]_i_2_n_0 ),
        .O(rPM_CAData[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \rPM_CAData[4]_i_2 
       (.I0(data3[4]),
        .I1(\r_rST_cur_state[11]_i_4_n_0 ),
        .I2(r_rST_cur_state[5]),
        .I3(r_rST_cur_state[6]),
        .I4(r_rST_nxt_state__0[5]),
        .I5(r_rST_nxt_state__0[4]),
        .O(\rPM_CAData[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAA4000)) 
    \rPM_CAData[5]_i_1__0 
       (.I0(r_rST_nxt_state__0[5]),
        .I1(\r_rST_cur_state[11]_i_4_n_0 ),
        .I2(r_rST_cur_state[5]),
        .I3(data2[5]),
        .I4(\rRowAddress_reg_n_0_[5] ),
        .I5(\rPM_CAData[5]_i_2_n_0 ),
        .O(rPM_CAData[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \rPM_CAData[5]_i_2 
       (.I0(data3[5]),
        .I1(\r_rST_cur_state[11]_i_4_n_0 ),
        .I2(r_rST_cur_state[5]),
        .I3(r_rST_cur_state[6]),
        .I4(r_rST_nxt_state__0[5]),
        .I5(r_rST_nxt_state__0[4]),
        .O(\rPM_CAData[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAA4000)) 
    \rPM_CAData[6]_i_1__0 
       (.I0(r_rST_nxt_state__0[5]),
        .I1(\r_rST_cur_state[11]_i_4_n_0 ),
        .I2(r_rST_cur_state[5]),
        .I3(data2[6]),
        .I4(\rRowAddress_reg_n_0_[6] ),
        .I5(\rPM_CAData[6]_i_2_n_0 ),
        .O(rPM_CAData[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \rPM_CAData[6]_i_2 
       (.I0(data3[6]),
        .I1(\r_rST_cur_state[11]_i_4_n_0 ),
        .I2(r_rST_cur_state[5]),
        .I3(r_rST_cur_state[6]),
        .I4(r_rST_nxt_state__0[5]),
        .I5(r_rST_nxt_state__0[4]),
        .O(\rPM_CAData[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \rPM_CAData[7]_i_1__0 
       (.I0(r_rST_nxt_state__0[7]),
        .I1(r_rST_nxt_state__0[6]),
        .I2(data3[7]),
        .I3(data2[7]),
        .I4(r_rST_nxt_state__0[5]),
        .I5(\rRowAddress_reg_n_0_[7] ),
        .O(rPM_CAData[7]));
  FDCE \rPM_CAData_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[0]),
        .Q(\rPM_CAData_reg[7]_0 [0]));
  FDCE \rPM_CAData_reg[1] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[1]),
        .Q(\rPM_CAData_reg[7]_0 [1]));
  FDCE \rPM_CAData_reg[2] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[2]),
        .Q(\rPM_CAData_reg[7]_0 [2]));
  FDCE \rPM_CAData_reg[3] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[3]),
        .Q(\rPM_CAData_reg[7]_0 [3]));
  FDCE \rPM_CAData_reg[4] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[4]),
        .Q(\rPM_CAData_reg[7]_0 [4]));
  FDCE \rPM_CAData_reg[5] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[5]),
        .Q(\rPM_CAData_reg[7]_0 [5]));
  FDCE \rPM_CAData_reg[6] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[6]),
        .Q(\rPM_CAData_reg[7]_0 [6]));
  FDCE \rPM_CAData_reg[7] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[7]),
        .Q(\rPM_CAData_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFF0800000000)) 
    rPM_CASelect_i_1__0
       (.I0(r_rST_cur_state[4]),
        .I1(rReadStatusOption[0]),
        .I2(rReadStatusOption[1]),
        .I3(r_rST_cur_state[6]),
        .I4(r_rST_cur_state[5]),
        .I5(\r_rST_cur_state[11]_i_4_n_0 ),
        .O(rPM_CASelect));
  FDCE rPM_CASelect_reg
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CASelect),
        .Q(wMNC_readST_PM_CASelect));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rPM_NumOfData[0]_i_1__0 
       (.I0(r_rST_nxt_state__0[3]),
        .I1(rReadStatusOption[0]),
        .I2(rReadStatusOption[1]),
        .O(rPM_NumOfData[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \rPM_NumOfData[1]_i_1__0 
       (.I0(rReadStatusOption[1]),
        .I1(rReadStatusOption[0]),
        .I2(r_rST_nxt_state__0[3]),
        .I3(r_rST_nxt_state__0[10]),
        .O(rPM_NumOfData[1]));
  FDCE \rPM_NumOfData_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_NumOfData[0]),
        .Q(wMNC_readST_PM_NumOfData[0]));
  FDCE \rPM_NumOfData_reg[1] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_NumOfData[1]),
        .Q(\rPM_NumOfData_reg[4]_0 [0]));
  FDCE \rPM_NumOfData_reg[3] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[10]),
        .Q(wMNC_readST_PM_NumOfData[3]));
  FDCE \rPM_NumOfData_reg[4] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[8]),
        .Q(\rPM_NumOfData_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hFFBABABAAAAAAAAA)) 
    \rPM_PCommandOption[0]_i_1 
       (.I0(r_rST_nxt_state__0[8]),
        .I1(\rPM_PCommandOption_reg[0]_1 ),
        .I2(r_rST_cur_state[8]),
        .I3(r_rST_cur_state[9]),
        .I4(\rPM_PCommand_reg[1]_0 ),
        .I5(\r_rST_cur_state[11]_i_4_n_0 ),
        .O(\rPM_PCommandOption[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEFFAAAA0200)) 
    \rPM_PCommandOption[2]_i_1 
       (.I0(r_rST_nxt_state__0[10]),
        .I1(r_rST_nxt_state__0[6]),
        .I2(\rPM_PCommand[6]_i_5_n_0 ),
        .I3(\rPM_PCommandOption[2]_i_2_n_0 ),
        .I4(\rPM_PCommandOption[2]_i_3_n_0 ),
        .I5(wMNC_readST_PM_PCommandOption),
        .O(\rPM_PCommandOption[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \rPM_PCommandOption[2]_i_11 
       (.I0(r_rST_cur_state[8]),
        .I1(wPM_LastStep_PCG_PM[2]),
        .I2(\rPM_PCommand_reg[6]_0 [0]),
        .I3(wPBRReady),
        .O(\rPM_PCommandOption[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010116)) 
    \rPM_PCommandOption[2]_i_2 
       (.I0(r_rST_nxt_state__0[2]),
        .I1(r_rST_nxt_state__0[3]),
        .I2(r_rST_nxt_state__0[5]),
        .I3(r_rST_nxt_state__0[4]),
        .I4(r_rST_nxt_state__0[1]),
        .I5(r_rST_nxt_state__0[11]),
        .O(\rPM_PCommandOption[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004000004440440)) 
    \rPM_PCommandOption[2]_i_3 
       (.I0(r_rST_nxt_state__0[1]),
        .I1(\rPM_PCommandOption[2]_i_4_n_0 ),
        .I2(r_rST_nxt_state__0[7]),
        .I3(r_rST_nxt_state__0[6]),
        .I4(\rPM_PCommandOption[2]_i_5_n_0 ),
        .I5(\rPM_PCommandOption[2]_i_6_n_0 ),
        .O(\rPM_PCommandOption[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000F010F)) 
    \rPM_PCommandOption[2]_i_4 
       (.I0(\rPM_PCommandOption[2]_i_7_n_0 ),
        .I1(\rPM_PCommandOption[2]_i_8_n_0 ),
        .I2(r_rST_nxt_state__0[11]),
        .I3(\r_rST_cur_state[11]_i_4_n_0 ),
        .I4(\rPM_PCommandOption[2]_i_9_n_0 ),
        .I5(\rPM_CAData[3]_i_3_n_0 ),
        .O(\rPM_PCommandOption[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555500A255772A88)) 
    \rPM_PCommandOption[2]_i_5 
       (.I0(\r_rST_cur_state[11]_i_4_n_0 ),
        .I1(r_rST_cur_state[9]),
        .I2(\rPM_PCommand_reg[1]_0 ),
        .I3(\rPM_PCommandOption[2]_i_3_0 ),
        .I4(r_rST_nxt_state__0[8]),
        .I5(\rPM_PCommandOption[2]_i_11_n_0 ),
        .O(\rPM_PCommandOption[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFECCCC)) 
    \rPM_PCommandOption[2]_i_6 
       (.I0(\rPM_PCommandOption[2]_i_11_n_0 ),
        .I1(r_rST_nxt_state__0[8]),
        .I2(\rPM_PCommandOption[2]_i_3_0 ),
        .I3(r_rST_cur_state[9]),
        .I4(\r_rST_cur_state[11]_i_4_n_0 ),
        .O(\rPM_PCommandOption[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \rPM_PCommandOption[2]_i_7 
       (.I0(r_rST_cur_state[1]),
        .I1(wCMDValid_bCMD),
        .I2(rNANDPOE_reg[0]),
        .I3(rNANDPOE_reg[1]),
        .I4(rNANDPOE_reg[2]),
        .I5(iOpcode_3_sn_1),
        .O(\rPM_PCommandOption[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \rPM_PCommandOption[2]_i_8 
       (.I0(\rPM_PCommand_reg[6]_0 [3]),
        .I1(wPBRReady),
        .I2(r_rST_cur_state[2]),
        .O(\rPM_PCommandOption[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFAA2AAA2AAA2AAA)) 
    \rPM_PCommandOption[2]_i_9 
       (.I0(r_rST_cur_state[3]),
        .I1(\rPM_PCommand_reg[6]_0 [2]),
        .I2(wPM_LastStep_PCG_PM[3]),
        .I3(wPBRReady),
        .I4(\rPM_PCommand_reg[6]_0 [3]),
        .I5(r_rST_cur_state[2]),
        .O(\rPM_PCommandOption[2]_i_9_n_0 ));
  FDCE \rPM_PCommandOption_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(\rPM_PCommandOption[0]_i_1_n_0 ),
        .Q(\rPM_PCommandOption_reg[0]_0 ));
  FDCE \rPM_PCommandOption_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rPM_PCommandOption[2]_i_1_n_0 ),
        .Q(wMNC_readST_PM_PCommandOption));
  LUT2 #(
    .INIT(4'hE)) 
    \rPM_PCommand[0]_i_1__0 
       (.I0(r_rST_nxt_state__0[8]),
        .I1(r_rST_nxt_state__0[10]),
        .O(rPM_PCommand));
  LUT6 #(
    .INIT(64'h000000CC888888F8)) 
    \rPM_PCommand[6]_i_1 
       (.I0(\rPM_PCommand[6]_i_2_n_0 ),
        .I1(\rPM_PCommand[6]_i_3_n_0 ),
        .I2(\rPM_PCommand[6]_i_4_n_0 ),
        .I3(r_rST_nxt_state__0[11]),
        .I4(\rPM_PCommand[6]_i_5_n_0 ),
        .I5(r_rST_nxt_state__0[6]),
        .O(rCMDReady));
  LUT6 #(
    .INIT(64'h0001010101161616)) 
    \rPM_PCommand[6]_i_2 
       (.I0(r_rST_nxt_state__0[10]),
        .I1(r_rST_nxt_state__0[8]),
        .I2(r_rST_nxt_state__0[9]),
        .I3(r_rST_cur_state[6]),
        .I4(\r_rST_cur_state[11]_i_4_n_0 ),
        .I5(r_rST_nxt_state__0[11]),
        .O(\rPM_PCommand[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rPM_PCommand[6]_i_3 
       (.I0(r_rST_nxt_state__0[2]),
        .I1(\rPM_PCommand[6]_i_6_n_0 ),
        .I2(r_rST_nxt_state__0[1]),
        .O(\rPM_PCommand[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \rPM_PCommand[6]_i_4 
       (.I0(r_rST_nxt_state__0[1]),
        .I1(r_rST_nxt_state__0[4]),
        .I2(r_rST_nxt_state__0[5]),
        .I3(r_rST_nxt_state__0[3]),
        .I4(r_rST_nxt_state__0[2]),
        .O(\rPM_PCommand[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \rPM_PCommand[6]_i_5 
       (.I0(r_rST_nxt_state__0[10]),
        .I1(\rPM_PCommandOption[0]_i_1_n_0 ),
        .I2(r_rST_cur_state[6]),
        .I3(\r_rST_cur_state[11]_i_4_n_0 ),
        .O(\rPM_PCommand[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h10115555)) 
    \rPM_PCommand[6]_i_6 
       (.I0(r_rST_nxt_state__0[5]),
        .I1(r_rST_cur_state[3]),
        .I2(\rPM_PCommand_reg[3]_0 ),
        .I3(r_rST_cur_state[2]),
        .I4(\r_rST_cur_state[11]_i_4_n_0 ),
        .O(\rPM_PCommand[6]_i_6_n_0 ));
  FDCE \rPM_PCommand_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_PCommand),
        .Q(\rPM_PCommand_reg[6]_0 [0]));
  FDCE \rPM_PCommand_reg[1] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[9]),
        .Q(\rPM_PCommand_reg[6]_0 [1]));
  FDCE \rPM_PCommand_reg[3] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[3]),
        .Q(\rPM_PCommand_reg[6]_0 [2]));
  FDCE \rPM_PCommand_reg[6] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[2]),
        .Q(\rPM_PCommand_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h2A220800FFFFFFFF)) 
    \rPO_ReadEnable[3]_i_5 
       (.I0(wbCMDReadySet[0]),
        .I1(rCMDReady_reg_0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(wMNC_readST_PM_PCommandOption),
        .I5(\rPO_ReadEnable[3]_i_3 ),
        .O(rCMDReady_reg_1));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \rReadStatusOption[1]_i_2 
       (.I0(\rReadStatusOption_reg[0]_0 ),
        .I1(iOpcode[3]),
        .I2(iOpcode[4]),
        .I3(rMultiPlane_reg),
        .I4(iTargetID),
        .I5(iOpcode[5]),
        .O(iOpcode_3_sn_1));
  FDRE \rReadStatusOption_reg[0] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(iSourceID[0]),
        .Q(rReadStatusOption[0]),
        .R(iReset));
  FDRE \rReadStatusOption_reg[1] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(iSourceID[1]),
        .Q(rReadStatusOption[1]),
        .R(iReset));
  FDRE \rRowAddress_reg[0] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [0]),
        .Q(\rRowAddress_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rRowAddress_reg[10] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [10]),
        .Q(data2[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[11] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [11]),
        .Q(data2[3]),
        .R(iReset));
  FDRE \rRowAddress_reg[12] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [12]),
        .Q(data2[4]),
        .R(iReset));
  FDRE \rRowAddress_reg[13] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [13]),
        .Q(data2[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[14] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [14]),
        .Q(data2[6]),
        .R(iReset));
  FDRE \rRowAddress_reg[15] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [15]),
        .Q(data2[7]),
        .R(iReset));
  FDRE \rRowAddress_reg[16] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [16]),
        .Q(data3[0]),
        .R(iReset));
  FDRE \rRowAddress_reg[17] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [17]),
        .Q(data3[1]),
        .R(iReset));
  FDRE \rRowAddress_reg[18] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [18]),
        .Q(data3[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[19] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [19]),
        .Q(data3[3]),
        .R(iReset));
  FDRE \rRowAddress_reg[1] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [1]),
        .Q(\rRowAddress_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rRowAddress_reg[20] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [20]),
        .Q(data3[4]),
        .R(iReset));
  FDRE \rRowAddress_reg[21] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [21]),
        .Q(data3[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[22] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [22]),
        .Q(data3[6]),
        .R(iReset));
  FDRE \rRowAddress_reg[23] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [23]),
        .Q(data3[7]),
        .R(iReset));
  FDRE \rRowAddress_reg[2] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [2]),
        .Q(\rRowAddress_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rRowAddress_reg[3] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [3]),
        .Q(\rRowAddress_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rRowAddress_reg[4] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [4]),
        .Q(\rRowAddress_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rRowAddress_reg[5] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [5]),
        .Q(\rRowAddress_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rRowAddress_reg[6] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [6]),
        .Q(\rRowAddress_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rRowAddress_reg[7] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [7]),
        .Q(\rRowAddress_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rRowAddress_reg[8] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [8]),
        .Q(data2[0]),
        .R(iReset));
  FDRE \rRowAddress_reg[9] 
       (.C(iSystemClock),
        .CE(wbCMDStartSet),
        .D(\rRowAddress_reg[23]_0 [9]),
        .Q(data2[1]),
        .R(iReset));
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[0]_i_1__1 
       (.I0(r_rST_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [0]),
        .O(\rWaySelect[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[1]_i_1__1 
       (.I0(r_rST_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [1]),
        .O(\rWaySelect[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[2]_i_1__1 
       (.I0(r_rST_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [2]),
        .O(\rWaySelect[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[3]_i_1__1 
       (.I0(r_rST_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [3]),
        .O(\rWaySelect[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[4]_i_1__1 
       (.I0(r_rST_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [4]),
        .O(\rWaySelect[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[5]_i_1__1 
       (.I0(r_rST_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [5]),
        .O(\rWaySelect[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[6]_i_1__1 
       (.I0(r_rST_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [6]),
        .O(\rWaySelect[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200030000)) 
    \rWaySelect[7]_i_1__1 
       (.I0(\rWaySelect[7]_i_3__0_n_0 ),
        .I1(\rPM_PCommand[6]_i_5_n_0 ),
        .I2(r_rST_nxt_state__0[6]),
        .I3(\rWaySelect[7]_i_4_n_0 ),
        .I4(r_rST_nxt_state__0[1]),
        .I5(r_rST_nxt_state__0[2]),
        .O(rWaySelect));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[7]_i_2__0 
       (.I0(r_rST_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_1 [7]),
        .O(\rWaySelect[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rWaySelect[7]_i_3__0 
       (.I0(\rWaySelect[7]_i_5_n_0 ),
        .I1(r_rST_cur_state[11]),
        .I2(\r_rST_cur_state_reg[10]_0 ),
        .I3(r_rST_cur_state[9]),
        .I4(r_rST_cur_state[8]),
        .I5(\rWaySelect[7]_i_6_n_0 ),
        .O(\rWaySelect[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rWaySelect[7]_i_4 
       (.I0(r_rST_nxt_state__0[11]),
        .I1(\rPM_PCommand[6]_i_6_n_0 ),
        .O(\rWaySelect[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rWaySelect[7]_i_5 
       (.I0(r_rST_cur_state[7]),
        .I1(r_rST_cur_state[6]),
        .I2(r_rST_cur_state[5]),
        .I3(r_rST_cur_state[4]),
        .O(\rWaySelect[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rWaySelect[7]_i_6 
       (.I0(r_rST_cur_state[0]),
        .I1(r_rST_cur_state[1]),
        .I2(r_rST_cur_state[3]),
        .I3(r_rST_cur_state[2]),
        .O(\rWaySelect[7]_i_6_n_0 ));
  FDCE \rWaySelect_reg[0] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[0]_i_1__1_n_0 ),
        .Q(\rWaySelect_reg[7]_0 [0]));
  FDCE \rWaySelect_reg[1] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[1]_i_1__1_n_0 ),
        .Q(\rWaySelect_reg[7]_0 [1]));
  FDCE \rWaySelect_reg[2] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[2]_i_1__1_n_0 ),
        .Q(\rWaySelect_reg[7]_0 [2]));
  FDCE \rWaySelect_reg[3] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[3]_i_1__1_n_0 ),
        .Q(\rWaySelect_reg[7]_0 [3]));
  FDCE \rWaySelect_reg[4] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[4]_i_1__1_n_0 ),
        .Q(\rWaySelect_reg[7]_0 [4]));
  FDCE \rWaySelect_reg[5] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[5]_i_1__1_n_0 ),
        .Q(\rWaySelect_reg[7]_0 [5]));
  FDCE \rWaySelect_reg[6] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[6]_i_1__1_n_0 ),
        .Q(\rWaySelect_reg[7]_0 [6]));
  FDCE \rWaySelect_reg[7] 
       (.C(iSystemClock),
        .CE(rWaySelect),
        .CLR(iReset),
        .D(\rWaySelect[7]_i_2__0_n_0 ),
        .Q(\rWaySelect_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hAAAA080808AA0808)) 
    \r_rST_cur_state[10]_i_1 
       (.I0(\r_rST_cur_state[11]_i_4_n_0 ),
        .I1(r_rST_cur_state[9]),
        .I2(\rPM_PCommand_reg[1]_0 ),
        .I3(wPM_LastStep_PCG_PM[1]),
        .I4(\r_rST_cur_state_reg[10]_0 ),
        .I5(\rPM_PCommand_reg[1]_1 ),
        .O(r_rST_nxt_state__0[10]));
  LUT6 #(
    .INIT(64'hF222222200000000)) 
    \r_rST_cur_state[11]_i_1 
       (.I0(r_rST_cur_state[11]),
        .I1(wPM_LastStep_PCG_PM[0]),
        .I2(\r_rST_cur_state_reg[11]_0 ),
        .I3(wPBRReady),
        .I4(\rPM_PCommand_reg[6]_0 [0]),
        .I5(\r_rST_cur_state[11]_i_4_n_0 ),
        .O(r_rST_nxt_state__0[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \r_rST_cur_state[11]_i_10 
       (.I0(r_rST_cur_state[0]),
        .I1(r_rST_cur_state[1]),
        .I2(r_rST_cur_state[2]),
        .I3(r_rST_cur_state[3]),
        .I4(r_rST_cur_state[4]),
        .I5(r_rST_cur_state[5]),
        .O(\r_rST_cur_state[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \r_rST_cur_state[11]_i_11 
       (.I0(r_rST_cur_state[6]),
        .I1(r_rST_cur_state[7]),
        .I2(r_rST_cur_state[8]),
        .I3(r_rST_cur_state[9]),
        .I4(\r_rST_cur_state_reg[10]_0 ),
        .I5(r_rST_cur_state[11]),
        .O(\r_rST_cur_state[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \r_rST_cur_state[11]_i_12 
       (.I0(r_rST_cur_state[6]),
        .I1(r_rST_cur_state[7]),
        .I2(r_rST_cur_state[8]),
        .I3(r_rST_cur_state[9]),
        .I4(\r_rST_cur_state_reg[10]_0 ),
        .I5(r_rST_cur_state[11]),
        .O(\r_rST_cur_state[11]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \r_rST_cur_state[11]_i_4 
       (.I0(\r_rST_cur_state[11]_i_9_n_0 ),
        .I1(\r_rST_cur_state[11]_i_10_n_0 ),
        .I2(\r_rST_cur_state[11]_i_11_n_0 ),
        .I3(\r_rST_cur_state[11]_i_12_n_0 ),
        .O(\r_rST_cur_state[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \r_rST_cur_state[11]_i_9 
       (.I0(r_rST_cur_state[0]),
        .I1(r_rST_cur_state[1]),
        .I2(r_rST_cur_state[2]),
        .I3(r_rST_cur_state[3]),
        .I4(r_rST_cur_state[4]),
        .I5(r_rST_cur_state[5]),
        .O(\r_rST_cur_state[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDFDDDFDDDFD)) 
    \r_rST_cur_state[1]_i_1 
       (.I0(\r_rST_cur_state[11]_i_4_n_0 ),
        .I1(r_rST_cur_state[0]),
        .I2(r_rST_cur_state[1]),
        .I3(wbCMDStartSet),
        .I4(wPM_LastStep_PCG_PM[0]),
        .I5(r_rST_cur_state[11]),
        .O(r_rST_nxt_state__0[1]));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \r_rST_cur_state[2]_i_1 
       (.I0(r_rST_cur_state[1]),
        .I1(wbCMDStartSet),
        .I2(\rPM_PCommand_reg[3]_0 ),
        .I3(r_rST_cur_state[2]),
        .I4(\r_rST_cur_state[11]_i_4_n_0 ),
        .O(r_rST_nxt_state__0[2]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \r_rST_cur_state[3]_i_1 
       (.I0(\r_rST_cur_state[11]_i_4_n_0 ),
        .I1(r_rST_cur_state[2]),
        .I2(\rPM_PCommand_reg[3]_0 ),
        .I3(\rPM_PCommand_reg[3]_1 ),
        .I4(r_rST_cur_state[3]),
        .O(r_rST_nxt_state__0[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \r_rST_cur_state[4]_i_1 
       (.I0(r_rST_cur_state[3]),
        .I1(\r_rST_cur_state[11]_i_4_n_0 ),
        .I2(wPM_LastStep_PCG_PM[3]),
        .I3(\rPM_PCommand_reg[6]_0 [2]),
        .I4(wPBRReady),
        .O(r_rST_nxt_state__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \r_rST_cur_state[5]_i_1 
       (.I0(r_rST_cur_state[4]),
        .I1(\r_rST_cur_state[11]_i_4_n_0 ),
        .I2(rReadStatusOption[0]),
        .I3(rReadStatusOption[1]),
        .O(r_rST_nxt_state__0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \r_rST_cur_state[6]_i_1 
       (.I0(\r_rST_cur_state[11]_i_4_n_0 ),
        .I1(r_rST_cur_state[5]),
        .O(r_rST_nxt_state__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \r_rST_cur_state[7]_i_1 
       (.I0(\r_rST_cur_state[11]_i_4_n_0 ),
        .I1(r_rST_cur_state[6]),
        .O(r_rST_nxt_state__0[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAA0000)) 
    \r_rST_cur_state[8]_i_1 
       (.I0(\r_rST_cur_state[11]_i_4_n_0 ),
        .I1(wPM_LastStep_PCG_PM[2]),
        .I2(\rPM_PCommand_reg[6]_0 [0]),
        .I3(wPBRReady),
        .I4(r_rST_cur_state[8]),
        .I5(\r_rST_cur_state[8]_i_2_n_0 ),
        .O(r_rST_nxt_state__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \r_rST_cur_state[8]_i_2 
       (.I0(r_rST_cur_state[4]),
        .I1(rReadStatusOption[1]),
        .I2(rReadStatusOption[0]),
        .I3(r_rST_cur_state[7]),
        .O(\r_rST_cur_state[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80808080AA808080)) 
    \r_rST_cur_state[9]_i_1 
       (.I0(\r_rST_cur_state[11]_i_4_n_0 ),
        .I1(\rPM_PCommand_reg[1]_0 ),
        .I2(r_rST_cur_state[9]),
        .I3(r_rST_cur_state[8]),
        .I4(wPM_LastStep_PCG_PM[2]),
        .I5(\rPM_PCommand_reg[1]_1 ),
        .O(r_rST_nxt_state__0[9]));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDPE \r_rST_cur_state_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(1'b0),
        .PRE(iReset),
        .Q(r_rST_cur_state[0]));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDCE \r_rST_cur_state_reg[10] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[10]),
        .Q(\r_rST_cur_state_reg[10]_0 ));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDCE \r_rST_cur_state_reg[11] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[11]),
        .Q(r_rST_cur_state[11]));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDCE \r_rST_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[1]),
        .Q(r_rST_cur_state[1]));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDCE \r_rST_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[2]),
        .Q(r_rST_cur_state[2]));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDCE \r_rST_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[3]),
        .Q(r_rST_cur_state[3]));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDCE \r_rST_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[4]),
        .Q(r_rST_cur_state[4]));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDCE \r_rST_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[5]),
        .Q(r_rST_cur_state[5]));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDCE \r_rST_cur_state_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[6]),
        .Q(r_rST_cur_state[6]));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDCE \r_rST_cur_state_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[7]),
        .Q(r_rST_cur_state[7]));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDCE \r_rST_cur_state_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[8]),
        .Q(r_rST_cur_state[8]));
  (* FSM_ENCODED_STATES = "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000" *) 
  FDCE \r_rST_cur_state_reg[9] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_rST_nxt_state__0[9]),
        .Q(r_rST_cur_state[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_MNC_setFT
   (rCMDReady_reg_0,
    \FSM_onehot_rCurState_reg[5] ,
    rPM_CASelect_reg_0,
    \rPM_PCommand_reg[3]_0 ,
    iOpcode_1_sp_1,
    iTargetID_0_sp_1,
    \rPM_WriteData_reg[31]_0 ,
    wLoopDone__0,
    rCMDReady_reg_1,
    \rPM_NumOfData_reg[7]_0 ,
    \rPM_PCommand_reg[3]_1 ,
    \rPM_PCommandOption_reg[1]_0 ,
    \rPM_PCommandOption_reg[2]_0 ,
    \rPM_NumOfData_reg[0]_0 ,
    \rPM_CAData_reg[0]_0 ,
    \rPM_CAData_reg[7]_0 ,
    \rPM_CAData_reg[1]_0 ,
    \rPM_CAData_reg[5]_0 ,
    \rPM_CAData_reg[2]_0 ,
    oWriteReady,
    wPM_WriteValid_PCG_PM,
    rCMDReady_reg_2,
    rCMDReady_reg_3,
    rCMDReady_reg_4,
    rCMDReady_reg_5,
    \rWaySelect_reg[6]_0 ,
    wPM_WriteData_PCG_PM,
    iSystemClock,
    iReset,
    Q,
    \rMNG_cur_state[3]_i_2 ,
    \rMNG_cur_state[3]_i_2_0 ,
    CABuffer_i_10,
    wBNC_B_erase_PM_CASelect,
    CABuffer_i_10_0,
    rOperationMode_reg_0,
    iSourceID,
    \r_pTF_cur_state_reg[2]_0 ,
    wPM_LastStep_PCG_PM,
    \rPM_NumOfData_reg[0]_1 ,
    iWriteValid,
    iLength,
    \rWaySelect_reg[7]_0 ,
    iOpcode,
    \rPM_NumOfData_reg[5]_0 ,
    iTargetID,
    wCMDValid_bCMD,
    \rPM_PCommandOption_reg[2]_1 ,
    wPM_WriteReady_PCG_PM,
    \rPM_PCommandOption_reg[0]_0 ,
    iWriteData,
    \rPO_DQ_reg[31] ,
    \rPO_DQ_reg[31]_0 ,
    \rPO_DQ_reg[16] ,
    \rPO_DQ_reg[17] ,
    \rPO_DQ_reg[18] ,
    \rPO_DQ_reg[19] ,
    \rPO_DQ_reg[20] ,
    \rPO_DQ_reg[21] ,
    \rPO_DQ_reg[22] ,
    \rPO_DQ_reg[23] ,
    iWriteLast,
    \rNumOfCommand[2]_i_2 ,
    \rNumOfCommand[2]_i_2_0 ,
    \rNumOfCommand[2]_i_2_1 ,
    \rNumOfCommand[2]_i_2_2 ,
    \rLCH_cur_state_reg[2] ,
    \rLCH_cur_state_reg[2]_0 ,
    \rLCH_cur_state_reg[2]_1 ,
    rSFTStrobe_i_2,
    wBNC_P_prog_PM_NumOfData,
    rCAData,
    CABuffer_i_24,
    CABuffer_i_22,
    CABuffer_i_22_0,
    \rPO_ChipEnable[9]_i_2 ,
    \rPO_ChipEnable[12]_i_2 ,
    \rPO_ChipEnable[13]_i_2 ,
    \rPO_ChipEnable[15]_i_2 ,
    \rPO_ChipEnable[15]_i_4_0 ,
    \rPO_ChipEnable[15]_i_4_1 );
  output rCMDReady_reg_0;
  output \FSM_onehot_rCurState_reg[5] ;
  output rPM_CASelect_reg_0;
  output [2:0]\rPM_PCommand_reg[3]_0 ;
  output iOpcode_1_sp_1;
  output iTargetID_0_sp_1;
  output [15:0]\rPM_WriteData_reg[31]_0 ;
  output wLoopDone__0;
  output rCMDReady_reg_1;
  output [2:0]\rPM_NumOfData_reg[7]_0 ;
  output \rPM_PCommand_reg[3]_1 ;
  output \rPM_PCommandOption_reg[1]_0 ;
  output [1:0]\rPM_PCommandOption_reg[2]_0 ;
  output \rPM_NumOfData_reg[0]_0 ;
  output \rPM_CAData_reg[0]_0 ;
  output [3:0]\rPM_CAData_reg[7]_0 ;
  output \rPM_CAData_reg[1]_0 ;
  output \rPM_CAData_reg[5]_0 ;
  output \rPM_CAData_reg[2]_0 ;
  output oWriteReady;
  output wPM_WriteValid_PCG_PM;
  output rCMDReady_reg_2;
  output rCMDReady_reg_3;
  output rCMDReady_reg_4;
  output rCMDReady_reg_5;
  output [3:0]\rWaySelect_reg[6]_0 ;
  output [15:0]wPM_WriteData_PCG_PM;
  input iSystemClock;
  input iReset;
  input [1:0]Q;
  input \rMNG_cur_state[3]_i_2 ;
  input \rMNG_cur_state[3]_i_2_0 ;
  input CABuffer_i_10;
  input wBNC_B_erase_PM_CASelect;
  input [0:0]CABuffer_i_10_0;
  input rOperationMode_reg_0;
  input [2:0]iSourceID;
  input \r_pTF_cur_state_reg[2]_0 ;
  input [0:0]wPM_LastStep_PCG_PM;
  input \rPM_NumOfData_reg[0]_1 ;
  input iWriteValid;
  input [7:0]iLength;
  input [7:0]\rWaySelect_reg[7]_0 ;
  input [5:0]iOpcode;
  input \rPM_NumOfData_reg[5]_0 ;
  input [4:0]iTargetID;
  input wCMDValid_bCMD;
  input \rPM_PCommandOption_reg[2]_1 ;
  input wPM_WriteReady_PCG_PM;
  input \rPM_PCommandOption_reg[0]_0 ;
  input [31:0]iWriteData;
  input [0:0]\rPO_DQ_reg[31] ;
  input \rPO_DQ_reg[31]_0 ;
  input \rPO_DQ_reg[16] ;
  input \rPO_DQ_reg[17] ;
  input \rPO_DQ_reg[18] ;
  input \rPO_DQ_reg[19] ;
  input \rPO_DQ_reg[20] ;
  input \rPO_DQ_reg[21] ;
  input \rPO_DQ_reg[22] ;
  input \rPO_DQ_reg[23] ;
  input iWriteLast;
  input \rNumOfCommand[2]_i_2 ;
  input \rNumOfCommand[2]_i_2_0 ;
  input \rNumOfCommand[2]_i_2_1 ;
  input \rNumOfCommand[2]_i_2_2 ;
  input \rLCH_cur_state_reg[2] ;
  input \rLCH_cur_state_reg[2]_0 ;
  input \rLCH_cur_state_reg[2]_1 ;
  input rSFTStrobe_i_2;
  input [0:0]wBNC_P_prog_PM_NumOfData;
  input [1:0]rCAData;
  input CABuffer_i_24;
  input [1:0]CABuffer_i_22;
  input CABuffer_i_22_0;
  input \rPO_ChipEnable[9]_i_2 ;
  input \rPO_ChipEnable[12]_i_2 ;
  input \rPO_ChipEnable[13]_i_2 ;
  input \rPO_ChipEnable[15]_i_2 ;
  input [3:0]\rPO_ChipEnable[15]_i_4_0 ;
  input [3:0]\rPO_ChipEnable[15]_i_4_1 ;

  wire CABuffer_i_10;
  wire [0:0]CABuffer_i_10_0;
  wire [1:0]CABuffer_i_22;
  wire CABuffer_i_22_0;
  wire CABuffer_i_24;
  wire \FSM_onehot_rCurState_reg[5] ;
  wire [1:0]Q;
  wire [1:0]data1;
  wire [1:1]data2;
  wire [7:0]iLength;
  wire [5:0]iOpcode;
  wire iOpcode_1_sn_1;
  wire iReset;
  wire [2:0]iSourceID;
  wire iSystemClock;
  wire [4:0]iTargetID;
  wire iTargetID_0_sn_1;
  wire [31:0]iWriteData;
  wire iWriteLast;
  wire iWriteValid;
  wire oWriteReady;
  wire [1:0]rCAData;
  wire rCMDReady;
  wire rCMDReady_reg_0;
  wire rCMDReady_reg_1;
  wire rCMDReady_reg_2;
  wire rCMDReady_reg_3;
  wire rCMDReady_reg_4;
  wire rCMDReady_reg_5;
  wire \rLCH_cur_state_reg[2] ;
  wire \rLCH_cur_state_reg[2]_0 ;
  wire \rLCH_cur_state_reg[2]_1 ;
  wire \rLength[0]_i_1__0_n_0 ;
  wire \rLength[1]_i_1__0_n_0 ;
  wire \rLength[2]_i_1__0_n_0 ;
  wire \rLength[3]_i_1__0_n_0 ;
  wire \rLength[4]_i_1__0_n_0 ;
  wire \rLength[5]_i_1__0_n_0 ;
  wire \rLength[6]_i_1__0_n_0 ;
  wire \rLength[7]_i_1__0_n_0 ;
  wire \rLength_reg_n_0_[0] ;
  wire \rLength_reg_n_0_[1] ;
  wire \rLength_reg_n_0_[2] ;
  wire \rLength_reg_n_0_[3] ;
  wire \rLength_reg_n_0_[4] ;
  wire \rLength_reg_n_0_[5] ;
  wire \rLength_reg_n_0_[6] ;
  wire \rLength_reg_n_0_[7] ;
  wire \rMNG_cur_state[3]_i_2 ;
  wire \rMNG_cur_state[3]_i_2_0 ;
  wire \rNumOfCommand[2]_i_2 ;
  wire \rNumOfCommand[2]_i_2_0 ;
  wire \rNumOfCommand[2]_i_2_1 ;
  wire \rNumOfCommand[2]_i_2_2 ;
  wire rOperationMode_i_1_n_0;
  wire rOperationMode_reg_0;
  wire [7:0]rPM_CAData;
  wire \rPM_CAData[0]_i_2__0_n_0 ;
  wire \rPM_CAData[1]_i_2__1_n_0 ;
  wire \rPM_CAData_reg[0]_0 ;
  wire \rPM_CAData_reg[1]_0 ;
  wire \rPM_CAData_reg[2]_0 ;
  wire \rPM_CAData_reg[5]_0 ;
  wire [3:0]\rPM_CAData_reg[7]_0 ;
  wire rPM_CASelect;
  wire rPM_CASelect_reg_0;
  wire \rPM_NumOfData[0]_i_1__1_n_0 ;
  wire \rPM_NumOfData[0]_i_2__0_n_0 ;
  wire \rPM_NumOfData[0]_i_3__0_n_0 ;
  wire \rPM_NumOfData[0]_i_4__0_n_0 ;
  wire \rPM_NumOfData[1]_i_1__1_n_0 ;
  wire \rPM_NumOfData[1]_i_2__0_n_0 ;
  wire \rPM_NumOfData[1]_i_3__0_n_0 ;
  wire \rPM_NumOfData_reg[0]_0 ;
  wire \rPM_NumOfData_reg[0]_1 ;
  wire \rPM_NumOfData_reg[5]_0 ;
  wire [2:0]\rPM_NumOfData_reg[7]_0 ;
  wire [0:0]rPM_PCommand;
  wire [2:0]rPM_PCommandOption;
  wire \rPM_PCommandOption[0]_i_2__0_n_0 ;
  wire \rPM_PCommandOption[1]_i_2_n_0 ;
  wire \rPM_PCommandOption_reg[0]_0 ;
  wire \rPM_PCommandOption_reg[1]_0 ;
  wire [1:0]\rPM_PCommandOption_reg[2]_0 ;
  wire \rPM_PCommandOption_reg[2]_1 ;
  wire \rPM_PCommand[0]_i_2_n_0 ;
  wire \rPM_PCommand[3]_i_10__0_n_0 ;
  wire \rPM_PCommand[3]_i_11__0_n_0 ;
  wire \rPM_PCommand[3]_i_13__0_n_0 ;
  wire \rPM_PCommand[3]_i_14__0_n_0 ;
  wire \rPM_PCommand[3]_i_15__0_n_0 ;
  wire \rPM_PCommand[3]_i_16__0_n_0 ;
  wire \rPM_PCommand[3]_i_17_n_0 ;
  wire \rPM_PCommand[3]_i_18_n_0 ;
  wire \rPM_PCommand[3]_i_2__0_n_0 ;
  wire \rPM_PCommand[3]_i_3__0_n_0 ;
  wire \rPM_PCommand[3]_i_4__0_n_0 ;
  wire \rPM_PCommand[3]_i_5__0_n_0 ;
  wire \rPM_PCommand[3]_i_6__0_n_0 ;
  wire \rPM_PCommand[3]_i_7__0_n_0 ;
  wire \rPM_PCommand[3]_i_8__0_n_0 ;
  wire \rPM_PCommand[3]_i_9__0_n_0 ;
  wire [2:0]\rPM_PCommand_reg[3]_0 ;
  wire \rPM_PCommand_reg[3]_1 ;
  wire [31:8]rPM_WriteData;
  wire \rPM_WriteData[10]_i_2_n_0 ;
  wire \rPM_WriteData[11]_i_2_n_0 ;
  wire \rPM_WriteData[12]_i_2_n_0 ;
  wire \rPM_WriteData[13]_i_2_n_0 ;
  wire \rPM_WriteData[14]_i_2_n_0 ;
  wire \rPM_WriteData[15]_i_2_n_0 ;
  wire \rPM_WriteData[15]_i_3_n_0 ;
  wire \rPM_WriteData[15]_i_4_n_0 ;
  wire \rPM_WriteData[24]_i_2_n_0 ;
  wire \rPM_WriteData[25]_i_2_n_0 ;
  wire \rPM_WriteData[26]_i_2_n_0 ;
  wire \rPM_WriteData[27]_i_2_n_0 ;
  wire \rPM_WriteData[28]_i_2_n_0 ;
  wire \rPM_WriteData[29]_i_2_n_0 ;
  wire \rPM_WriteData[30]_i_2_n_0 ;
  wire \rPM_WriteData[31]_i_2_n_0 ;
  wire \rPM_WriteData[31]_i_3_n_0 ;
  wire \rPM_WriteData[8]_i_2_n_0 ;
  wire \rPM_WriteData[9]_i_2_n_0 ;
  wire [15:0]\rPM_WriteData_reg[31]_0 ;
  wire rPM_WriteLast;
  wire rPM_WriteValid;
  wire rPM_WriteValid_i_2_n_0;
  wire \rPO_ChipEnable[12]_i_2 ;
  wire \rPO_ChipEnable[12]_i_5_n_0 ;
  wire \rPO_ChipEnable[13]_i_2 ;
  wire \rPO_ChipEnable[13]_i_5_n_0 ;
  wire \rPO_ChipEnable[15]_i_2 ;
  wire [3:0]\rPO_ChipEnable[15]_i_4_0 ;
  wire [3:0]\rPO_ChipEnable[15]_i_4_1 ;
  wire \rPO_ChipEnable[15]_i_5_n_0 ;
  wire \rPO_ChipEnable[9]_i_2 ;
  wire \rPO_ChipEnable[9]_i_5_n_0 ;
  wire \rPO_DQ_reg[16] ;
  wire \rPO_DQ_reg[17] ;
  wire \rPO_DQ_reg[18] ;
  wire \rPO_DQ_reg[19] ;
  wire \rPO_DQ_reg[20] ;
  wire \rPO_DQ_reg[21] ;
  wire \rPO_DQ_reg[22] ;
  wire \rPO_DQ_reg[23] ;
  wire [0:0]\rPO_DQ_reg[31] ;
  wire \rPO_DQ_reg[31]_0 ;
  wire rParameter;
  wire \rParameter[0]_i_1__0_n_0 ;
  wire \rParameter[10]_i_1__0_n_0 ;
  wire \rParameter[11]_i_1__0_n_0 ;
  wire \rParameter[12]_i_1__0_n_0 ;
  wire \rParameter[13]_i_1__0_n_0 ;
  wire \rParameter[14]_i_1__0_n_0 ;
  wire \rParameter[15]_i_1__0_n_0 ;
  wire \rParameter[16]_i_1__0_n_0 ;
  wire \rParameter[17]_i_1__0_n_0 ;
  wire \rParameter[18]_i_1__0_n_0 ;
  wire \rParameter[19]_i_1__0_n_0 ;
  wire \rParameter[1]_i_1__0_n_0 ;
  wire \rParameter[20]_i_1__0_n_0 ;
  wire \rParameter[21]_i_1__0_n_0 ;
  wire \rParameter[22]_i_1__0_n_0 ;
  wire \rParameter[23]_i_1__0_n_0 ;
  wire \rParameter[24]_i_1__0_n_0 ;
  wire \rParameter[25]_i_1__0_n_0 ;
  wire \rParameter[26]_i_1__0_n_0 ;
  wire \rParameter[27]_i_1__0_n_0 ;
  wire \rParameter[28]_i_1__0_n_0 ;
  wire \rParameter[29]_i_1__0_n_0 ;
  wire \rParameter[2]_i_1__0_n_0 ;
  wire \rParameter[30]_i_1__0_n_0 ;
  wire \rParameter[31]_i_2__0_n_0 ;
  wire \rParameter[31]_i_3__0_n_0 ;
  wire \rParameter[31]_i_4__0_n_0 ;
  wire \rParameter[3]_i_1__0_n_0 ;
  wire \rParameter[4]_i_1__0_n_0 ;
  wire \rParameter[5]_i_1__0_n_0 ;
  wire \rParameter[6]_i_1__0_n_0 ;
  wire \rParameter[7]_i_1__0_n_0 ;
  wire \rParameter[8]_i_1__0_n_0 ;
  wire \rParameter[9]_i_1__0_n_0 ;
  wire \rParameter_reg_n_0_[0] ;
  wire \rParameter_reg_n_0_[10] ;
  wire \rParameter_reg_n_0_[11] ;
  wire \rParameter_reg_n_0_[12] ;
  wire \rParameter_reg_n_0_[13] ;
  wire \rParameter_reg_n_0_[14] ;
  wire \rParameter_reg_n_0_[15] ;
  wire \rParameter_reg_n_0_[16] ;
  wire \rParameter_reg_n_0_[17] ;
  wire \rParameter_reg_n_0_[18] ;
  wire \rParameter_reg_n_0_[19] ;
  wire \rParameter_reg_n_0_[1] ;
  wire \rParameter_reg_n_0_[20] ;
  wire \rParameter_reg_n_0_[21] ;
  wire \rParameter_reg_n_0_[22] ;
  wire \rParameter_reg_n_0_[23] ;
  wire \rParameter_reg_n_0_[24] ;
  wire \rParameter_reg_n_0_[25] ;
  wire \rParameter_reg_n_0_[26] ;
  wire \rParameter_reg_n_0_[27] ;
  wire \rParameter_reg_n_0_[28] ;
  wire \rParameter_reg_n_0_[29] ;
  wire \rParameter_reg_n_0_[2] ;
  wire \rParameter_reg_n_0_[30] ;
  wire \rParameter_reg_n_0_[31] ;
  wire \rParameter_reg_n_0_[3] ;
  wire \rParameter_reg_n_0_[4] ;
  wire \rParameter_reg_n_0_[5] ;
  wire \rParameter_reg_n_0_[6] ;
  wire \rParameter_reg_n_0_[7] ;
  wire \rParameter_reg_n_0_[8] ;
  wire \rParameter_reg_n_0_[9] ;
  wire rSFTStrobe_i_2;
  wire [0:0]rSourceID;
  wire \rSourceID[0]_i_1__0_n_0 ;
  wire \rSourceID[1]_i_1__0_n_0 ;
  wire \rSourceID[2]_i_2__0_n_0 ;
  wire \rSourceID[2]_i_3__0_n_0 ;
  wire \rSourceID[2]_i_4__0_n_0 ;
  wire \rSourceID_reg_n_0_[0] ;
  wire [7:0]rWaySelect;
  wire [3:0]\rWaySelect_reg[6]_0 ;
  wire [7:0]\rWaySelect_reg[7]_0 ;
  wire rWriteReady;
  wire rWriteReady_i_10_n_0;
  wire rWriteReady_i_11_n_0;
  wire rWriteReady_i_12_n_0;
  wire rWriteReady_i_13_n_0;
  wire rWriteReady_i_14_n_0;
  wire rWriteReady_i_15_n_0;
  wire rWriteReady_i_16_n_0;
  wire rWriteReady_i_17_n_0;
  wire rWriteReady_i_18_n_0;
  wire rWriteReady_i_19_n_0;
  wire rWriteReady_i_20_n_0;
  wire rWriteReady_i_21_n_0;
  wire rWriteReady_i_2_n_0;
  wire rWriteReady_i_3_n_0;
  wire rWriteReady_i_4_n_0;
  wire rWriteReady_i_5_n_0;
  wire rWriteReady_i_6_n_0;
  wire rWriteReady_i_7_n_0;
  wire rWriteReady_i_8_n_0;
  wire rWriteReady_i_9_n_0;
  wire [10:1]r_pTF_cur_state;
  wire \r_pTF_cur_state[10]_i_2_n_0 ;
  wire \r_pTF_cur_state[10]_i_3_n_0 ;
  wire \r_pTF_cur_state[10]_i_4_n_0 ;
  wire \r_pTF_cur_state[10]_i_5_n_0 ;
  wire \r_pTF_cur_state[10]_i_6_n_0 ;
  wire \r_pTF_cur_state[10]_i_7_n_0 ;
  wire \r_pTF_cur_state_reg[2]_0 ;
  wire [10:1]r_pTF_nxt_state__0;
  wire [10:0]r_sFT_cur_state;
  wire \r_sFT_cur_state[10]_i_2_n_0 ;
  wire \r_sFT_cur_state[10]_i_3_n_0 ;
  wire \r_sFT_cur_state[10]_i_4_n_0 ;
  wire \r_sFT_cur_state[10]_i_5_n_0 ;
  wire \r_sFT_cur_state[10]_i_6_n_0 ;
  wire \r_sFT_cur_state[10]_i_7_n_0 ;
  wire \r_sFT_cur_state[1]_i_2_n_0 ;
  wire \r_sFT_cur_state[2]_i_2_n_0 ;
  wire \r_sFT_cur_state[2]_i_3_n_0 ;
  wire \r_sFT_cur_state[2]_i_4_n_0 ;
  wire \r_sFT_cur_state[3]_i_2_n_0 ;
  wire [10:2]r_sFT_nxt_state__0;
  wire [1:1]sel0;
  wire wBNC_B_erase_PM_CASelect;
  wire [0:0]wBNC_P_prog_PM_NumOfData;
  wire wCMDValid_bCMD;
  wire wLoopDone__0;
  wire [5:0]wMNC_setFT_PM_CAData;
  wire wMNC_setFT_PM_CASelect;
  wire [0:0]wMNC_setFT_PM_NumOfData;
  wire [1:1]wMNC_setFT_PM_PCommandOption;
  wire [7:1]wMNC_setFT_PM_TargetWay;
  wire [31:8]wMNC_setFT_PM_WriteData;
  wire wMNC_setFT_PM_WriteLast;
  wire wMNC_setFT_PM_WriteValid;
  wire wMNC_setFT_WriteReady;
  wire [0:0]wPM_LastStep_PCG_PM;
  wire [15:0]wPM_WriteData_PCG_PM;
  wire wPM_WriteReady_PCG_PM;
  wire wPM_WriteValid_PCG_PM;

  assign iOpcode_1_sp_1 = iOpcode_1_sn_1;
  assign iTargetID_0_sp_1 = iTargetID_0_sn_1;
  LUT6 #(
    .INIT(64'hD111DD1DFFFFFFFF)) 
    CABuffer_i_28
       (.I0(wMNC_setFT_PM_CASelect),
        .I1(rCMDReady_reg_0),
        .I2(Q[1]),
        .I3(CABuffer_i_10),
        .I4(wBNC_B_erase_PM_CASelect),
        .I5(CABuffer_i_10_0),
        .O(rPM_CASelect_reg_0));
  LUT6 #(
    .INIT(64'hCFCCAAAA0000AAAA)) 
    CABuffer_i_38
       (.I0(wMNC_setFT_PM_CAData[5]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(iReset),
        .I3(rCAData[1]),
        .I4(rCMDReady_reg_0),
        .I5(Q[1]),
        .O(\rPM_CAData_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFABBAABBFABBFFBB)) 
    CABuffer_i_47
       (.I0(\rLCH_cur_state_reg[2]_1 ),
        .I1(wMNC_setFT_PM_CAData[2]),
        .I2(CABuffer_i_22_0),
        .I3(rCMDReady_reg_0),
        .I4(Q[1]),
        .I5(CABuffer_i_22[1]),
        .O(\rPM_CAData_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFABBAABBFABBFFBB)) 
    CABuffer_i_50
       (.I0(\rLCH_cur_state_reg[2]_1 ),
        .I1(wMNC_setFT_PM_CAData[1]),
        .I2(CABuffer_i_24),
        .I3(rCMDReady_reg_0),
        .I4(Q[1]),
        .I5(CABuffer_i_22[0]),
        .O(\rPM_CAData_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCFCCAAAA0000AAAA)) 
    CABuffer_i_53
       (.I0(wMNC_setFT_PM_CAData[0]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(iReset),
        .I3(rCAData[0]),
        .I4(rCMDReady_reg_0),
        .I5(Q[1]),
        .O(\rPM_CAData_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \FSM_onehot_rDTO_cur_state[6]_i_2 
       (.I0(iWriteValid),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteValid),
        .O(wPM_WriteValid_PCG_PM));
  LUT6 #(
    .INIT(64'h00A0CCA000A000A0)) 
    \FSM_onehot_rDTO_cur_state[7]_i_2 
       (.I0(wMNC_setFT_PM_WriteLast),
        .I1(iWriteLast),
        .I2(wMNC_setFT_PM_WriteValid),
        .I3(rCMDReady_reg_0),
        .I4(\rPO_DQ_reg[31] ),
        .I5(iWriteValid),
        .O(wLoopDone__0));
  LUT4 #(
    .INIT(16'h2F20)) 
    oWriteReady_INST_0
       (.I0(wPM_WriteReady_PCG_PM),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_WriteReady),
        .O(oWriteReady));
  FDCE rCMDReady_reg
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(sel0),
        .Q(rCMDReady_reg_0));
  LUT5 #(
    .INIT(32'h0000F2FF)) 
    \rLCH_cur_state[2]_i_5 
       (.I0(\rPM_PCommand_reg[3]_0 [2]),
        .I1(rCMDReady_reg_0),
        .I2(\rLCH_cur_state_reg[2] ),
        .I3(\rLCH_cur_state_reg[2]_0 ),
        .I4(\rLCH_cur_state_reg[2]_1 ),
        .O(\rPM_PCommand_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[0]_i_1__0 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(iLength[0]),
        .O(\rLength[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[1]_i_1__0 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(iLength[1]),
        .O(\rLength[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[2]_i_1__0 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(iLength[2]),
        .O(\rLength[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[3]_i_1__0 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(iLength[3]),
        .O(\rLength[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[4]_i_1__0 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(iLength[4]),
        .O(\rLength[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[5]_i_1__0 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(iLength[5]),
        .O(\rLength[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[6]_i_1__0 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(iLength[6]),
        .O(\rLength[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLength[7]_i_1__0 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(iLength[7]),
        .O(\rLength[7]_i_1__0_n_0 ));
  FDCE \rLength_reg[0] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[0]_i_1__0_n_0 ),
        .Q(\rLength_reg_n_0_[0] ));
  FDCE \rLength_reg[1] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[1]_i_1__0_n_0 ),
        .Q(\rLength_reg_n_0_[1] ));
  FDCE \rLength_reg[2] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[2]_i_1__0_n_0 ),
        .Q(\rLength_reg_n_0_[2] ));
  FDCE \rLength_reg[3] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[3]_i_1__0_n_0 ),
        .Q(\rLength_reg_n_0_[3] ));
  FDCE \rLength_reg[4] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[4]_i_1__0_n_0 ),
        .Q(\rLength_reg_n_0_[4] ));
  FDCE \rLength_reg[5] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[5]_i_1__0_n_0 ),
        .Q(\rLength_reg_n_0_[5] ));
  FDCE \rLength_reg[6] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[6]_i_1__0_n_0 ),
        .Q(\rLength_reg_n_0_[6] ));
  FDCE \rLength_reg[7] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rLength[7]_i_1__0_n_0 ),
        .Q(\rLength_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'h00A000B000A000A0)) 
    \rMNG_cur_state[3]_i_4 
       (.I0(Q[0]),
        .I1(\rParameter[31]_i_3__0_n_0 ),
        .I2(\rMNG_cur_state[3]_i_2 ),
        .I3(\rMNG_cur_state[3]_i_2_0 ),
        .I4(\rSourceID[2]_i_4__0_n_0 ),
        .I5(r_sFT_cur_state[10]),
        .O(\FSM_onehot_rCurState_reg[5] ));
  LUT5 #(
    .INIT(32'hFCAA00AA)) 
    \rNumOfCommand[0]_i_8 
       (.I0(wMNC_setFT_PM_NumOfData),
        .I1(\rPO_DQ_reg[31] ),
        .I2(wBNC_P_prog_PM_NumOfData),
        .I3(rCMDReady_reg_0),
        .I4(Q[1]),
        .O(\rPM_NumOfData_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4044)) 
    \rNumOfCommand[2]_i_3 
       (.I0(\rNumOfCommand[2]_i_2 ),
        .I1(\rNumOfCommand[2]_i_2_0 ),
        .I2(rCMDReady_reg_0),
        .I3(\rPM_NumOfData_reg[7]_0 [2]),
        .I4(\rNumOfCommand[2]_i_2_1 ),
        .I5(\rNumOfCommand[2]_i_2_2 ),
        .O(rCMDReady_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h20)) 
    rOperationMode_i_1
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(rOperationMode_reg_0),
        .I2(iOpcode[0]),
        .O(rOperationMode_i_1_n_0));
  FDCE rOperationMode_reg
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rOperationMode_i_1_n_0),
        .Q(data2));
  LUT6 #(
    .INIT(64'hF2FAF2F2F2F2F2F2)) 
    \rPM_CAData[0]_i_1__1 
       (.I0(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I1(\r_sFT_cur_state[3]_i_2_n_0 ),
        .I2(\rPM_CAData[0]_i_2__0_n_0 ),
        .I3(\rSourceID_reg_n_0_[0] ),
        .I4(\rLength_reg_n_0_[0] ),
        .I5(r_sFT_cur_state[3]),
        .O(rPM_CAData[0]));
  LUT6 #(
    .INIT(64'h88880000F0000000)) 
    \rPM_CAData[0]_i_2__0 
       (.I0(\rSourceID_reg_n_0_[0] ),
        .I1(data1[0]),
        .I2(\rLength_reg_n_0_[0] ),
        .I3(r_sFT_cur_state[4]),
        .I4(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I5(r_sFT_cur_state[3]),
        .O(\rPM_CAData[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h88F888D888D888D8)) 
    \rPM_CAData[1]_i_1__1 
       (.I0(\r_sFT_cur_state[3]_i_2_n_0 ),
        .I1(\rPM_CAData[1]_i_2__1_n_0 ),
        .I2(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I3(\rSourceID_reg_n_0_[0] ),
        .I4(\rLength_reg_n_0_[1] ),
        .I5(r_sFT_cur_state[3]),
        .O(rPM_CAData[1]));
  LUT6 #(
    .INIT(64'hF808080800000000)) 
    \rPM_CAData[1]_i_2__1 
       (.I0(r_sFT_cur_state[4]),
        .I1(\rLength_reg_n_0_[1] ),
        .I2(r_sFT_cur_state[3]),
        .I3(data1[1]),
        .I4(\rSourceID_reg_n_0_[0] ),
        .I5(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(\rPM_CAData[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2A2222222222)) 
    \rPM_CAData[2]_i_1__1 
       (.I0(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I1(\r_sFT_cur_state[3]_i_2_n_0 ),
        .I2(\rSourceID_reg_n_0_[0] ),
        .I3(r_sFT_cur_state[3]),
        .I4(r_sFT_cur_state[4]),
        .I5(\rLength_reg_n_0_[2] ),
        .O(rPM_CAData[2]));
  LUT6 #(
    .INIT(64'h88000000A8FF0000)) 
    \rPM_CAData[3]_i_1__1 
       (.I0(\rLength_reg_n_0_[3] ),
        .I1(r_sFT_cur_state[4]),
        .I2(r_sFT_cur_state[3]),
        .I3(\r_sFT_cur_state[3]_i_2_n_0 ),
        .I4(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I5(\rSourceID_reg_n_0_[0] ),
        .O(rPM_CAData[3]));
  LUT6 #(
    .INIT(64'h88A80000FF000000)) 
    \rPM_CAData[4]_i_1__1 
       (.I0(\rLength_reg_n_0_[4] ),
        .I1(r_sFT_cur_state[4]),
        .I2(r_sFT_cur_state[3]),
        .I3(\rSourceID_reg_n_0_[0] ),
        .I4(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I5(\r_sFT_cur_state[3]_i_2_n_0 ),
        .O(rPM_CAData[4]));
  LUT6 #(
    .INIT(64'h88000000A8FF0000)) 
    \rPM_CAData[5]_i_1__1 
       (.I0(\rLength_reg_n_0_[5] ),
        .I1(r_sFT_cur_state[4]),
        .I2(r_sFT_cur_state[3]),
        .I3(\r_sFT_cur_state[3]_i_2_n_0 ),
        .I4(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I5(\rSourceID_reg_n_0_[0] ),
        .O(rPM_CAData[5]));
  LUT6 #(
    .INIT(64'hAAAA2A2222222222)) 
    \rPM_CAData[6]_i_1__1 
       (.I0(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I1(\r_sFT_cur_state[3]_i_2_n_0 ),
        .I2(\rSourceID_reg_n_0_[0] ),
        .I3(r_sFT_cur_state[3]),
        .I4(r_sFT_cur_state[4]),
        .I5(\rLength_reg_n_0_[6] ),
        .O(rPM_CAData[6]));
  LUT6 #(
    .INIT(64'hAAAA2A2222222222)) 
    \rPM_CAData[7]_i_1__1 
       (.I0(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I1(\r_sFT_cur_state[3]_i_2_n_0 ),
        .I2(\rSourceID_reg_n_0_[0] ),
        .I3(r_sFT_cur_state[3]),
        .I4(r_sFT_cur_state[4]),
        .I5(\rLength_reg_n_0_[7] ),
        .O(rPM_CAData[7]));
  FDCE \rPM_CAData_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[0]),
        .Q(wMNC_setFT_PM_CAData[0]));
  FDCE \rPM_CAData_reg[1] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[1]),
        .Q(wMNC_setFT_PM_CAData[1]));
  FDCE \rPM_CAData_reg[2] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[2]),
        .Q(wMNC_setFT_PM_CAData[2]));
  FDCE \rPM_CAData_reg[3] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[3]),
        .Q(\rPM_CAData_reg[7]_0 [0]));
  FDCE \rPM_CAData_reg[4] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[4]),
        .Q(\rPM_CAData_reg[7]_0 [1]));
  FDCE \rPM_CAData_reg[5] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[5]),
        .Q(wMNC_setFT_PM_CAData[5]));
  FDCE \rPM_CAData_reg[6] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[6]),
        .Q(\rPM_CAData_reg[7]_0 [2]));
  FDCE \rPM_CAData_reg[7] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CAData[7]),
        .Q(\rPM_CAData_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    rPM_CASelect_i_1__1
       (.I0(r_sFT_cur_state[4]),
        .I1(r_sFT_cur_state[3]),
        .I2(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(rPM_CASelect));
  FDCE rPM_CASelect_reg
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_CASelect),
        .Q(wMNC_setFT_PM_CASelect));
  LUT6 #(
    .INIT(64'hFFFFAAAAAEAAAAAA)) 
    \rPM_NumOfData[0]_i_1__1 
       (.I0(\rPM_NumOfData[0]_i_2__0_n_0 ),
        .I1(r_sFT_cur_state[1]),
        .I2(\rSourceID_reg_n_0_[0] ),
        .I3(\rPM_NumOfData[0]_i_3__0_n_0 ),
        .I4(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I5(\rPM_PCommand[0]_i_2_n_0 ),
        .O(\rPM_NumOfData[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h88F8000088880000)) 
    \rPM_NumOfData[0]_i_2__0 
       (.I0(\rPM_PCommandOption_reg[2]_1 ),
        .I1(r_sFT_cur_state[9]),
        .I2(\rPM_NumOfData_reg[0]_1 ),
        .I3(\rSourceID_reg_n_0_[0] ),
        .I4(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I5(r_sFT_cur_state[2]),
        .O(\rPM_NumOfData[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF1)) 
    \rPM_NumOfData[0]_i_3__0 
       (.I0(rOperationMode_reg_0),
        .I1(iSourceID[0]),
        .I2(r_sFT_cur_state[10]),
        .I3(\rPM_NumOfData[0]_i_4__0_n_0 ),
        .I4(r_sFT_cur_state[0]),
        .I5(\r_pTF_cur_state_reg[2]_0 ),
        .O(\rPM_NumOfData[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rPM_NumOfData[0]_i_4__0 
       (.I0(r_sFT_cur_state[6]),
        .I1(r_sFT_cur_state[9]),
        .I2(r_sFT_cur_state[5]),
        .I3(r_sFT_cur_state[7]),
        .I4(\rPM_PCommand[3]_i_10__0_n_0 ),
        .O(\rPM_NumOfData[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF404040)) 
    \rPM_NumOfData[1]_i_1__1 
       (.I0(\rPM_NumOfData[1]_i_2__0_n_0 ),
        .I1(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I2(\rPM_NumOfData[1]_i_3__0_n_0 ),
        .I3(r_sFT_nxt_state__0[2]),
        .I4(\rSourceID_reg_n_0_[0] ),
        .I5(rPM_PCommand),
        .O(\rPM_NumOfData[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \rPM_NumOfData[1]_i_2__0 
       (.I0(r_sFT_cur_state[10]),
        .I1(iSourceID[0]),
        .I2(rOperationMode_reg_0),
        .O(\rPM_NumOfData[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rPM_NumOfData[1]_i_3__0 
       (.I0(\rPM_PCommand[3]_i_10__0_n_0 ),
        .I1(r_sFT_cur_state[0]),
        .I2(r_sFT_cur_state[1]),
        .I3(r_sFT_cur_state[7]),
        .I4(\rPM_PCommand[3]_i_14__0_n_0 ),
        .I5(\r_pTF_cur_state_reg[2]_0 ),
        .O(\rPM_NumOfData[1]_i_3__0_n_0 ));
  FDCE \rPM_NumOfData_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(\rPM_NumOfData[0]_i_1__1_n_0 ),
        .Q(wMNC_setFT_PM_NumOfData));
  FDCE \rPM_NumOfData_reg[1] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(\rPM_NumOfData[1]_i_1__1_n_0 ),
        .Q(\rPM_NumOfData_reg[7]_0 [0]));
  FDCE \rPM_NumOfData_reg[5] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[6]),
        .Q(\rPM_NumOfData_reg[7]_0 [1]));
  FDCE \rPM_NumOfData_reg[7] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[8]),
        .Q(\rPM_NumOfData_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFCFCFCFEFCFCFC)) 
    \rPM_PCommandOption[0]_i_1__0 
       (.I0(r_sFT_cur_state[6]),
        .I1(r_sFT_nxt_state__0[6]),
        .I2(\rPM_PCommandOption[0]_i_2__0_n_0 ),
        .I3(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I4(data2),
        .I5(r_sFT_cur_state[7]),
        .O(rPM_PCommandOption[0]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \rPM_PCommandOption[0]_i_2__0 
       (.I0(\rPM_PCommandOption_reg[2]_1 ),
        .I1(r_sFT_cur_state[8]),
        .I2(\rPM_PCommandOption_reg[0]_0 ),
        .I3(r_sFT_cur_state[6]),
        .I4(r_sFT_cur_state[7]),
        .I5(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(\rPM_PCommandOption[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hEF000000AA000000)) 
    \rPM_PCommandOption[1]_i_1 
       (.I0(\rPM_PCommandOption[1]_i_2_n_0 ),
        .I1(\rPM_NumOfData_reg[5]_0 ),
        .I2(\rPM_PCommand_reg[3]_0 [0]),
        .I3(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I4(data2),
        .I5(r_sFT_cur_state[9]),
        .O(rPM_PCommandOption[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rPM_PCommandOption[1]_i_2 
       (.I0(r_sFT_cur_state[6]),
        .I1(r_sFT_cur_state[5]),
        .I2(r_sFT_cur_state[7]),
        .I3(r_sFT_cur_state[8]),
        .O(\rPM_PCommandOption[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000000)) 
    \rPM_PCommandOption[2]_i_1__0 
       (.I0(r_sFT_cur_state[6]),
        .I1(\rPM_PCommandOption_reg[2]_1 ),
        .I2(r_sFT_cur_state[5]),
        .I3(data2),
        .I4(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I5(r_sFT_nxt_state__0[9]),
        .O(rPM_PCommandOption[2]));
  FDCE \rPM_PCommandOption_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_PCommandOption[0]),
        .Q(\rPM_PCommandOption_reg[2]_0 [0]));
  FDCE \rPM_PCommandOption_reg[1] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_PCommandOption[1]),
        .Q(wMNC_setFT_PM_PCommandOption));
  FDCE \rPM_PCommandOption_reg[2] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_PCommandOption[2]),
        .Q(\rPM_PCommandOption_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000000)) 
    \rPM_PCommand[0]_i_1__1 
       (.I0(\rPM_PCommand[0]_i_2_n_0 ),
        .I1(r_sFT_cur_state[6]),
        .I2(r_sFT_cur_state[9]),
        .I3(\rPM_PCommandOption_reg[2]_1 ),
        .I4(r_sFT_cur_state[5]),
        .I5(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(rPM_PCommand));
  LUT4 #(
    .INIT(16'hFF40)) 
    \rPM_PCommand[0]_i_2 
       (.I0(\rPM_NumOfData_reg[5]_0 ),
        .I1(\rPM_PCommand_reg[3]_0 [1]),
        .I2(r_sFT_cur_state[7]),
        .I3(r_sFT_cur_state[8]),
        .O(\rPM_PCommand[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rPM_PCommand[3]_i_10__0 
       (.I0(r_sFT_cur_state[4]),
        .I1(r_sFT_cur_state[3]),
        .I2(r_sFT_cur_state[2]),
        .O(\rPM_PCommand[3]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rPM_PCommand[3]_i_11__0 
       (.I0(r_sFT_cur_state[3]),
        .I1(r_sFT_cur_state[4]),
        .O(\rPM_PCommand[3]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000005C)) 
    \rPM_PCommand[3]_i_13__0 
       (.I0(\rPM_PCommand[3]_i_10__0_n_0 ),
        .I1(\rPM_PCommand[3]_i_17_n_0 ),
        .I2(r_sFT_cur_state[8]),
        .I3(\rParameter[31]_i_3__0_n_0 ),
        .I4(r_sFT_cur_state[10]),
        .I5(\rPM_PCommand[3]_i_5__0_n_0 ),
        .O(\rPM_PCommand[3]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rPM_PCommand[3]_i_14__0 
       (.I0(r_sFT_cur_state[6]),
        .I1(r_sFT_cur_state[9]),
        .O(\rPM_PCommand[3]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000FF0000)) 
    \rPM_PCommand[3]_i_15__0 
       (.I0(\rPM_NumOfData_reg[5]_0 ),
        .I1(\rPM_PCommand_reg[3]_0 [1]),
        .I2(\rPM_PCommand_reg[3]_0 [0]),
        .I3(\rPM_PCommand[3]_i_10__0_n_0 ),
        .I4(\rPM_PCommand[3]_i_18_n_0 ),
        .I5(r_sFT_cur_state[8]),
        .O(\rPM_PCommand[3]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000080800000008)) 
    \rPM_PCommand[3]_i_16__0 
       (.I0(\rPM_PCommand[3]_i_8__0_n_0 ),
        .I1(r_sFT_cur_state[5]),
        .I2(r_sFT_cur_state[7]),
        .I3(r_sFT_cur_state[6]),
        .I4(r_sFT_cur_state[9]),
        .I5(\rPM_PCommandOption_reg[2]_1 ),
        .O(\rPM_PCommand[3]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h155A)) 
    \rPM_PCommand[3]_i_17 
       (.I0(r_sFT_cur_state[2]),
        .I1(\rSourceID_reg_n_0_[0] ),
        .I2(r_sFT_cur_state[3]),
        .I3(r_sFT_cur_state[4]),
        .O(\rPM_PCommand[3]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rPM_PCommand[3]_i_18 
       (.I0(r_sFT_cur_state[1]),
        .I1(r_sFT_cur_state[0]),
        .I2(r_sFT_cur_state[10]),
        .O(\rPM_PCommand[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEFE)) 
    \rPM_PCommand[3]_i_1__1 
       (.I0(\rPM_PCommand[3]_i_2__0_n_0 ),
        .I1(\rPM_PCommand[3]_i_3__0_n_0 ),
        .I2(\rPM_PCommand[3]_i_4__0_n_0 ),
        .I3(\rPM_PCommand[3]_i_5__0_n_0 ),
        .I4(r_sFT_cur_state[8]),
        .I5(\rPM_PCommand[3]_i_6__0_n_0 ),
        .O(rCMDReady));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAEAFAAA)) 
    \rPM_PCommand[3]_i_2__0 
       (.I0(\rSourceID[2]_i_3__0_n_0 ),
        .I1(\rPM_PCommand[3]_i_7__0_n_0 ),
        .I2(\rPM_PCommand[3]_i_8__0_n_0 ),
        .I3(r_sFT_cur_state[9]),
        .I4(r_sFT_cur_state[6]),
        .I5(\rPM_PCommand[3]_i_9__0_n_0 ),
        .O(\rPM_PCommand[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404040444)) 
    \rPM_PCommand[3]_i_3__0 
       (.I0(\rParameter[31]_i_3__0_n_0 ),
        .I1(r_sFT_cur_state[10]),
        .I2(\rSourceID[2]_i_4__0_n_0 ),
        .I3(\rPM_PCommand[3]_i_10__0_n_0 ),
        .I4(\rPM_PCommandOption[1]_i_2_n_0 ),
        .I5(\rPM_PCommandOption_reg[2]_1 ),
        .O(\rPM_PCommand[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \rPM_PCommand[3]_i_4__0 
       (.I0(\r_pTF_cur_state_reg[2]_0 ),
        .I1(r_sFT_cur_state[0]),
        .I2(r_sFT_cur_state[1]),
        .I3(r_sFT_cur_state[10]),
        .I4(\rPM_PCommand[3]_i_11__0_n_0 ),
        .I5(\rPM_NumOfData_reg[0]_1 ),
        .O(\rPM_PCommand[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rPM_PCommand[3]_i_5__0 
       (.I0(r_sFT_cur_state[7]),
        .I1(r_sFT_cur_state[5]),
        .I2(r_sFT_cur_state[9]),
        .I3(r_sFT_cur_state[6]),
        .O(\rPM_PCommand[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABAAAAA)) 
    \rPM_PCommand[3]_i_6__0 
       (.I0(\rPM_PCommand[3]_i_13__0_n_0 ),
        .I1(\rPM_PCommand[3]_i_14__0_n_0 ),
        .I2(r_sFT_cur_state[7]),
        .I3(r_sFT_cur_state[5]),
        .I4(\rPM_PCommand[3]_i_15__0_n_0 ),
        .I5(\rPM_PCommand[3]_i_16__0_n_0 ),
        .O(\rPM_PCommand[3]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h000004FF)) 
    \rPM_PCommand[3]_i_7__0 
       (.I0(\rPM_NumOfData_reg[5]_0 ),
        .I1(\rPM_PCommand_reg[3]_0 [0]),
        .I2(\rPM_PCommand_reg[3]_0 [1]),
        .I3(r_sFT_cur_state[7]),
        .I4(r_sFT_cur_state[5]),
        .O(\rPM_PCommand[3]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rPM_PCommand[3]_i_8__0 
       (.I0(r_sFT_cur_state[8]),
        .I1(r_sFT_cur_state[1]),
        .I2(r_sFT_cur_state[0]),
        .I3(r_sFT_cur_state[10]),
        .I4(\rPM_PCommand[3]_i_10__0_n_0 ),
        .O(\rPM_PCommand[3]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rPM_PCommand[3]_i_9__0 
       (.I0(r_sFT_cur_state[5]),
        .I1(r_sFT_cur_state[7]),
        .O(\rPM_PCommand[3]_i_9__0_n_0 ));
  FDCE \rPM_PCommand_reg[0] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(rPM_PCommand),
        .Q(\rPM_PCommand_reg[3]_0 [0]));
  FDCE \rPM_PCommand_reg[2] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[7]),
        .Q(\rPM_PCommand_reg[3]_0 [1]));
  FDCE \rPM_PCommand_reg[3] 
       (.C(iSystemClock),
        .CE(rCMDReady),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[2]),
        .Q(\rPM_PCommand_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[10]_i_1 
       (.I0(\rParameter_reg_n_0_[2] ),
        .I1(\rPM_WriteData[15]_i_2_n_0 ),
        .I2(\rPM_WriteData[10]_i_2_n_0 ),
        .O(rPM_WriteData[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[10]_i_2 
       (.I0(r_pTF_nxt_state__0[7]),
        .I1(\rParameter_reg_n_0_[26] ),
        .I2(r_pTF_nxt_state__0[5]),
        .I3(\rParameter_reg_n_0_[10] ),
        .I4(\rParameter_reg_n_0_[18] ),
        .I5(\rPM_WriteData[15]_i_4_n_0 ),
        .O(\rPM_WriteData[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[11]_i_1 
       (.I0(\rParameter_reg_n_0_[3] ),
        .I1(\rPM_WriteData[15]_i_2_n_0 ),
        .I2(\rPM_WriteData[11]_i_2_n_0 ),
        .O(rPM_WriteData[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[11]_i_2 
       (.I0(r_pTF_nxt_state__0[7]),
        .I1(\rParameter_reg_n_0_[27] ),
        .I2(r_pTF_nxt_state__0[5]),
        .I3(\rParameter_reg_n_0_[11] ),
        .I4(\rParameter_reg_n_0_[19] ),
        .I5(\rPM_WriteData[15]_i_4_n_0 ),
        .O(\rPM_WriteData[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[12]_i_1 
       (.I0(\rParameter_reg_n_0_[4] ),
        .I1(\rPM_WriteData[15]_i_2_n_0 ),
        .I2(\rPM_WriteData[12]_i_2_n_0 ),
        .O(rPM_WriteData[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[12]_i_2 
       (.I0(r_pTF_nxt_state__0[7]),
        .I1(\rParameter_reg_n_0_[28] ),
        .I2(r_pTF_nxt_state__0[5]),
        .I3(\rParameter_reg_n_0_[12] ),
        .I4(\rParameter_reg_n_0_[20] ),
        .I5(\rPM_WriteData[15]_i_4_n_0 ),
        .O(\rPM_WriteData[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[13]_i_1 
       (.I0(\rParameter_reg_n_0_[5] ),
        .I1(\rPM_WriteData[15]_i_2_n_0 ),
        .I2(\rPM_WriteData[13]_i_2_n_0 ),
        .O(rPM_WriteData[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[13]_i_2 
       (.I0(r_pTF_nxt_state__0[7]),
        .I1(\rParameter_reg_n_0_[29] ),
        .I2(r_pTF_nxt_state__0[5]),
        .I3(\rParameter_reg_n_0_[13] ),
        .I4(\rParameter_reg_n_0_[21] ),
        .I5(\rPM_WriteData[15]_i_4_n_0 ),
        .O(\rPM_WriteData[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[14]_i_1 
       (.I0(\rParameter_reg_n_0_[6] ),
        .I1(\rPM_WriteData[15]_i_2_n_0 ),
        .I2(\rPM_WriteData[14]_i_2_n_0 ),
        .O(rPM_WriteData[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[14]_i_2 
       (.I0(r_pTF_nxt_state__0[7]),
        .I1(\rParameter_reg_n_0_[30] ),
        .I2(r_pTF_nxt_state__0[5]),
        .I3(\rParameter_reg_n_0_[14] ),
        .I4(\rParameter_reg_n_0_[22] ),
        .I5(\rPM_WriteData[15]_i_4_n_0 ),
        .O(\rPM_WriteData[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[15]_i_1 
       (.I0(\rParameter_reg_n_0_[7] ),
        .I1(\rPM_WriteData[15]_i_2_n_0 ),
        .I2(\rPM_WriteData[15]_i_3_n_0 ),
        .O(rPM_WriteData[15]));
  LUT5 #(
    .INIT(32'hF0F03020)) 
    \rPM_WriteData[15]_i_2 
       (.I0(r_pTF_cur_state[4]),
        .I1(wPM_WriteReady_PCG_PM),
        .I2(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I3(r_pTF_cur_state[8]),
        .I4(r_pTF_cur_state[3]),
        .O(\rPM_WriteData[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[15]_i_3 
       (.I0(r_pTF_nxt_state__0[7]),
        .I1(\rParameter_reg_n_0_[31] ),
        .I2(r_pTF_nxt_state__0[5]),
        .I3(\rParameter_reg_n_0_[15] ),
        .I4(\rParameter_reg_n_0_[23] ),
        .I5(\rPM_WriteData[15]_i_4_n_0 ),
        .O(\rPM_WriteData[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0E0F0E0F0E03020)) 
    \rPM_WriteData[15]_i_4 
       (.I0(r_pTF_cur_state[6]),
        .I1(wPM_WriteReady_PCG_PM),
        .I2(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I3(r_pTF_cur_state[9]),
        .I4(r_pTF_cur_state[8]),
        .I5(r_pTF_cur_state[5]),
        .O(\rPM_WriteData[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[24]_i_1 
       (.I0(\rParameter_reg_n_0_[0] ),
        .I1(r_pTF_nxt_state__0[4]),
        .I2(\rPM_WriteData[24]_i_2_n_0 ),
        .O(rPM_WriteData[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[24]_i_2 
       (.I0(\rPM_WriteData[31]_i_3_n_0 ),
        .I1(\rParameter_reg_n_0_[8] ),
        .I2(r_pTF_nxt_state__0[6]),
        .I3(\rParameter_reg_n_0_[16] ),
        .I4(\rParameter_reg_n_0_[24] ),
        .I5(rPM_WriteLast),
        .O(\rPM_WriteData[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[25]_i_1 
       (.I0(\rParameter_reg_n_0_[1] ),
        .I1(r_pTF_nxt_state__0[4]),
        .I2(\rPM_WriteData[25]_i_2_n_0 ),
        .O(rPM_WriteData[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[25]_i_2 
       (.I0(\rPM_WriteData[31]_i_3_n_0 ),
        .I1(\rParameter_reg_n_0_[9] ),
        .I2(r_pTF_nxt_state__0[6]),
        .I3(\rParameter_reg_n_0_[17] ),
        .I4(\rParameter_reg_n_0_[25] ),
        .I5(rPM_WriteLast),
        .O(\rPM_WriteData[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[26]_i_1 
       (.I0(\rParameter_reg_n_0_[2] ),
        .I1(r_pTF_nxt_state__0[4]),
        .I2(\rPM_WriteData[26]_i_2_n_0 ),
        .O(rPM_WriteData[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[26]_i_2 
       (.I0(\rPM_WriteData[31]_i_3_n_0 ),
        .I1(\rParameter_reg_n_0_[10] ),
        .I2(r_pTF_nxt_state__0[6]),
        .I3(\rParameter_reg_n_0_[18] ),
        .I4(\rParameter_reg_n_0_[26] ),
        .I5(rPM_WriteLast),
        .O(\rPM_WriteData[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[27]_i_1 
       (.I0(\rParameter_reg_n_0_[3] ),
        .I1(r_pTF_nxt_state__0[4]),
        .I2(\rPM_WriteData[27]_i_2_n_0 ),
        .O(rPM_WriteData[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[27]_i_2 
       (.I0(\rPM_WriteData[31]_i_3_n_0 ),
        .I1(\rParameter_reg_n_0_[11] ),
        .I2(r_pTF_nxt_state__0[6]),
        .I3(\rParameter_reg_n_0_[19] ),
        .I4(\rParameter_reg_n_0_[27] ),
        .I5(rPM_WriteLast),
        .O(\rPM_WriteData[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[28]_i_1 
       (.I0(\rParameter_reg_n_0_[4] ),
        .I1(r_pTF_nxt_state__0[4]),
        .I2(\rPM_WriteData[28]_i_2_n_0 ),
        .O(rPM_WriteData[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[28]_i_2 
       (.I0(\rPM_WriteData[31]_i_3_n_0 ),
        .I1(\rParameter_reg_n_0_[12] ),
        .I2(r_pTF_nxt_state__0[6]),
        .I3(\rParameter_reg_n_0_[20] ),
        .I4(\rParameter_reg_n_0_[28] ),
        .I5(rPM_WriteLast),
        .O(\rPM_WriteData[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[29]_i_1 
       (.I0(\rParameter_reg_n_0_[5] ),
        .I1(r_pTF_nxt_state__0[4]),
        .I2(\rPM_WriteData[29]_i_2_n_0 ),
        .O(rPM_WriteData[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[29]_i_2 
       (.I0(\rPM_WriteData[31]_i_3_n_0 ),
        .I1(\rParameter_reg_n_0_[13] ),
        .I2(r_pTF_nxt_state__0[6]),
        .I3(\rParameter_reg_n_0_[21] ),
        .I4(\rParameter_reg_n_0_[29] ),
        .I5(rPM_WriteLast),
        .O(\rPM_WriteData[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[30]_i_1 
       (.I0(\rParameter_reg_n_0_[6] ),
        .I1(r_pTF_nxt_state__0[4]),
        .I2(\rPM_WriteData[30]_i_2_n_0 ),
        .O(rPM_WriteData[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[30]_i_2 
       (.I0(\rPM_WriteData[31]_i_3_n_0 ),
        .I1(\rParameter_reg_n_0_[14] ),
        .I2(r_pTF_nxt_state__0[6]),
        .I3(\rParameter_reg_n_0_[22] ),
        .I4(\rParameter_reg_n_0_[30] ),
        .I5(rPM_WriteLast),
        .O(\rPM_WriteData[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[31]_i_1 
       (.I0(\rParameter_reg_n_0_[7] ),
        .I1(r_pTF_nxt_state__0[4]),
        .I2(\rPM_WriteData[31]_i_2_n_0 ),
        .O(rPM_WriteData[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[31]_i_2 
       (.I0(\rPM_WriteData[31]_i_3_n_0 ),
        .I1(\rParameter_reg_n_0_[15] ),
        .I2(r_pTF_nxt_state__0[6]),
        .I3(\rParameter_reg_n_0_[23] ),
        .I4(\rParameter_reg_n_0_[31] ),
        .I5(rPM_WriteLast),
        .O(\rPM_WriteData[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E020E020E020)) 
    \rPM_WriteData[31]_i_3 
       (.I0(rWriteReady_i_16_n_0),
        .I1(wPM_WriteReady_PCG_PM),
        .I2(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I3(r_pTF_cur_state[4]),
        .I4(data2),
        .I5(r_pTF_cur_state[3]),
        .O(\rPM_WriteData[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[8]_i_1 
       (.I0(\rParameter_reg_n_0_[0] ),
        .I1(\rPM_WriteData[15]_i_2_n_0 ),
        .I2(\rPM_WriteData[8]_i_2_n_0 ),
        .O(rPM_WriteData[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[8]_i_2 
       (.I0(r_pTF_nxt_state__0[7]),
        .I1(\rParameter_reg_n_0_[24] ),
        .I2(r_pTF_nxt_state__0[5]),
        .I3(\rParameter_reg_n_0_[8] ),
        .I4(\rParameter_reg_n_0_[16] ),
        .I5(\rPM_WriteData[15]_i_4_n_0 ),
        .O(\rPM_WriteData[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rPM_WriteData[9]_i_1 
       (.I0(\rParameter_reg_n_0_[1] ),
        .I1(\rPM_WriteData[15]_i_2_n_0 ),
        .I2(\rPM_WriteData[9]_i_2_n_0 ),
        .O(rPM_WriteData[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rPM_WriteData[9]_i_2 
       (.I0(r_pTF_nxt_state__0[7]),
        .I1(\rParameter_reg_n_0_[25] ),
        .I2(r_pTF_nxt_state__0[5]),
        .I3(\rParameter_reg_n_0_[9] ),
        .I4(\rParameter_reg_n_0_[17] ),
        .I5(\rPM_WriteData[15]_i_4_n_0 ),
        .O(\rPM_WriteData[9]_i_2_n_0 ));
  FDCE \rPM_WriteData_reg[10] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[10]),
        .Q(wMNC_setFT_PM_WriteData[10]));
  FDCE \rPM_WriteData_reg[11] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[11]),
        .Q(wMNC_setFT_PM_WriteData[11]));
  FDCE \rPM_WriteData_reg[12] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[12]),
        .Q(wMNC_setFT_PM_WriteData[12]));
  FDCE \rPM_WriteData_reg[13] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[13]),
        .Q(wMNC_setFT_PM_WriteData[13]));
  FDCE \rPM_WriteData_reg[14] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[14]),
        .Q(wMNC_setFT_PM_WriteData[14]));
  FDCE \rPM_WriteData_reg[15] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[15]),
        .Q(wMNC_setFT_PM_WriteData[15]));
  FDCE \rPM_WriteData_reg[24] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[24]),
        .Q(wMNC_setFT_PM_WriteData[24]));
  FDCE \rPM_WriteData_reg[25] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[25]),
        .Q(wMNC_setFT_PM_WriteData[25]));
  FDCE \rPM_WriteData_reg[26] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[26]),
        .Q(wMNC_setFT_PM_WriteData[26]));
  FDCE \rPM_WriteData_reg[27] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[27]),
        .Q(wMNC_setFT_PM_WriteData[27]));
  FDCE \rPM_WriteData_reg[28] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[28]),
        .Q(wMNC_setFT_PM_WriteData[28]));
  FDCE \rPM_WriteData_reg[29] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[29]),
        .Q(wMNC_setFT_PM_WriteData[29]));
  FDCE \rPM_WriteData_reg[30] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[30]),
        .Q(wMNC_setFT_PM_WriteData[30]));
  FDCE \rPM_WriteData_reg[31] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[31]),
        .Q(wMNC_setFT_PM_WriteData[31]));
  FDCE \rPM_WriteData_reg[8] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[8]),
        .Q(wMNC_setFT_PM_WriteData[8]));
  FDCE \rPM_WriteData_reg[9] 
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteData[9]),
        .Q(wMNC_setFT_PM_WriteData[9]));
  LUT6 #(
    .INIT(64'hF0B0F0B0F0B0C080)) 
    rPM_WriteLast_i_1
       (.I0(r_pTF_cur_state[6]),
        .I1(wPM_WriteReady_PCG_PM),
        .I2(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I3(r_pTF_cur_state[8]),
        .I4(r_pTF_cur_state[9]),
        .I5(r_pTF_cur_state[7]),
        .O(rPM_WriteLast));
  FDCE rPM_WriteLast_reg
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteLast),
        .Q(wMNC_setFT_PM_WriteLast));
  LUT5 #(
    .INIT(32'hAA00FE00)) 
    rPM_WriteValid_i_1
       (.I0(rPM_WriteValid_i_2_n_0),
        .I1(r_pTF_cur_state[7]),
        .I2(r_pTF_cur_state[9]),
        .I3(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I4(wPM_WriteReady_PCG_PM),
        .O(rPM_WriteValid));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rPM_WriteValid_i_2
       (.I0(r_pTF_cur_state[3]),
        .I1(r_pTF_cur_state[5]),
        .I2(r_pTF_cur_state[8]),
        .I3(r_pTF_cur_state[6]),
        .I4(r_pTF_cur_state[4]),
        .O(rPM_WriteValid_i_2_n_0));
  FDCE rPM_WriteValid_reg
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rPM_WriteValid),
        .Q(wMNC_setFT_PM_WriteValid));
  LUT6 #(
    .INIT(64'h000000005555D555)) 
    \rPO_ChipEnable[12]_i_4 
       (.I0(\rPO_ChipEnable[12]_i_5_n_0 ),
        .I1(rCMDReady_reg_0),
        .I2(Q[1]),
        .I3(\rPO_DQ_reg[31] ),
        .I4(\rPO_ChipEnable[12]_i_2 ),
        .I5(\rLCH_cur_state_reg[2]_1 ),
        .O(rCMDReady_reg_3));
  LUT6 #(
    .INIT(64'hC5C505C5F5F535F5)) 
    \rPO_ChipEnable[12]_i_5 
       (.I0(wMNC_setFT_PM_TargetWay[4]),
        .I1(Q[1]),
        .I2(rCMDReady_reg_0),
        .I3(\rPO_ChipEnable[15]_i_4_0 [1]),
        .I4(\rPO_DQ_reg[31] ),
        .I5(\rPO_ChipEnable[15]_i_4_1 [1]),
        .O(\rPO_ChipEnable[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555D555)) 
    \rPO_ChipEnable[13]_i_4 
       (.I0(\rPO_ChipEnable[13]_i_5_n_0 ),
        .I1(rCMDReady_reg_0),
        .I2(Q[1]),
        .I3(\rPO_DQ_reg[31] ),
        .I4(\rPO_ChipEnable[13]_i_2 ),
        .I5(\rLCH_cur_state_reg[2]_1 ),
        .O(rCMDReady_reg_4));
  LUT6 #(
    .INIT(64'hC5C505C5F5F535F5)) 
    \rPO_ChipEnable[13]_i_5 
       (.I0(wMNC_setFT_PM_TargetWay[5]),
        .I1(Q[1]),
        .I2(rCMDReady_reg_0),
        .I3(\rPO_ChipEnable[15]_i_4_0 [2]),
        .I4(\rPO_DQ_reg[31] ),
        .I5(\rPO_ChipEnable[15]_i_4_1 [2]),
        .O(\rPO_ChipEnable[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555D555)) 
    \rPO_ChipEnable[15]_i_4 
       (.I0(\rPO_ChipEnable[15]_i_5_n_0 ),
        .I1(rCMDReady_reg_0),
        .I2(Q[1]),
        .I3(\rPO_DQ_reg[31] ),
        .I4(\rPO_ChipEnable[15]_i_2 ),
        .I5(\rLCH_cur_state_reg[2]_1 ),
        .O(rCMDReady_reg_5));
  LUT6 #(
    .INIT(64'hC5C505C5F5F535F5)) 
    \rPO_ChipEnable[15]_i_5 
       (.I0(wMNC_setFT_PM_TargetWay[7]),
        .I1(Q[1]),
        .I2(rCMDReady_reg_0),
        .I3(\rPO_ChipEnable[15]_i_4_0 [3]),
        .I4(\rPO_DQ_reg[31] ),
        .I5(\rPO_ChipEnable[15]_i_4_1 [3]),
        .O(\rPO_ChipEnable[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555D555)) 
    \rPO_ChipEnable[9]_i_4 
       (.I0(\rPO_ChipEnable[9]_i_5_n_0 ),
        .I1(rCMDReady_reg_0),
        .I2(Q[1]),
        .I3(\rPO_DQ_reg[31] ),
        .I4(\rPO_ChipEnable[9]_i_2 ),
        .I5(\rLCH_cur_state_reg[2]_1 ),
        .O(rCMDReady_reg_2));
  LUT6 #(
    .INIT(64'hC5C505C5F5F535F5)) 
    \rPO_ChipEnable[9]_i_5 
       (.I0(wMNC_setFT_PM_TargetWay[1]),
        .I1(Q[1]),
        .I2(rCMDReady_reg_0),
        .I3(\rPO_ChipEnable[15]_i_4_0 [0]),
        .I4(\rPO_DQ_reg[31] ),
        .I5(\rPO_ChipEnable[15]_i_4_1 [0]),
        .O(\rPO_ChipEnable[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rPO_DQ[0]_i_2 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[0]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[8]),
        .O(wPM_WriteData_PCG_PM[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rPO_DQ[10]_i_2 
       (.I0(iWriteData[10]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[10]),
        .O(wPM_WriteData_PCG_PM[10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rPO_DQ[11]_i_2 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[11]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[11]),
        .O(wPM_WriteData_PCG_PM[11]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rPO_DQ[12]_i_2 
       (.I0(iWriteData[12]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[12]),
        .O(wPM_WriteData_PCG_PM[12]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rPO_DQ[13]_i_2 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[13]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[13]),
        .O(wPM_WriteData_PCG_PM[13]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rPO_DQ[14]_i_2 
       (.I0(iWriteData[14]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[14]),
        .O(wPM_WriteData_PCG_PM[14]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rPO_DQ[15]_i_3 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[15]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[15]),
        .O(wPM_WriteData_PCG_PM[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFE00000)) 
    \rPO_DQ[16]_i_1 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[16]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[24]),
        .I4(\rPO_DQ_reg[31]_0 ),
        .I5(\rPO_DQ_reg[16] ),
        .O(\rPM_WriteData_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F200000)) 
    \rPO_DQ[17]_i_1 
       (.I0(iWriteData[17]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[25]),
        .I4(\rPO_DQ_reg[31]_0 ),
        .I5(\rPO_DQ_reg[17] ),
        .O(\rPM_WriteData_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F200000)) 
    \rPO_DQ[18]_i_1 
       (.I0(iWriteData[18]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[26]),
        .I4(\rPO_DQ_reg[31]_0 ),
        .I5(\rPO_DQ_reg[18] ),
        .O(\rPM_WriteData_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFE00000)) 
    \rPO_DQ[19]_i_1 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[19]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[27]),
        .I4(\rPO_DQ_reg[31]_0 ),
        .I5(\rPO_DQ_reg[19] ),
        .O(\rPM_WriteData_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rPO_DQ[1]_i_2 
       (.I0(iWriteData[1]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[9]),
        .O(wPM_WriteData_PCG_PM[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F200000)) 
    \rPO_DQ[20]_i_1 
       (.I0(iWriteData[20]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[28]),
        .I4(\rPO_DQ_reg[31]_0 ),
        .I5(\rPO_DQ_reg[20] ),
        .O(\rPM_WriteData_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F200000)) 
    \rPO_DQ[21]_i_1 
       (.I0(iWriteData[21]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[29]),
        .I4(\rPO_DQ_reg[31]_0 ),
        .I5(\rPO_DQ_reg[21] ),
        .O(\rPM_WriteData_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F200000)) 
    \rPO_DQ[22]_i_1 
       (.I0(iWriteData[22]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[30]),
        .I4(\rPO_DQ_reg[31]_0 ),
        .I5(\rPO_DQ_reg[22] ),
        .O(\rPM_WriteData_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFE00000)) 
    \rPO_DQ[23]_i_2 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[23]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[31]),
        .I4(\rPO_DQ_reg[31]_0 ),
        .I5(\rPO_DQ_reg[23] ),
        .O(\rPM_WriteData_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hA8A8A808)) 
    \rPO_DQ[24]_i_1 
       (.I0(\rPO_DQ_reg[31]_0 ),
        .I1(wMNC_setFT_PM_WriteData[24]),
        .I2(rCMDReady_reg_0),
        .I3(iWriteData[24]),
        .I4(\rPO_DQ_reg[31] ),
        .O(\rPM_WriteData_reg[31]_0 [8]));
  LUT5 #(
    .INIT(32'hA8A8A808)) 
    \rPO_DQ[25]_i_1 
       (.I0(\rPO_DQ_reg[31]_0 ),
        .I1(wMNC_setFT_PM_WriteData[25]),
        .I2(rCMDReady_reg_0),
        .I3(iWriteData[25]),
        .I4(\rPO_DQ_reg[31] ),
        .O(\rPM_WriteData_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'hA8A8A808)) 
    \rPO_DQ[26]_i_1 
       (.I0(\rPO_DQ_reg[31]_0 ),
        .I1(wMNC_setFT_PM_WriteData[26]),
        .I2(rCMDReady_reg_0),
        .I3(iWriteData[26]),
        .I4(\rPO_DQ_reg[31] ),
        .O(\rPM_WriteData_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'h08A80808)) 
    \rPO_DQ[27]_i_1 
       (.I0(\rPO_DQ_reg[31]_0 ),
        .I1(wMNC_setFT_PM_WriteData[27]),
        .I2(rCMDReady_reg_0),
        .I3(\rPO_DQ_reg[31] ),
        .I4(iWriteData[27]),
        .O(\rPM_WriteData_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'h08A80808)) 
    \rPO_DQ[28]_i_1 
       (.I0(\rPO_DQ_reg[31]_0 ),
        .I1(wMNC_setFT_PM_WriteData[28]),
        .I2(rCMDReady_reg_0),
        .I3(\rPO_DQ_reg[31] ),
        .I4(iWriteData[28]),
        .O(\rPM_WriteData_reg[31]_0 [12]));
  LUT5 #(
    .INIT(32'hA8A8A808)) 
    \rPO_DQ[29]_i_1 
       (.I0(\rPO_DQ_reg[31]_0 ),
        .I1(wMNC_setFT_PM_WriteData[29]),
        .I2(rCMDReady_reg_0),
        .I3(iWriteData[29]),
        .I4(\rPO_DQ_reg[31] ),
        .O(\rPM_WriteData_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rPO_DQ[2]_i_2 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[2]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[10]),
        .O(wPM_WriteData_PCG_PM[2]));
  LUT5 #(
    .INIT(32'hA8A8A808)) 
    \rPO_DQ[30]_i_1 
       (.I0(\rPO_DQ_reg[31]_0 ),
        .I1(wMNC_setFT_PM_WriteData[30]),
        .I2(rCMDReady_reg_0),
        .I3(iWriteData[30]),
        .I4(\rPO_DQ_reg[31] ),
        .O(\rPM_WriteData_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'h08A80808)) 
    \rPO_DQ[31]_i_2 
       (.I0(\rPO_DQ_reg[31]_0 ),
        .I1(wMNC_setFT_PM_WriteData[31]),
        .I2(rCMDReady_reg_0),
        .I3(\rPO_DQ_reg[31] ),
        .I4(iWriteData[31]),
        .O(\rPM_WriteData_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rPO_DQ[3]_i_2 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[3]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[11]),
        .O(wPM_WriteData_PCG_PM[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rPO_DQ[4]_i_2 
       (.I0(iWriteData[4]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[12]),
        .O(wPM_WriteData_PCG_PM[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rPO_DQ[5]_i_2 
       (.I0(iWriteData[5]),
        .I1(\rPO_DQ_reg[31] ),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[13]),
        .O(wPM_WriteData_PCG_PM[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rPO_DQ[6]_i_2 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[6]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[14]),
        .O(wPM_WriteData_PCG_PM[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rPO_DQ[7]_i_2 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[7]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[15]),
        .O(wPM_WriteData_PCG_PM[7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rPO_DQ[8]_i_2 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[8]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[8]),
        .O(wPM_WriteData_PCG_PM[8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \rPO_DQ[9]_i_2 
       (.I0(\rPO_DQ_reg[31] ),
        .I1(iWriteData[9]),
        .I2(rCMDReady_reg_0),
        .I3(wMNC_setFT_PM_WriteData[9]),
        .O(wPM_WriteData_PCG_PM[9]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[0]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[0]),
        .O(\rParameter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[10]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[10]),
        .O(\rParameter[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[11]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[11]),
        .O(\rParameter[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[12]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[12]),
        .O(\rParameter[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[13]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[13]),
        .O(\rParameter[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[14]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[14]),
        .O(\rParameter[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[15]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[15]),
        .O(\rParameter[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[16]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[16]),
        .O(\rParameter[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[17]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[17]),
        .O(\rParameter[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[18]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[18]),
        .O(\rParameter[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[19]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[19]),
        .O(\rParameter[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[1]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[1]),
        .O(\rParameter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[20]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[20]),
        .O(\rParameter[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[21]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[21]),
        .O(\rParameter[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[22]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[22]),
        .O(\rParameter[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[23]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[23]),
        .O(\rParameter[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[24]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[24]),
        .O(\rParameter[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[25]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[25]),
        .O(\rParameter[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[26]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[26]),
        .O(\rParameter[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[27]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[27]),
        .O(\rParameter[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[28]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[28]),
        .O(\rParameter[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[29]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[29]),
        .O(\rParameter[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[2]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[2]),
        .O(\rParameter[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[30]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[30]),
        .O(\rParameter[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \rParameter[31]_i_1__0 
       (.I0(r_sFT_cur_state[10]),
        .I1(\rSourceID[2]_i_4__0_n_0 ),
        .I2(wPM_LastStep_PCG_PM),
        .I3(\rParameter[31]_i_3__0_n_0 ),
        .I4(\rParameter[31]_i_4__0_n_0 ),
        .I5(rWriteReady_i_7_n_0),
        .O(rParameter));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[31]_i_2__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[31]),
        .O(\rParameter[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rParameter[31]_i_3__0 
       (.I0(r_sFT_cur_state[0]),
        .I1(r_sFT_cur_state[1]),
        .O(\rParameter[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rParameter[31]_i_4__0 
       (.I0(r_pTF_cur_state[7]),
        .I1(r_pTF_cur_state[9]),
        .I2(r_pTF_cur_state[10]),
        .I3(rPM_WriteValid_i_2_n_0),
        .I4(r_pTF_cur_state[1]),
        .I5(r_pTF_cur_state[2]),
        .O(\rParameter[31]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[3]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[3]),
        .O(\rParameter[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[4]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[4]),
        .O(\rParameter[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[5]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[5]),
        .O(\rParameter[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[6]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[6]),
        .O(\rParameter[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[7]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[7]),
        .O(\rParameter[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[8]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[8]),
        .O(\rParameter[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rParameter[9]_i_1__0 
       (.I0(iWriteValid),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(r_pTF_cur_state[2]),
        .I3(iWriteData[9]),
        .O(\rParameter[9]_i_1__0_n_0 ));
  FDCE \rParameter_reg[0] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[0]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[0] ));
  FDCE \rParameter_reg[10] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[10]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[10] ));
  FDCE \rParameter_reg[11] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[11]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[11] ));
  FDCE \rParameter_reg[12] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[12]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[12] ));
  FDCE \rParameter_reg[13] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[13]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[13] ));
  FDCE \rParameter_reg[14] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[14]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[14] ));
  FDCE \rParameter_reg[15] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[15]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[15] ));
  FDCE \rParameter_reg[16] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[16]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[16] ));
  FDCE \rParameter_reg[17] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[17]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[17] ));
  FDCE \rParameter_reg[18] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[18]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[18] ));
  FDCE \rParameter_reg[19] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[19]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[19] ));
  FDCE \rParameter_reg[1] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[1]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[1] ));
  FDCE \rParameter_reg[20] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[20]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[20] ));
  FDCE \rParameter_reg[21] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[21]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[21] ));
  FDCE \rParameter_reg[22] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[22]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[22] ));
  FDCE \rParameter_reg[23] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[23]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[23] ));
  FDCE \rParameter_reg[24] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[24]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[24] ));
  FDCE \rParameter_reg[25] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[25]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[25] ));
  FDCE \rParameter_reg[26] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[26]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[26] ));
  FDCE \rParameter_reg[27] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[27]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[27] ));
  FDCE \rParameter_reg[28] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[28]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[28] ));
  FDCE \rParameter_reg[29] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[29]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[29] ));
  FDCE \rParameter_reg[2] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[2]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[2] ));
  FDCE \rParameter_reg[30] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[30]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[30] ));
  FDCE \rParameter_reg[31] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[31]_i_2__0_n_0 ),
        .Q(\rParameter_reg_n_0_[31] ));
  FDCE \rParameter_reg[3] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[3]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[3] ));
  FDCE \rParameter_reg[4] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[4]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[4] ));
  FDCE \rParameter_reg[5] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[5]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[5] ));
  FDCE \rParameter_reg[6] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[6]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[6] ));
  FDCE \rParameter_reg[7] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[7]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[7] ));
  FDCE \rParameter_reg[8] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[8]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[8] ));
  FDCE \rParameter_reg[9] 
       (.C(iSystemClock),
        .CE(rParameter),
        .CLR(iReset),
        .D(\rParameter[9]_i_1__0_n_0 ),
        .Q(\rParameter_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'hE222FFFF)) 
    rSFTStrobe_i_5
       (.I0(wMNC_setFT_PM_PCommandOption),
        .I1(rCMDReady_reg_0),
        .I2(Q[1]),
        .I3(\rPO_DQ_reg[31] ),
        .I4(rSFTStrobe_i_2),
        .O(\rPM_PCommandOption_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rSourceID[0]_i_1__0 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(iSourceID[0]),
        .I2(rOperationMode_reg_0),
        .O(\rSourceID[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rSourceID[1]_i_1__0 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(rOperationMode_reg_0),
        .I2(iSourceID[1]),
        .O(\rSourceID[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \rSourceID[2]_i_1__0 
       (.I0(\rSourceID[2]_i_3__0_n_0 ),
        .I1(r_sFT_cur_state[0]),
        .I2(r_sFT_cur_state[1]),
        .I3(wPM_LastStep_PCG_PM),
        .I4(\rSourceID[2]_i_4__0_n_0 ),
        .I5(r_sFT_cur_state[10]),
        .O(rSourceID));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rSourceID[2]_i_2__0 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(iSourceID[2]),
        .I2(rOperationMode_reg_0),
        .O(\rSourceID[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000BCFFFFFFFF)) 
    \rSourceID[2]_i_3__0 
       (.I0(\r_pTF_cur_state_reg[2]_0 ),
        .I1(r_sFT_cur_state[1]),
        .I2(r_sFT_cur_state[0]),
        .I3(\rSourceID[2]_i_4__0_n_0 ),
        .I4(r_sFT_cur_state[10]),
        .I5(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(\rSourceID[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rSourceID[2]_i_4__0 
       (.I0(\rPM_PCommand[3]_i_10__0_n_0 ),
        .I1(r_sFT_cur_state[7]),
        .I2(r_sFT_cur_state[5]),
        .I3(r_sFT_cur_state[9]),
        .I4(r_sFT_cur_state[6]),
        .I5(r_sFT_cur_state[8]),
        .O(\rSourceID[2]_i_4__0_n_0 ));
  FDCE \rSourceID_reg[0] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rSourceID[0]_i_1__0_n_0 ),
        .Q(\rSourceID_reg_n_0_[0] ));
  FDCE \rSourceID_reg[1] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rSourceID[1]_i_1__0_n_0 ),
        .Q(data1[0]));
  FDCE \rSourceID_reg[2] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(\rSourceID[2]_i_2__0_n_0 ),
        .Q(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[0]_i_1__2 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_0 [0]),
        .O(rWaySelect[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[1]_i_1__2 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_0 [1]),
        .O(rWaySelect[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[2]_i_1__2 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_0 [2]),
        .O(rWaySelect[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[3]_i_1__2 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_0 [3]),
        .O(rWaySelect[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[4]_i_1__2 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_0 [4]),
        .O(rWaySelect[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[5]_i_1__2 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_0 [5]),
        .O(rWaySelect[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[6]_i_1__2 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_0 [6]),
        .O(rWaySelect[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \rWaySelect[7]_i_1__2 
       (.I0(r_sFT_nxt_state__0[2]),
        .I1(\rWaySelect_reg[7]_0 [7]),
        .O(rWaySelect[7]));
  FDCE \rWaySelect_reg[0] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[0]),
        .Q(\rWaySelect_reg[6]_0 [0]));
  FDCE \rWaySelect_reg[1] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[1]),
        .Q(wMNC_setFT_PM_TargetWay[1]));
  FDCE \rWaySelect_reg[2] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[2]),
        .Q(\rWaySelect_reg[6]_0 [1]));
  FDCE \rWaySelect_reg[3] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[3]),
        .Q(\rWaySelect_reg[6]_0 [2]));
  FDCE \rWaySelect_reg[4] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[4]),
        .Q(wMNC_setFT_PM_TargetWay[4]));
  FDCE \rWaySelect_reg[5] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[5]),
        .Q(wMNC_setFT_PM_TargetWay[5]));
  FDCE \rWaySelect_reg[6] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[6]),
        .Q(\rWaySelect_reg[6]_0 [3]));
  FDCE \rWaySelect_reg[7] 
       (.C(iSystemClock),
        .CE(rSourceID),
        .CLR(iReset),
        .D(rWaySelect[7]),
        .Q(wMNC_setFT_PM_TargetWay[7]));
  LUT5 #(
    .INIT(32'hFFFFFAEA)) 
    rWriteReady_i_1
       (.I0(rWriteReady_i_3_n_0),
        .I1(rWriteReady_i_4_n_0),
        .I2(rWriteReady_i_5_n_0),
        .I3(rWriteReady_i_6_n_0),
        .I4(rWriteReady_i_7_n_0),
        .O(rWriteReady));
  LUT5 #(
    .INIT(32'h888F8880)) 
    rWriteReady_i_10
       (.I0(\r_sFT_cur_state[1]_i_2_n_0 ),
        .I1(wPM_WriteReady_PCG_PM),
        .I2(r_pTF_cur_state[7]),
        .I3(r_pTF_cur_state[9]),
        .I4(r_pTF_cur_state[10]),
        .O(rWriteReady_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    rWriteReady_i_11
       (.I0(r_pTF_cur_state[2]),
        .I1(r_pTF_cur_state[1]),
        .I2(r_pTF_cur_state[4]),
        .I3(r_pTF_cur_state[6]),
        .I4(rWriteReady_i_16_n_0),
        .I5(r_pTF_cur_state[3]),
        .O(rWriteReady_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rWriteReady_i_12
       (.I0(r_pTF_cur_state[4]),
        .I1(r_pTF_cur_state[6]),
        .O(rWriteReady_i_12_n_0));
  LUT6 #(
    .INIT(64'h000BFFFF000B0000)) 
    rWriteReady_i_13
       (.I0(rWriteReady_i_17_n_0),
        .I1(r_pTF_cur_state[10]),
        .I2(r_pTF_cur_state[2]),
        .I3(rWriteReady_i_18_n_0),
        .I4(\r_pTF_cur_state_reg[2]_0 ),
        .I5(rWriteReady_i_19_n_0),
        .O(rWriteReady_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    rWriteReady_i_14
       (.I0(r_pTF_cur_state[1]),
        .I1(r_pTF_cur_state[2]),
        .I2(r_pTF_cur_state[7]),
        .I3(r_pTF_cur_state[9]),
        .I4(r_pTF_cur_state[10]),
        .I5(r_sFT_cur_state[0]),
        .O(rWriteReady_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000000000010002)) 
    rWriteReady_i_15
       (.I0(r_sFT_cur_state[0]),
        .I1(r_pTF_cur_state[10]),
        .I2(r_pTF_cur_state[9]),
        .I3(r_pTF_cur_state[7]),
        .I4(r_pTF_cur_state[1]),
        .I5(r_pTF_cur_state[2]),
        .O(rWriteReady_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rWriteReady_i_16
       (.I0(r_pTF_cur_state[5]),
        .I1(r_pTF_cur_state[8]),
        .O(rWriteReady_i_16_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    rWriteReady_i_17
       (.I0(rWriteReady_i_20_n_0),
        .I1(wPM_LastStep_PCG_PM),
        .I2(r_sFT_cur_state[10]),
        .I3(r_sFT_cur_state[9]),
        .I4(r_sFT_cur_state[8]),
        .I5(rWriteReady_i_21_n_0),
        .O(rWriteReady_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rWriteReady_i_18
       (.I0(r_pTF_cur_state[7]),
        .I1(r_pTF_cur_state[9]),
        .O(rWriteReady_i_18_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    rWriteReady_i_19
       (.I0(r_pTF_cur_state[7]),
        .I1(r_pTF_cur_state[9]),
        .I2(r_pTF_cur_state[10]),
        .I3(r_sFT_cur_state[0]),
        .I4(iWriteValid),
        .O(rWriteReady_i_19_n_0));
  LUT5 #(
    .INIT(32'h4F004400)) 
    rWriteReady_i_2
       (.I0(\r_pTF_cur_state_reg[2]_0 ),
        .I1(r_pTF_cur_state[1]),
        .I2(iWriteValid),
        .I3(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I4(r_pTF_cur_state[2]),
        .O(rWriteReady_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    rWriteReady_i_20
       (.I0(r_sFT_cur_state[7]),
        .I1(r_sFT_cur_state[6]),
        .I2(r_sFT_cur_state[5]),
        .I3(r_sFT_cur_state[4]),
        .O(rWriteReady_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    rWriteReady_i_21
       (.I0(r_sFT_cur_state[3]),
        .I1(r_sFT_cur_state[2]),
        .I2(r_sFT_cur_state[1]),
        .I3(r_sFT_cur_state[0]),
        .O(rWriteReady_i_21_n_0));
  LUT6 #(
    .INIT(64'hF8F88888FFF88888)) 
    rWriteReady_i_3
       (.I0(rWriteReady_i_8_n_0),
        .I1(rWriteReady_i_5_n_0),
        .I2(rWriteReady_i_9_n_0),
        .I3(rWriteReady_i_10_n_0),
        .I4(rWriteReady_i_11_n_0),
        .I5(r_sFT_cur_state[0]),
        .O(rWriteReady_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000016361616)) 
    rWriteReady_i_4
       (.I0(r_pTF_cur_state[8]),
        .I1(r_pTF_cur_state[5]),
        .I2(r_pTF_cur_state[3]),
        .I3(wPM_WriteReady_PCG_PM),
        .I4(data2),
        .I5(rWriteReady_i_12_n_0),
        .O(rWriteReady_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    rWriteReady_i_5
       (.I0(r_pTF_cur_state[7]),
        .I1(r_pTF_cur_state[9]),
        .I2(r_pTF_cur_state[10]),
        .I3(r_sFT_cur_state[0]),
        .I4(r_pTF_cur_state[2]),
        .I5(r_pTF_cur_state[1]),
        .O(rWriteReady_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00000006)) 
    rWriteReady_i_6
       (.I0(r_pTF_cur_state[6]),
        .I1(r_pTF_cur_state[4]),
        .I2(r_pTF_cur_state[3]),
        .I3(r_pTF_cur_state[5]),
        .I4(r_pTF_cur_state[8]),
        .O(rWriteReady_i_6_n_0));
  LUT6 #(
    .INIT(64'h55555540FFFFFFFF)) 
    rWriteReady_i_7
       (.I0(rPM_WriteValid_i_2_n_0),
        .I1(rWriteReady_i_13_n_0),
        .I2(r_pTF_cur_state[1]),
        .I3(rWriteReady_i_14_n_0),
        .I4(rWriteReady_i_15_n_0),
        .I5(\r_pTF_cur_state[10]_i_3_n_0 ),
        .O(rWriteReady_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    rWriteReady_i_8
       (.I0(data2),
        .I1(wPM_WriteReady_PCG_PM),
        .I2(r_pTF_cur_state[3]),
        .I3(r_pTF_cur_state[6]),
        .I4(r_pTF_cur_state[8]),
        .I5(r_pTF_cur_state[5]),
        .O(rWriteReady_i_8_n_0));
  LUT5 #(
    .INIT(32'h000000E6)) 
    rWriteReady_i_9
       (.I0(r_pTF_cur_state[9]),
        .I1(r_pTF_cur_state[7]),
        .I2(wPM_WriteReady_PCG_PM),
        .I3(r_sFT_cur_state[0]),
        .I4(r_pTF_cur_state[10]),
        .O(rWriteReady_i_9_n_0));
  FDCE rWriteReady_reg
       (.C(iSystemClock),
        .CE(rWriteReady),
        .CLR(iReset),
        .D(rWriteReady_i_2_n_0),
        .Q(wMNC_setFT_WriteReady));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \r_pTF_cur_state[10]_i_1 
       (.I0(\r_pTF_cur_state[10]_i_2_n_0 ),
        .I1(r_pTF_cur_state[7]),
        .I2(r_pTF_cur_state[9]),
        .I3(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I4(wPM_WriteReady_PCG_PM),
        .O(r_pTF_nxt_state__0[10]));
  LUT6 #(
    .INIT(64'h8888808888888888)) 
    \r_pTF_cur_state[10]_i_2 
       (.I0(r_pTF_cur_state[10]),
        .I1(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I2(\rParameter[31]_i_3__0_n_0 ),
        .I3(wPM_LastStep_PCG_PM),
        .I4(\rSourceID[2]_i_4__0_n_0 ),
        .I5(r_sFT_cur_state[10]),
        .O(\r_pTF_cur_state[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \r_pTF_cur_state[10]_i_3 
       (.I0(\r_pTF_cur_state[10]_i_4_n_0 ),
        .I1(\r_pTF_cur_state[10]_i_5_n_0 ),
        .I2(\r_pTF_cur_state[10]_i_6_n_0 ),
        .I3(\r_pTF_cur_state[10]_i_7_n_0 ),
        .O(\r_pTF_cur_state[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \r_pTF_cur_state[10]_i_4 
       (.I0(r_sFT_cur_state[0]),
        .I1(r_pTF_cur_state[1]),
        .I2(r_pTF_cur_state[2]),
        .I3(r_pTF_cur_state[3]),
        .I4(r_pTF_cur_state[4]),
        .O(\r_pTF_cur_state[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \r_pTF_cur_state[10]_i_5 
       (.I0(r_sFT_cur_state[0]),
        .I1(r_pTF_cur_state[1]),
        .I2(r_pTF_cur_state[2]),
        .I3(r_pTF_cur_state[3]),
        .I4(r_pTF_cur_state[4]),
        .O(\r_pTF_cur_state[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \r_pTF_cur_state[10]_i_6 
       (.I0(r_pTF_cur_state[5]),
        .I1(r_pTF_cur_state[6]),
        .I2(r_pTF_cur_state[7]),
        .I3(r_pTF_cur_state[8]),
        .I4(r_pTF_cur_state[9]),
        .I5(r_pTF_cur_state[10]),
        .O(\r_pTF_cur_state[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \r_pTF_cur_state[10]_i_7 
       (.I0(r_pTF_cur_state[5]),
        .I1(r_pTF_cur_state[6]),
        .I2(r_pTF_cur_state[7]),
        .I3(r_pTF_cur_state[8]),
        .I4(r_pTF_cur_state[9]),
        .I5(r_pTF_cur_state[10]),
        .O(\r_pTF_cur_state[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF222FFFF)) 
    \r_pTF_cur_state[1]_i_1__0 
       (.I0(r_pTF_cur_state[10]),
        .I1(\r_sFT_cur_state[1]_i_2_n_0 ),
        .I2(\r_pTF_cur_state_reg[2]_0 ),
        .I3(r_pTF_cur_state[1]),
        .I4(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I5(r_sFT_cur_state[0]),
        .O(r_pTF_nxt_state__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h4040F040)) 
    \r_pTF_cur_state[2]_i_1__0 
       (.I0(\r_pTF_cur_state_reg[2]_0 ),
        .I1(r_pTF_cur_state[1]),
        .I2(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I3(r_pTF_cur_state[2]),
        .I4(iWriteValid),
        .O(r_pTF_nxt_state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \r_pTF_cur_state[3]_i_1__0 
       (.I0(iWriteValid),
        .I1(r_pTF_cur_state[2]),
        .I2(\r_pTF_cur_state[10]_i_3_n_0 ),
        .O(r_pTF_nxt_state__0[3]));
  LUT5 #(
    .INIT(32'h2200F200)) 
    \r_pTF_cur_state[4]_i_1__0 
       (.I0(r_pTF_cur_state[3]),
        .I1(data2),
        .I2(r_pTF_cur_state[4]),
        .I3(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I4(wPM_WriteReady_PCG_PM),
        .O(r_pTF_nxt_state__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \r_pTF_cur_state[5]_i_1__0 
       (.I0(r_pTF_cur_state[4]),
        .I1(r_pTF_cur_state[5]),
        .I2(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I3(wPM_WriteReady_PCG_PM),
        .O(r_pTF_nxt_state__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \r_pTF_cur_state[6]_i_1__0 
       (.I0(r_pTF_cur_state[5]),
        .I1(r_pTF_cur_state[6]),
        .I2(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I3(wPM_WriteReady_PCG_PM),
        .O(r_pTF_nxt_state__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \r_pTF_cur_state[7]_i_1__0 
       (.I0(r_pTF_cur_state[6]),
        .I1(r_pTF_cur_state[7]),
        .I2(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I3(wPM_WriteReady_PCG_PM),
        .O(r_pTF_nxt_state__0[7]));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \r_pTF_cur_state[8]_i_1 
       (.I0(r_pTF_cur_state[3]),
        .I1(data2),
        .I2(r_pTF_cur_state[8]),
        .I3(\r_pTF_cur_state[10]_i_3_n_0 ),
        .I4(wPM_WriteReady_PCG_PM),
        .O(r_pTF_nxt_state__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \r_pTF_cur_state[9]_i_1 
       (.I0(r_pTF_cur_state[8]),
        .I1(wPM_WriteReady_PCG_PM),
        .I2(r_pTF_cur_state[9]),
        .I3(\r_pTF_cur_state[10]_i_3_n_0 ),
        .O(r_pTF_nxt_state__0[9]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000" *) 
  FDCE \r_pTF_cur_state_reg[10] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[10]),
        .Q(r_pTF_cur_state[10]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000" *) 
  FDCE \r_pTF_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[1]),
        .Q(r_pTF_cur_state[1]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000" *) 
  FDCE \r_pTF_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[2]),
        .Q(r_pTF_cur_state[2]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000" *) 
  FDCE \r_pTF_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[3]),
        .Q(r_pTF_cur_state[3]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000" *) 
  FDCE \r_pTF_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[4]),
        .Q(r_pTF_cur_state[4]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000" *) 
  FDCE \r_pTF_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[5]),
        .Q(r_pTF_cur_state[5]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000" *) 
  FDCE \r_pTF_cur_state_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[6]),
        .Q(r_pTF_cur_state[6]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000" *) 
  FDCE \r_pTF_cur_state_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[7]),
        .Q(r_pTF_cur_state[7]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000" *) 
  FDCE \r_pTF_cur_state_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[8]),
        .Q(r_pTF_cur_state[8]));
  (* FSM_ENCODED_STATES = "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000" *) 
  FDCE \r_pTF_cur_state_reg[9] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_pTF_nxt_state__0[9]),
        .Q(r_pTF_cur_state[9]));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \r_sFT_cur_state[10]_i_1 
       (.I0(\r_sFT_cur_state[10]_i_2_n_0 ),
        .I1(\rPM_NumOfData_reg[5]_0 ),
        .I2(\rPM_PCommand_reg[3]_0 [0]),
        .I3(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I4(r_sFT_cur_state[9]),
        .O(r_sFT_nxt_state__0[10]));
  LUT6 #(
    .INIT(64'h8888888088888888)) 
    \r_sFT_cur_state[10]_i_2 
       (.I0(r_sFT_cur_state[10]),
        .I1(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I2(r_sFT_cur_state[0]),
        .I3(r_sFT_cur_state[1]),
        .I4(\rSourceID[2]_i_4__0_n_0 ),
        .I5(wPM_LastStep_PCG_PM),
        .O(\r_sFT_cur_state[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \r_sFT_cur_state[10]_i_3 
       (.I0(\r_sFT_cur_state[10]_i_4_n_0 ),
        .I1(\r_sFT_cur_state[10]_i_5_n_0 ),
        .I2(\r_sFT_cur_state[10]_i_6_n_0 ),
        .I3(\r_sFT_cur_state[10]_i_7_n_0 ),
        .O(\r_sFT_cur_state[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \r_sFT_cur_state[10]_i_4 
       (.I0(r_sFT_cur_state[0]),
        .I1(r_sFT_cur_state[1]),
        .I2(r_sFT_cur_state[2]),
        .I3(r_sFT_cur_state[3]),
        .I4(r_sFT_cur_state[4]),
        .O(\r_sFT_cur_state[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \r_sFT_cur_state[10]_i_5 
       (.I0(r_sFT_cur_state[0]),
        .I1(r_sFT_cur_state[1]),
        .I2(r_sFT_cur_state[2]),
        .I3(r_sFT_cur_state[3]),
        .I4(r_sFT_cur_state[4]),
        .O(\r_sFT_cur_state[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \r_sFT_cur_state[10]_i_6 
       (.I0(r_sFT_cur_state[5]),
        .I1(r_sFT_cur_state[6]),
        .I2(r_sFT_cur_state[7]),
        .I3(r_sFT_cur_state[8]),
        .I4(r_sFT_cur_state[9]),
        .I5(r_sFT_cur_state[10]),
        .O(\r_sFT_cur_state[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \r_sFT_cur_state[10]_i_7 
       (.I0(r_sFT_cur_state[5]),
        .I1(r_sFT_cur_state[6]),
        .I2(r_sFT_cur_state[7]),
        .I3(r_sFT_cur_state[8]),
        .I4(r_sFT_cur_state[9]),
        .I5(r_sFT_cur_state[10]),
        .O(\r_sFT_cur_state[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFD5FFFF)) 
    \r_sFT_cur_state[1]_i_1 
       (.I0(\r_sFT_cur_state[1]_i_2_n_0 ),
        .I1(r_sFT_cur_state[1]),
        .I2(\r_pTF_cur_state_reg[2]_0 ),
        .I3(r_sFT_cur_state[0]),
        .I4(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(sel0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \r_sFT_cur_state[1]_i_2 
       (.I0(r_sFT_cur_state[10]),
        .I1(\rSourceID[2]_i_4__0_n_0 ),
        .I2(wPM_LastStep_PCG_PM),
        .I3(r_sFT_cur_state[1]),
        .O(\r_sFT_cur_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_sFT_cur_state[1]_i_4 
       (.I0(iOpcode[1]),
        .I1(iTargetID[4]),
        .I2(rOperationMode_reg_0),
        .I3(iOpcode[3]),
        .I4(iOpcode[2]),
        .O(iOpcode_1_sn_1));
  LUT5 #(
    .INIT(32'h0F0F0D0F)) 
    \r_sFT_cur_state[1]_i_5 
       (.I0(iTargetID[0]),
        .I1(iTargetID[1]),
        .I2(rOperationMode_reg_0),
        .I3(iTargetID[2]),
        .I4(iTargetID[3]),
        .O(iTargetID_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hFABA0000)) 
    \r_sFT_cur_state[2]_i_1 
       (.I0(\r_sFT_cur_state[2]_i_2_n_0 ),
        .I1(\rPM_PCommand_reg[3]_0 [2]),
        .I2(r_sFT_cur_state[2]),
        .I3(\rPM_NumOfData_reg[5]_0 ),
        .I4(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(r_sFT_nxt_state__0[2]));
  LUT6 #(
    .INIT(64'h88A8000088880000)) 
    \r_sFT_cur_state[2]_i_2 
       (.I0(\r_sFT_cur_state[2]_i_3_n_0 ),
        .I1(rOperationMode_reg_0),
        .I2(iTargetID[2]),
        .I3(iTargetID[1]),
        .I4(wCMDValid_bCMD),
        .I5(iTargetID[0]),
        .O(\r_sFT_cur_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \r_sFT_cur_state[2]_i_3 
       (.I0(rOperationMode_reg_0),
        .I1(iOpcode[4]),
        .I2(iOpcode[3]),
        .I3(iOpcode[5]),
        .I4(r_sFT_cur_state[1]),
        .I5(\r_sFT_cur_state[2]_i_4_n_0 ),
        .O(\r_sFT_cur_state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \r_sFT_cur_state[2]_i_4 
       (.I0(iOpcode[1]),
        .I1(iOpcode[2]),
        .I2(iTargetID[3]),
        .I3(rOperationMode_reg_0),
        .I4(iTargetID[4]),
        .O(\r_sFT_cur_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \r_sFT_cur_state[3]_i_1 
       (.I0(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I1(\r_sFT_cur_state[3]_i_2_n_0 ),
        .O(r_sFT_nxt_state__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \r_sFT_cur_state[3]_i_2 
       (.I0(\rPM_PCommand_reg[3]_0 [2]),
        .I1(\rPM_NumOfData_reg[5]_0 ),
        .I2(r_sFT_cur_state[2]),
        .O(\r_sFT_cur_state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \r_sFT_cur_state[4]_i_1 
       (.I0(r_sFT_cur_state[3]),
        .I1(\r_sFT_cur_state[10]_i_3_n_0 ),
        .I2(\rSourceID_reg_n_0_[0] ),
        .O(r_sFT_nxt_state__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \r_sFT_cur_state[5]_i_1 
       (.I0(r_sFT_cur_state[4]),
        .I1(r_sFT_cur_state[3]),
        .I2(\rSourceID_reg_n_0_[0] ),
        .I3(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(r_sFT_nxt_state__0[5]));
  LUT5 #(
    .INIT(32'hFBAA0000)) 
    \r_sFT_cur_state[6]_i_1 
       (.I0(r_sFT_cur_state[5]),
        .I1(\rPM_PCommand_reg[3]_0 [0]),
        .I2(\rPM_NumOfData_reg[5]_0 ),
        .I3(r_sFT_cur_state[6]),
        .I4(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(r_sFT_nxt_state__0[6]));
  LUT6 #(
    .INIT(64'hF3D0D0D000000000)) 
    \r_sFT_cur_state[7]_i_1 
       (.I0(\rPM_PCommand_reg[3]_0 [1]),
        .I1(\rPM_NumOfData_reg[5]_0 ),
        .I2(r_sFT_cur_state[7]),
        .I3(r_sFT_cur_state[6]),
        .I4(\rPM_PCommand_reg[3]_0 [0]),
        .I5(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(r_sFT_nxt_state__0[7]));
  LUT6 #(
    .INIT(64'hF3D0D0D000000000)) 
    \r_sFT_cur_state[8]_i_1 
       (.I0(\rPM_PCommand_reg[3]_0 [0]),
        .I1(\rPM_NumOfData_reg[5]_0 ),
        .I2(r_sFT_cur_state[8]),
        .I3(r_sFT_cur_state[7]),
        .I4(\rPM_PCommand_reg[3]_0 [1]),
        .I5(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(r_sFT_nxt_state__0[8]));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \r_sFT_cur_state[9]_i_1 
       (.I0(r_sFT_cur_state[8]),
        .I1(\rPM_PCommand_reg[3]_0 [0]),
        .I2(\rPM_NumOfData_reg[5]_0 ),
        .I3(r_sFT_cur_state[9]),
        .I4(\r_sFT_cur_state[10]_i_3_n_0 ),
        .O(r_sFT_nxt_state__0[9]));
  (* FSM_ENCODED_STATES = "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000" *) 
  FDPE \r_sFT_cur_state_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(1'b0),
        .PRE(iReset),
        .Q(r_sFT_cur_state[0]));
  (* FSM_ENCODED_STATES = "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000" *) 
  FDCE \r_sFT_cur_state_reg[10] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[10]),
        .Q(r_sFT_cur_state[10]));
  (* FSM_ENCODED_STATES = "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000" *) 
  FDCE \r_sFT_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(sel0),
        .Q(r_sFT_cur_state[1]));
  (* FSM_ENCODED_STATES = "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000" *) 
  FDCE \r_sFT_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[2]),
        .Q(r_sFT_cur_state[2]));
  (* FSM_ENCODED_STATES = "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000" *) 
  FDCE \r_sFT_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[3]),
        .Q(r_sFT_cur_state[3]));
  (* FSM_ENCODED_STATES = "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000" *) 
  FDCE \r_sFT_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[4]),
        .Q(r_sFT_cur_state[4]));
  (* FSM_ENCODED_STATES = "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000" *) 
  FDCE \r_sFT_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[5]),
        .Q(r_sFT_cur_state[5]));
  (* FSM_ENCODED_STATES = "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000" *) 
  FDCE \r_sFT_cur_state_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[6]),
        .Q(r_sFT_cur_state[6]));
  (* FSM_ENCODED_STATES = "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000" *) 
  FDCE \r_sFT_cur_state_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[7]),
        .Q(r_sFT_cur_state[7]));
  (* FSM_ENCODED_STATES = "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000" *) 
  FDCE \r_sFT_cur_state_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[8]),
        .Q(r_sFT_cur_state[8]));
  (* FSM_ENCODED_STATES = "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000" *) 
  FDCE \r_sFT_cur_state_reg[9] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(r_sFT_nxt_state__0[9]),
        .Q(r_sFT_cur_state[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_SCC_N_poe
   (Q,
    wModuleTriggered0,
    \FSM_onehot_rCurState_reg[2]_0 ,
    rNANDPOE0,
    wPM_PCommand_PCG_PM,
    \FSM_onehot_rCurState_reg[0]_0 ,
    \FSM_onehot_rCurState_reg[0]_1 ,
    wbCMDStartSet,
    \FSM_onehot_rCurState_reg[1]_0 ,
    wPM_LastStep_PCG_PM,
    iOpcode,
    \FSM_onehot_rCurState[1]_i_2 ,
    rNANDPOE_reg,
    wSCC_PI_reset_Last,
    \rPCommand_reg[0] ,
    \rMNG_cur_state[3]_i_2 ,
    \rMNG_cur_state[3]_i_2_0 ,
    wMNC_getFT_Last,
    \rPCommand_reg[0]_0 ,
    \rPCommand_reg[0]_1 ,
    \rPCommand_reg[0]_2 ,
    \rPCommand_reg[0]_3 ,
    \rPCommand_reg[0]_4 ,
    \rPCommand_reg[0]_5 ,
    \rPCommand_reg[0]_6 ,
    iReset,
    D,
    iSystemClock);
  output [2:0]Q;
  output wModuleTriggered0;
  output \FSM_onehot_rCurState_reg[2]_0 ;
  output rNANDPOE0;
  output [0:0]wPM_PCommand_PCG_PM;
  output \FSM_onehot_rCurState_reg[0]_0 ;
  output \FSM_onehot_rCurState_reg[0]_1 ;
  input [0:0]wbCMDStartSet;
  input \FSM_onehot_rCurState_reg[1]_0 ;
  input [0:0]wPM_LastStep_PCG_PM;
  input [3:0]iOpcode;
  input \FSM_onehot_rCurState[1]_i_2 ;
  input rNANDPOE_reg;
  input wSCC_PI_reset_Last;
  input [2:0]\rPCommand_reg[0] ;
  input \rMNG_cur_state[3]_i_2 ;
  input \rMNG_cur_state[3]_i_2_0 ;
  input wMNC_getFT_Last;
  input \rPCommand_reg[0]_0 ;
  input \rPCommand_reg[0]_1 ;
  input \rPCommand_reg[0]_2 ;
  input \rPCommand_reg[0]_3 ;
  input \rPCommand_reg[0]_4 ;
  input \rPCommand_reg[0]_5 ;
  input [0:0]\rPCommand_reg[0]_6 ;
  input iReset;
  input [0:0]D;
  input iSystemClock;

  wire [0:0]D;
  wire \FSM_onehot_rCurState[1]_i_2 ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[0]_1 ;
  wire \FSM_onehot_rCurState_reg[1]_0 ;
  wire \FSM_onehot_rCurState_reg[2]_0 ;
  wire [2:0]Q;
  wire [3:0]iOpcode;
  wire iReset;
  wire iSystemClock;
  wire \rMNG_cur_state[3]_i_2 ;
  wire \rMNG_cur_state[3]_i_2_0 ;
  wire rNANDPOE0;
  wire rNANDPOE_reg;
  wire [1:0]rNextState;
  wire [2:0]\rPCommand_reg[0] ;
  wire \rPCommand_reg[0]_0 ;
  wire \rPCommand_reg[0]_1 ;
  wire \rPCommand_reg[0]_2 ;
  wire \rPCommand_reg[0]_3 ;
  wire \rPCommand_reg[0]_4 ;
  wire \rPCommand_reg[0]_5 ;
  wire [0:0]\rPCommand_reg[0]_6 ;
  wire wMNC_getFT_Last;
  wire wModuleTriggered0;
  wire [0:0]wPM_LastStep_PCG_PM;
  wire [0:0]wPM_PCommand_PCG_PM;
  wire wSCC_PI_reset_Last;
  wire [0:0]wbCMDStartSet;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[0]_i_1 
       (.I0(wbCMDStartSet),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(wPM_LastStep_PCG_PM),
        .O(rNextState[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[1]_i_1 
       (.I0(wbCMDStartSet),
        .I1(Q[0]),
        .I2(\FSM_onehot_rCurState_reg[1]_0 ),
        .I3(Q[1]),
        .O(rNextState[1]));
  LUT6 #(
    .INIT(64'h0F0F0F0F02000000)) 
    \FSM_onehot_rCurState[1]_i_4 
       (.I0(iOpcode[3]),
        .I1(iOpcode[0]),
        .I2(\FSM_onehot_rCurState[1]_i_2 ),
        .I3(iOpcode[2]),
        .I4(iOpcode[1]),
        .I5(rNANDPOE_reg),
        .O(wModuleTriggered0));
  (* FSM_ENCODED_STATES = "State_POECmdIssue:010,State_POEWait:100,State_Idle:001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rNextState[0]),
        .Q(Q[0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_POECmdIssue:010,State_POEWait:100,State_Idle:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rNextState[1]),
        .Q(Q[1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_POECmdIssue:010,State_POEWait:100,State_Idle:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(D),
        .Q(Q[2]),
        .R(iReset));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCFECCCC)) 
    \rMNG_cur_state[3]_i_6 
       (.I0(Q[2]),
        .I1(wSCC_PI_reset_Last),
        .I2(\rPCommand_reg[0] [1]),
        .I3(\rMNG_cur_state[3]_i_2 ),
        .I4(\rMNG_cur_state[3]_i_2_0 ),
        .I5(wMNC_getFT_Last),
        .O(\FSM_onehot_rCurState_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    rNANDPOE_i_1
       (.I0(rNANDPOE_reg),
        .I1(wPM_LastStep_PCG_PM),
        .I2(Q[2]),
        .O(rNANDPOE0));
  LUT6 #(
    .INIT(64'hFFABAAABAAAAAAAA)) 
    \rPCommand[0]_i_1 
       (.I0(\FSM_onehot_rCurState_reg[0]_0 ),
        .I1(\rPCommand_reg[0]_0 ),
        .I2(\rPCommand_reg[0]_1 ),
        .I3(\rPCommand_reg[0]_2 ),
        .I4(\rPCommand_reg[0]_3 ),
        .I5(\rPCommand_reg[0]_4 ),
        .O(wPM_PCommand_PCG_PM));
  LUT6 #(
    .INIT(64'h44F044F0FFF000F0)) 
    \rPCommand[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rPCommand_reg[0] [2]),
        .I3(\rPCommand_reg[0] [0]),
        .I4(\rPCommand_reg[0]_6 ),
        .I5(\rPCommand_reg[0]_5 ),
        .O(\FSM_onehot_rCurState_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    rSFTStrobe_i_4
       (.I0(Q[0]),
        .I1(\rPCommand_reg[0] [0]),
        .I2(\rPCommand_reg[0]_5 ),
        .O(\FSM_onehot_rCurState_reg[0]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_SCC_PI_reset
   (Q,
    \iOpcode[4] ,
    \FSM_onehot_rCurState_reg[1]_0 ,
    \FSM_onehot_rCurState_reg[0]_0 ,
    wPM_PCommand_PCG_PM,
    wbCMDStartSet,
    \FSM_onehot_rCurState_reg[1]_1 ,
    wPM_LastStep_PCG_PM,
    iOpcode,
    \FSM_onehot_rCurState[1]_i_2__0 ,
    wPBR_Start0__0,
    rPM_ONOFF_reg,
    rPM_ONOFF_reg_0,
    \rPCommand_reg[4] ,
    \rPCommand_reg[4]_0 ,
    \rPCommand_reg[4]_1 ,
    iReset,
    \FSM_onehot_rCurState_reg[2]_0 ,
    iSystemClock);
  output [2:0]Q;
  output \iOpcode[4] ;
  output \FSM_onehot_rCurState_reg[1]_0 ;
  output \FSM_onehot_rCurState_reg[0]_0 ;
  output [0:0]wPM_PCommand_PCG_PM;
  input [0:0]wbCMDStartSet;
  input \FSM_onehot_rCurState_reg[1]_1 ;
  input [0:0]wPM_LastStep_PCG_PM;
  input [3:0]iOpcode;
  input \FSM_onehot_rCurState[1]_i_2__0 ;
  input wPBR_Start0__0;
  input rPM_ONOFF_reg;
  input [1:0]rPM_ONOFF_reg_0;
  input [0:0]\rPCommand_reg[4] ;
  input [0:0]\rPCommand_reg[4]_0 ;
  input \rPCommand_reg[4]_1 ;
  input iReset;
  input [0:0]\FSM_onehot_rCurState_reg[2]_0 ;
  input iSystemClock;

  wire \FSM_onehot_rCurState[1]_i_2__0 ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[1]_0 ;
  wire \FSM_onehot_rCurState_reg[1]_1 ;
  wire [0:0]\FSM_onehot_rCurState_reg[2]_0 ;
  wire [2:0]Q;
  wire [3:0]iOpcode;
  wire \iOpcode[4] ;
  wire iReset;
  wire iSystemClock;
  wire [1:0]rNextState;
  wire [0:0]\rPCommand_reg[4] ;
  wire [0:0]\rPCommand_reg[4]_0 ;
  wire \rPCommand_reg[4]_1 ;
  wire rPM_ONOFF_reg;
  wire [1:0]rPM_ONOFF_reg_0;
  wire wPBR_Start0__0;
  wire [0:0]wPM_LastStep_PCG_PM;
  wire [0:0]wPM_PCommand_PCG_PM;
  wire [0:0]wbCMDStartSet;

  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[0]_i_1__0 
       (.I0(wbCMDStartSet),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(wPM_LastStep_PCG_PM),
        .O(rNextState[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[1]_i_1__0 
       (.I0(wbCMDStartSet),
        .I1(Q[0]),
        .I2(\FSM_onehot_rCurState_reg[1]_1 ),
        .I3(Q[1]),
        .O(rNextState[1]));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \FSM_onehot_rCurState[1]_i_3 
       (.I0(iOpcode[2]),
        .I1(iOpcode[1]),
        .I2(\FSM_onehot_rCurState[1]_i_2__0 ),
        .I3(iOpcode[3]),
        .I4(iOpcode[0]),
        .O(\iOpcode[4] ));
  (* FSM_ENCODED_STATES = "State_PIResetIssue:010,State_PIWait:100,State_Idle:001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rNextState[0]),
        .Q(Q[0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_PIResetIssue:010,State_PIWait:100,State_Idle:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rNextState[1]),
        .Q(Q[1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_PIResetIssue:010,State_PIWait:100,State_Idle:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[2]_0 ),
        .Q(Q[2]),
        .R(iReset));
  LUT5 #(
    .INIT(32'h00008000)) 
    \rPCommand[4]_i_1 
       (.I0(\rPCommand_reg[4]_1 ),
        .I1(\rPCommand_reg[4]_0 ),
        .I2(\rPCommand_reg[4] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(wPM_PCommand_PCG_PM));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \rPIR_cur_state[2]_i_2 
       (.I0(wPBR_Start0__0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\rPCommand_reg[4] ),
        .I4(\rPCommand_reg[4]_0 ),
        .I5(\rPCommand_reg[4]_1 ),
        .O(\FSM_onehot_rCurState_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0080C08000800080)) 
    rPM_ONOFF_i_3
       (.I0(Q[1]),
        .I1(wPBR_Start0__0),
        .I2(rPM_ONOFF_reg),
        .I3(Q[0]),
        .I4(rPM_ONOFF_reg_0[0]),
        .I5(rPM_ONOFF_reg_0[1]),
        .O(\FSM_onehot_rCurState_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_SCC_PO_reset
   (Q,
    iOpcode_2_sp_1,
    \FSM_onehot_rCurState_reg[1]_0 ,
    \FSM_onehot_rCurState_reg[0]_0 ,
    wPM_PCommand_PCG_PM,
    wbCMDStartSet,
    \FSM_onehot_rCurState_reg[1]_1 ,
    wPM_LastStep_PCG_PM,
    iOpcode,
    \FSM_onehot_rCurState[1]_i_2__1 ,
    wbCMDReadySet,
    \rPOR_cur_state_reg[2] ,
    wPBR_Start0__0,
    \rPCommand_reg[2] ,
    \rPCommand_reg[2]_0 ,
    \rPCommand_reg[5] ,
    \rPCommand_reg[5]_0 ,
    iReset,
    \FSM_onehot_rCurState_reg[2]_0 ,
    iSystemClock);
  output [2:0]Q;
  output iOpcode_2_sp_1;
  output \FSM_onehot_rCurState_reg[1]_0 ;
  output \FSM_onehot_rCurState_reg[0]_0 ;
  output [0:0]wPM_PCommand_PCG_PM;
  input [0:0]wbCMDStartSet;
  input \FSM_onehot_rCurState_reg[1]_1 ;
  input [0:0]wPM_LastStep_PCG_PM;
  input [3:0]iOpcode;
  input \FSM_onehot_rCurState[1]_i_2__1 ;
  input [1:0]wbCMDReadySet;
  input \rPOR_cur_state_reg[2] ;
  input wPBR_Start0__0;
  input \rPCommand_reg[2] ;
  input \rPCommand_reg[2]_0 ;
  input \rPCommand_reg[5] ;
  input [0:0]\rPCommand_reg[5]_0 ;
  input iReset;
  input [0:0]\FSM_onehot_rCurState_reg[2]_0 ;
  input iSystemClock;

  wire \FSM_onehot_rCurState[0]_i_1__1_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_1__1_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_2__1 ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[1]_0 ;
  wire \FSM_onehot_rCurState_reg[1]_1 ;
  wire [0:0]\FSM_onehot_rCurState_reg[2]_0 ;
  wire [2:0]Q;
  wire [3:0]iOpcode;
  wire iOpcode_2_sn_1;
  wire iReset;
  wire iSystemClock;
  wire \rPCommand_reg[2] ;
  wire \rPCommand_reg[2]_0 ;
  wire \rPCommand_reg[5] ;
  wire [0:0]\rPCommand_reg[5]_0 ;
  wire \rPOR_cur_state_reg[2] ;
  wire wPBR_Start0__0;
  wire [0:0]wPM_LastStep_PCG_PM;
  wire [0:0]wPM_PCommand_PCG_PM;
  wire [1:0]wbCMDReadySet;
  wire [0:0]wbCMDStartSet;

  assign iOpcode_2_sp_1 = iOpcode_2_sn_1;
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[0]_i_1__1 
       (.I0(wbCMDStartSet),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(wPM_LastStep_PCG_PM),
        .O(\FSM_onehot_rCurState[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[1]_i_1__1 
       (.I0(wbCMDStartSet),
        .I1(Q[0]),
        .I2(\FSM_onehot_rCurState_reg[1]_1 ),
        .I3(Q[1]),
        .O(\FSM_onehot_rCurState[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \FSM_onehot_rCurState[1]_i_3__0 
       (.I0(iOpcode[0]),
        .I1(iOpcode[1]),
        .I2(\FSM_onehot_rCurState[1]_i_2__1 ),
        .I3(iOpcode[3]),
        .I4(iOpcode[2]),
        .O(iOpcode_2_sn_1));
  (* FSM_ENCODED_STATES = "State_POResetIssue:010,State_POWait:100,State_Idle:001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_POResetIssue:010,State_POWait:100,State_Idle:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_POResetIssue:010,State_POWait:100,State_Idle:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg[2]_0 ),
        .Q(Q[2]),
        .R(iReset));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \rPCommand[2]_i_2 
       (.I0(Q[0]),
        .I1(wbCMDReadySet[0]),
        .I2(wbCMDReadySet[1]),
        .I3(\rPOR_cur_state_reg[2] ),
        .I4(\rPCommand_reg[2] ),
        .I5(\rPCommand_reg[2]_0 ),
        .O(\FSM_onehot_rCurState_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \rPCommand[5]_i_1 
       (.I0(\rPCommand_reg[5] ),
        .I1(\rPCommand_reg[5]_0 ),
        .I2(wbCMDReadySet[1]),
        .I3(wbCMDReadySet[0]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(wPM_PCommand_PCG_PM));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \rPOR_cur_state[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(wbCMDReadySet[0]),
        .I3(wbCMDReadySet[1]),
        .I4(\rPOR_cur_state_reg[2] ),
        .I5(wPBR_Start0__0),
        .O(\FSM_onehot_rCurState_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_Top
   (\FSM_onehot_rCurState_reg[0] ,
    wMNC_N_init_PM_PCommand,
    rUsePresetC,
    wPM_NANDPowerOnEvent_PCG_PM,
    rNANDPOE,
    \iOpcode[3] ,
    Q,
    \FSM_onehot_rCurState_reg[8] ,
    rCMDReady_reg,
    \FSM_onehot_rCurState_reg[0]_0 ,
    \FSM_onehot_rCurState_reg[0]_1 ,
    \FSM_onehot_rCurState_reg[0]_2 ,
    \FSM_onehot_rCurState_reg[0]_3 ,
    \FSM_onehot_rCurState_reg[5] ,
    \FSM_onehot_rCurState_reg[2] ,
    wPM_PCommand_PCG_PM,
    \rPM_PCommand_reg[3] ,
    \rMNG_cur_state_reg[3] ,
    \r_gFT_cur_state_reg[2] ,
    \rPM_PCommand_reg[3]_0 ,
    \FSM_onehot_rCurState_reg[2]_0 ,
    \FSM_onehot_rCurState_reg[2]_1 ,
    \FSM_onehot_rCurState_reg[2]_2 ,
    \r_N_i_cur_state_reg[5] ,
    \r_rST_cur_state_reg[10] ,
    \rPM_PCommand_reg[6] ,
    \rPM_PCommand_reg[3]_1 ,
    \FSM_onehot_rCurState_reg[12] ,
    \rOpcode_reg[1] ,
    \FSM_onehot_rCurState_reg[13] ,
    \FSM_onehot_rCurState_reg[9] ,
    \FSM_onehot_rCurState_reg[8]_0 ,
    \FSM_onehot_rCurState_reg[2]_3 ,
    \FSM_onehot_rCurState_reg[8]_1 ,
    \FSM_onehot_rCurState_reg[1] ,
    \FSM_onehot_rCurState_reg[1]_0 ,
    rCMDReady_reg_0,
    \rPM_PCommand_reg[1] ,
    E,
    rCMDReady_reg_1,
    \rLCH_cur_state_reg[1] ,
    rLCH_nxt_state__0,
    \FSM_onehot_rCurState_reg[0]_4 ,
    wPM_NumOfData_PCG_PM,
    \rTargetWay_reg[7] ,
    wPM_TargetWay_PCG_PM,
    \rDQI_cur_state_reg[1] ,
    \rPM_PCommand_reg[1]_0 ,
    \rDQI_cur_state_reg[1]_0 ,
    rCMDReady_reg_2,
    \rREC_cur_state_reg[1] ,
    \rTIM_cur_state_reg[2] ,
    wPM_PCommandOption_PCG_PM,
    \rTIM_cur_state_reg[2]_0 ,
    \rPM_PCommandOption_reg[0] ,
    \rPM_WriteData_reg[31] ,
    wLoopDone__0,
    \FSM_onehot_rCurState_reg[0]_5 ,
    \FSM_onehot_rCurState_reg[1]_1 ,
    dina,
    oWriteReady,
    wPM_WriteValid_PCG_PM,
    oReadData,
    wPM_ReadReady_PCG_PM,
    oReadValid,
    oReadLast,
    wPM_WriteData_PCG_PM,
    oCMDReady,
    iSystemClock,
    iReset,
    \FSM_onehot_rCurState_reg[7] ,
    \rCAData_reg[7] ,
    \rPOR_cur_state_reg[2] ,
    \rMNG_cur_state[3]_i_2 ,
    \rMNG_cur_state[3]_i_2_0 ,
    \rCAData_reg[6] ,
    \rCAData_reg[6]_0 ,
    \rNumOfCommand[3]_i_4 ,
    iLength,
    iSourceID,
    iOpcode,
    iTargetID,
    p_14_in,
    \FSM_onehot_rCurState_reg[1]_2 ,
    \rPM_NumOfData_reg[5] ,
    wPBR_Start0__0,
    \rMNG_cur_state_reg[1] ,
    wbCMDLast,
    wPM_ReadValid_PCG_PM,
    \r_gFT_cur_state_reg[3] ,
    \FSM_onehot_rCurState[4]_i_2 ,
    \r_gFT_cur_state_reg[9] ,
    \rPM_NumOfData_reg[2] ,
    wPM_LastStep_PCG_PM,
    iReadReady,
    doutb,
    \rPM_CAData_reg[1] ,
    D,
    \FSM_onehot_rCurState_reg[1]_3 ,
    iCMDValid,
    wModuleTriggered1,
    \FSM_onehot_rCurState[1]_i_2 ,
    \FSM_onehot_rCurState_reg[2]_4 ,
    wCALStart,
    \rPM_PCommand_reg[3]_2 ,
    \rReadStatusOption_reg[0] ,
    \rPM_PCommand_reg[3]_3 ,
    wPBRReady,
    \rPM_PCommand_reg[1]_1 ,
    \rPM_PCommandOption[2]_i_3 ,
    \rPM_PCommand_reg[1]_2 ,
    \rPM_PCommandOption_reg[0]_0 ,
    \r_rST_cur_state_reg[11] ,
    \FSM_onehot_rCurState_reg[1]_4 ,
    \rPM_NumOfData_reg[0] ,
    iWriteValid,
    \rPM_PCommandOption_reg[2] ,
    wPM_WriteReady_PCG_PM,
    \rPM_PCommandOption_reg[0]_1 ,
    iWriteData,
    \FSM_onehot_rCurState_reg[5]_0 ,
    \FSM_onehot_rCurState_reg[1]_5 ,
    \FSM_onehot_rCurState[12]_i_4 ,
    \FSM_onehot_rCurState_reg[1]_6 ,
    \FSM_onehot_rCurState_reg[6] ,
    \FSM_onehot_rCurState_reg[9]_0 ,
    \rCAData_reg[7]_0 ,
    \rCAData_reg[4] ,
    \rCAData_reg[7]_1 ,
    wPM_Ready_PCG_PM,
    \rCAData[4]_i_3 ,
    \rCAData[4]_i_3_0 ,
    wSCC_PI_reset_Last,
    rPM_ONOFF_reg,
    rCABufferREnable_reg,
    rCABufferREnable_reg_0,
    rCABufferREnable_reg_1,
    \rLCH_cur_state_reg[2] ,
    rLastStep_i_3,
    rLastStep_i_3_0,
    \rDQBufferWaddrssA[13]_i_3 ,
    \rDQBufferWaddrssA[13]_i_3_0 ,
    rRECDone_i_4,
    \rPO_ChipEnable_reg[15] ,
    \rPO_ChipEnable_reg[15]_0 ,
    \rPO_DQ_reg[31] ,
    \rPO_DQ_reg[16] ,
    \rPO_DQ_reg[17] ,
    \rPO_DQ_reg[18] ,
    \rPO_DQ_reg[19] ,
    \rPO_DQ_reg[20] ,
    \rPO_DQ_reg[21] ,
    \rPO_DQ_reg[22] ,
    \rPO_DQ_reg[23] ,
    iWriteLast,
    \FSM_onehot_rCurState_reg[2]_5 ,
    \FSM_onehot_rCurState_reg[8]_2 ,
    \FSM_onehot_rCurState_reg[12]_0 ,
    \FSM_onehot_rCurState_reg[13]_0 ,
    \FSM_onehot_rCurState_reg[1]_7 ,
    iAddress,
    oCMDReady_INST_0_i_3_0,
    wDQOLoopDone__0__0);
  output [6:0]\FSM_onehot_rCurState_reg[0] ;
  output [0:0]wMNC_N_init_PM_PCommand;
  output rUsePresetC;
  output wPM_NANDPowerOnEvent_PCG_PM;
  output rNANDPOE;
  output [0:0]\iOpcode[3] ;
  output [2:0]Q;
  output [5:0]\FSM_onehot_rCurState_reg[8] ;
  output rCMDReady_reg;
  output \FSM_onehot_rCurState_reg[0]_0 ;
  output \FSM_onehot_rCurState_reg[0]_1 ;
  output \FSM_onehot_rCurState_reg[0]_2 ;
  output \FSM_onehot_rCurState_reg[0]_3 ;
  output \FSM_onehot_rCurState_reg[5] ;
  output [1:0]\FSM_onehot_rCurState_reg[2] ;
  output [6:0]wPM_PCommand_PCG_PM;
  output \rPM_PCommand_reg[3] ;
  output [1:0]\rMNG_cur_state_reg[3] ;
  output [0:0]\r_gFT_cur_state_reg[2] ;
  output [2:0]\rPM_PCommand_reg[3]_0 ;
  output [1:0]\FSM_onehot_rCurState_reg[2]_0 ;
  output [1:0]\FSM_onehot_rCurState_reg[2]_1 ;
  output [1:0]\FSM_onehot_rCurState_reg[2]_2 ;
  output \r_N_i_cur_state_reg[5] ;
  output [0:0]\r_rST_cur_state_reg[10] ;
  output [3:0]\rPM_PCommand_reg[6] ;
  output [2:0]\rPM_PCommand_reg[3]_1 ;
  output [2:0]\FSM_onehot_rCurState_reg[12] ;
  output [1:0]\rOpcode_reg[1] ;
  output [5:0]\FSM_onehot_rCurState_reg[13] ;
  output [1:0]\FSM_onehot_rCurState_reg[9] ;
  output \FSM_onehot_rCurState_reg[8]_0 ;
  output \FSM_onehot_rCurState_reg[2]_3 ;
  output \FSM_onehot_rCurState_reg[8]_1 ;
  output \FSM_onehot_rCurState_reg[1] ;
  output \FSM_onehot_rCurState_reg[1]_0 ;
  output rCMDReady_reg_0;
  output \rPM_PCommand_reg[1] ;
  output [0:0]E;
  output rCMDReady_reg_1;
  output \rLCH_cur_state_reg[1] ;
  output [0:0]rLCH_nxt_state__0;
  output [3:0]\FSM_onehot_rCurState_reg[0]_4 ;
  output [10:0]wPM_NumOfData_PCG_PM;
  output [7:0]\rTargetWay_reg[7] ;
  output [7:0]wPM_TargetWay_PCG_PM;
  output \rDQI_cur_state_reg[1] ;
  output \rPM_PCommand_reg[1]_0 ;
  output \rDQI_cur_state_reg[1]_0 ;
  output rCMDReady_reg_2;
  output \rREC_cur_state_reg[1] ;
  output \rTIM_cur_state_reg[2] ;
  output [2:0]wPM_PCommandOption_PCG_PM;
  output [15:0]\rTIM_cur_state_reg[2]_0 ;
  output [7:0]\rPM_PCommandOption_reg[0] ;
  output [15:0]\rPM_WriteData_reg[31] ;
  output wLoopDone__0;
  output \FSM_onehot_rCurState_reg[0]_5 ;
  output \FSM_onehot_rCurState_reg[1]_1 ;
  output [8:0]dina;
  output oWriteReady;
  output wPM_WriteValid_PCG_PM;
  output [31:0]oReadData;
  output wPM_ReadReady_PCG_PM;
  output oReadValid;
  output oReadLast;
  output [15:0]wPM_WriteData_PCG_PM;
  output oCMDReady;
  input iSystemClock;
  input iReset;
  input \FSM_onehot_rCurState_reg[7] ;
  input \rCAData_reg[7] ;
  input \rPOR_cur_state_reg[2] ;
  input \rMNG_cur_state[3]_i_2 ;
  input \rMNG_cur_state[3]_i_2_0 ;
  input \rCAData_reg[6] ;
  input \rCAData_reg[6]_0 ;
  input \rNumOfCommand[3]_i_4 ;
  input [15:0]iLength;
  input [4:0]iSourceID;
  input [5:0]iOpcode;
  input [4:0]iTargetID;
  input p_14_in;
  input \FSM_onehot_rCurState_reg[1]_2 ;
  input \rPM_NumOfData_reg[5] ;
  input wPBR_Start0__0;
  input \rMNG_cur_state_reg[1] ;
  input wbCMDLast;
  input wPM_ReadValid_PCG_PM;
  input \r_gFT_cur_state_reg[3] ;
  input \FSM_onehot_rCurState[4]_i_2 ;
  input \r_gFT_cur_state_reg[9] ;
  input \rPM_NumOfData_reg[2] ;
  input [6:0]wPM_LastStep_PCG_PM;
  input iReadReady;
  input [31:0]doutb;
  input \rPM_CAData_reg[1] ;
  input [0:0]D;
  input \FSM_onehot_rCurState_reg[1]_3 ;
  input iCMDValid;
  input wModuleTriggered1;
  input \FSM_onehot_rCurState[1]_i_2 ;
  input [0:0]\FSM_onehot_rCurState_reg[2]_4 ;
  input wCALStart;
  input \rPM_PCommand_reg[3]_2 ;
  input \rReadStatusOption_reg[0] ;
  input \rPM_PCommand_reg[3]_3 ;
  input wPBRReady;
  input \rPM_PCommand_reg[1]_1 ;
  input \rPM_PCommandOption[2]_i_3 ;
  input \rPM_PCommand_reg[1]_2 ;
  input \rPM_PCommandOption_reg[0]_0 ;
  input \r_rST_cur_state_reg[11] ;
  input \FSM_onehot_rCurState_reg[1]_4 ;
  input \rPM_NumOfData_reg[0] ;
  input iWriteValid;
  input \rPM_PCommandOption_reg[2] ;
  input wPM_WriteReady_PCG_PM;
  input \rPM_PCommandOption_reg[0]_1 ;
  input [31:0]iWriteData;
  input [0:0]\FSM_onehot_rCurState_reg[5]_0 ;
  input \FSM_onehot_rCurState_reg[1]_5 ;
  input \FSM_onehot_rCurState[12]_i_4 ;
  input \FSM_onehot_rCurState_reg[1]_6 ;
  input \FSM_onehot_rCurState_reg[6] ;
  input \FSM_onehot_rCurState_reg[9]_0 ;
  input \rCAData_reg[7]_0 ;
  input \rCAData_reg[4] ;
  input \rCAData_reg[7]_1 ;
  input [0:0]wPM_Ready_PCG_PM;
  input \rCAData[4]_i_3 ;
  input \rCAData[4]_i_3_0 ;
  input wSCC_PI_reset_Last;
  input rPM_ONOFF_reg;
  input rCABufferREnable_reg;
  input [0:0]rCABufferREnable_reg_0;
  input rCABufferREnable_reg_1;
  input \rLCH_cur_state_reg[2] ;
  input rLastStep_i_3;
  input [0:0]rLastStep_i_3_0;
  input [0:0]\rDQBufferWaddrssA[13]_i_3 ;
  input \rDQBufferWaddrssA[13]_i_3_0 ;
  input [0:0]rRECDone_i_4;
  input \rPO_ChipEnable_reg[15] ;
  input \rPO_ChipEnable_reg[15]_0 ;
  input \rPO_DQ_reg[31] ;
  input \rPO_DQ_reg[16] ;
  input \rPO_DQ_reg[17] ;
  input \rPO_DQ_reg[18] ;
  input \rPO_DQ_reg[19] ;
  input \rPO_DQ_reg[20] ;
  input \rPO_DQ_reg[21] ;
  input \rPO_DQ_reg[22] ;
  input \rPO_DQ_reg[23] ;
  input iWriteLast;
  input [0:0]\FSM_onehot_rCurState_reg[2]_5 ;
  input [3:0]\FSM_onehot_rCurState_reg[8]_2 ;
  input [1:0]\FSM_onehot_rCurState_reg[12]_0 ;
  input [3:0]\FSM_onehot_rCurState_reg[13]_0 ;
  input [0:0]\FSM_onehot_rCurState_reg[1]_7 ;
  input [23:0]iAddress;
  input oCMDReady_INST_0_i_3_0;
  input wDQOLoopDone__0__0;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rCurState[12]_i_4 ;
  wire \FSM_onehot_rCurState[1]_i_2 ;
  wire \FSM_onehot_rCurState[4]_i_2 ;
  wire [6:0]\FSM_onehot_rCurState_reg[0] ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[0]_1 ;
  wire \FSM_onehot_rCurState_reg[0]_2 ;
  wire \FSM_onehot_rCurState_reg[0]_3 ;
  wire [3:0]\FSM_onehot_rCurState_reg[0]_4 ;
  wire \FSM_onehot_rCurState_reg[0]_5 ;
  wire [2:0]\FSM_onehot_rCurState_reg[12] ;
  wire [1:0]\FSM_onehot_rCurState_reg[12]_0 ;
  wire [5:0]\FSM_onehot_rCurState_reg[13] ;
  wire [3:0]\FSM_onehot_rCurState_reg[13]_0 ;
  wire \FSM_onehot_rCurState_reg[1] ;
  wire \FSM_onehot_rCurState_reg[1]_0 ;
  wire \FSM_onehot_rCurState_reg[1]_1 ;
  wire \FSM_onehot_rCurState_reg[1]_2 ;
  wire \FSM_onehot_rCurState_reg[1]_3 ;
  wire \FSM_onehot_rCurState_reg[1]_4 ;
  wire \FSM_onehot_rCurState_reg[1]_5 ;
  wire \FSM_onehot_rCurState_reg[1]_6 ;
  wire [0:0]\FSM_onehot_rCurState_reg[1]_7 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2] ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_0 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_1 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_2 ;
  wire \FSM_onehot_rCurState_reg[2]_3 ;
  wire [0:0]\FSM_onehot_rCurState_reg[2]_4 ;
  wire [0:0]\FSM_onehot_rCurState_reg[2]_5 ;
  wire \FSM_onehot_rCurState_reg[5] ;
  wire [0:0]\FSM_onehot_rCurState_reg[5]_0 ;
  wire \FSM_onehot_rCurState_reg[6] ;
  wire \FSM_onehot_rCurState_reg[7] ;
  wire [5:0]\FSM_onehot_rCurState_reg[8] ;
  wire \FSM_onehot_rCurState_reg[8]_0 ;
  wire \FSM_onehot_rCurState_reg[8]_1 ;
  wire [3:0]\FSM_onehot_rCurState_reg[8]_2 ;
  wire [1:0]\FSM_onehot_rCurState_reg[9] ;
  wire \FSM_onehot_rCurState_reg[9]_0 ;
  wire [2:0]Q;
  wire bCMD_BNC_B_erase_n_0;
  wire bCMD_BNC_B_erase_n_10;
  wire bCMD_BNC_B_erase_n_11;
  wire bCMD_BNC_B_erase_n_14;
  wire bCMD_BNC_B_erase_n_15;
  wire bCMD_BNC_B_erase_n_16;
  wire bCMD_BNC_B_erase_n_17;
  wire bCMD_BNC_B_erase_n_18;
  wire bCMD_BNC_B_erase_n_19;
  wire bCMD_BNC_B_erase_n_20;
  wire bCMD_BNC_B_erase_n_21;
  wire bCMD_BNC_B_erase_n_22;
  wire bCMD_BNC_B_erase_n_5;
  wire bCMD_BNC_B_erase_n_7;
  wire bCMD_BNC_B_erase_n_8;
  wire bCMD_BNC_B_erase_n_9;
  wire bCMD_BNC_P_program_n_1;
  wire bCMD_BNC_P_program_n_10;
  wire bCMD_BNC_P_program_n_11;
  wire bCMD_BNC_P_program_n_12;
  wire bCMD_BNC_P_program_n_13;
  wire bCMD_BNC_P_program_n_14;
  wire bCMD_BNC_P_program_n_15;
  wire bCMD_BNC_P_program_n_16;
  wire bCMD_BNC_P_program_n_17;
  wire bCMD_BNC_P_program_n_18;
  wire bCMD_BNC_P_program_n_19;
  wire bCMD_BNC_P_program_n_2;
  wire bCMD_BNC_P_program_n_20;
  wire bCMD_BNC_P_program_n_21;
  wire bCMD_BNC_P_program_n_22;
  wire bCMD_BNC_P_program_n_23;
  wire bCMD_BNC_P_program_n_24;
  wire bCMD_BNC_P_program_n_26;
  wire bCMD_BNC_P_program_n_37;
  wire bCMD_BNC_P_program_n_38;
  wire bCMD_BNC_P_program_n_39;
  wire bCMD_BNC_P_program_n_40;
  wire bCMD_BNC_P_program_n_41;
  wire bCMD_BNC_P_program_n_42;
  wire bCMD_BNC_P_program_n_43;
  wire bCMD_BNC_P_program_n_44;
  wire bCMD_BNC_P_program_n_45;
  wire bCMD_BNC_P_program_n_46;
  wire bCMD_BNC_P_program_n_47;
  wire bCMD_BNC_P_program_n_48;
  wire bCMD_BNC_P_program_n_49;
  wire bCMD_BNC_P_program_n_50;
  wire bCMD_BNC_P_program_n_51;
  wire bCMD_BNC_P_program_n_52;
  wire bCMD_BNC_P_program_n_53;
  wire bCMD_BNC_P_program_n_54;
  wire bCMD_BNC_P_program_n_55;
  wire bCMD_BNC_P_program_n_56;
  wire bCMD_BNC_P_program_n_57;
  wire bCMD_BNC_P_program_n_58;
  wire bCMD_BNC_P_program_n_7;
  wire bCMD_BNC_P_program_n_8;
  wire bCMD_BNC_P_program_n_9;
  wire bCMD_BNC_P_read_AW30h_n_1;
  wire bCMD_BNC_P_read_AW30h_n_10;
  wire bCMD_BNC_P_read_AW30h_n_15;
  wire bCMD_BNC_P_read_AW30h_n_16;
  wire bCMD_BNC_P_read_AW30h_n_17;
  wire bCMD_BNC_P_read_AW30h_n_18;
  wire bCMD_BNC_P_read_AW30h_n_19;
  wire bCMD_BNC_P_read_AW30h_n_20;
  wire bCMD_BNC_P_read_AW30h_n_21;
  wire bCMD_BNC_P_read_AW30h_n_22;
  wire bCMD_BNC_P_read_AW30h_n_23;
  wire bCMD_BNC_P_read_AW30h_n_24;
  wire bCMD_BNC_P_read_AW30h_n_30;
  wire bCMD_BNC_P_read_AW30h_n_31;
  wire bCMD_BNC_P_read_AW30h_n_6;
  wire bCMD_BNC_P_read_AW30h_n_7;
  wire bCMD_BNC_P_read_DT00h_n_16;
  wire bCMD_BNC_P_read_DT00h_n_17;
  wire bCMD_BNC_P_read_DT00h_n_18;
  wire bCMD_BNC_P_read_DT00h_n_19;
  wire bCMD_BNC_P_read_DT00h_n_20;
  wire bCMD_BNC_P_read_DT00h_n_21;
  wire bCMD_BNC_P_read_DT00h_n_22;
  wire bCMD_BNC_P_read_DT00h_n_23;
  wire bCMD_BNC_P_read_DT00h_n_24;
  wire bCMD_BNC_P_read_DT00h_n_25;
  wire bCMD_BNC_P_read_DT00h_n_26;
  wire bCMD_BNC_P_read_DT00h_n_27;
  wire bCMD_BNC_P_read_DT00h_n_28;
  wire bCMD_BNC_P_read_DT00h_n_29;
  wire bCMD_BNC_P_read_DT00h_n_30;
  wire bCMD_BNC_P_read_DT00h_n_31;
  wire bCMD_BNC_P_read_DT00h_n_32;
  wire bCMD_BNC_P_read_DT00h_n_33;
  wire bCMD_BNC_P_read_DT00h_n_34;
  wire bCMD_BNC_P_read_DT00h_n_35;
  wire bCMD_BNC_P_read_DT00h_n_36;
  wire bCMD_BNC_P_read_DT00h_n_37;
  wire bCMD_BNC_P_read_DT00h_n_38;
  wire bCMD_BNC_P_read_DT00h_n_39;
  wire bCMD_BNC_P_read_DT00h_n_40;
  wire bCMD_BNC_P_read_DT00h_n_41;
  wire bCMD_BNC_P_read_DT00h_n_45;
  wire bCMD_BNC_P_read_DT00h_n_46;
  wire bCMD_BNC_P_read_DT00h_n_47;
  wire bCMD_BNC_P_read_DT00h_n_48;
  wire bCMD_BNC_P_read_DT00h_n_49;
  wire bCMD_BNC_P_read_DT00h_n_7;
  wire bCMD_BNC_P_read_DT00h_n_8;
  wire bCMD_BNC_single_cmd_n_7;
  wire bCMD_MNC_N_init_n_10;
  wire bCMD_MNC_N_init_n_11;
  wire bCMD_MNC_N_init_n_12;
  wire bCMD_MNC_N_init_n_13;
  wire bCMD_MNC_N_init_n_14;
  wire bCMD_MNC_N_init_n_15;
  wire bCMD_MNC_N_init_n_16;
  wire bCMD_MNC_N_init_n_17;
  wire bCMD_MNC_N_init_n_18;
  wire bCMD_MNC_N_init_n_19;
  wire bCMD_MNC_N_init_n_20;
  wire bCMD_MNC_N_init_n_5;
  wire bCMD_MNC_N_init_n_8;
  wire bCMD_MNC_N_init_n_9;
  wire bCMD_MNC_getFT_n_32;
  wire bCMD_MNC_getFT_n_8;
  wire bCMD_MNC_readID_n_0;
  wire bCMD_MNC_readID_n_10;
  wire bCMD_MNC_readID_n_12;
  wire bCMD_MNC_readID_n_13;
  wire bCMD_MNC_readID_n_14;
  wire bCMD_MNC_readID_n_15;
  wire bCMD_MNC_readID_n_16;
  wire bCMD_MNC_readID_n_17;
  wire bCMD_MNC_readID_n_18;
  wire bCMD_MNC_readID_n_19;
  wire bCMD_MNC_readID_n_20;
  wire bCMD_MNC_readID_n_26;
  wire bCMD_MNC_readID_n_27;
  wire bCMD_MNC_readID_n_28;
  wire bCMD_MNC_readID_n_29;
  wire bCMD_MNC_readID_n_30;
  wire bCMD_MNC_readID_n_31;
  wire bCMD_MNC_readID_n_32;
  wire bCMD_MNC_readID_n_33;
  wire bCMD_MNC_readID_n_34;
  wire bCMD_MNC_readID_n_35;
  wire bCMD_MNC_readID_n_36;
  wire bCMD_MNC_readID_n_37;
  wire bCMD_MNC_readID_n_38;
  wire bCMD_MNC_readID_n_8;
  wire bCMD_MNC_readID_n_9;
  wire bCMD_MNC_readST_n_1;
  wire bCMD_MNC_readST_n_16;
  wire bCMD_MNC_readST_n_17;
  wire bCMD_MNC_readST_n_21;
  wire bCMD_MNC_readST_n_3;
  wire bCMD_MNC_readST_n_4;
  wire bCMD_MNC_readST_n_7;
  wire bCMD_MNC_readST_n_9;
  wire bCMD_MNC_setFT_n_2;
  wire bCMD_MNC_setFT_n_25;
  wire bCMD_MNC_setFT_n_29;
  wire bCMD_MNC_setFT_n_30;
  wire bCMD_MNC_setFT_n_33;
  wire bCMD_MNC_setFT_n_34;
  wire bCMD_MNC_setFT_n_39;
  wire bCMD_MNC_setFT_n_40;
  wire bCMD_MNC_setFT_n_41;
  wire bCMD_MNC_setFT_n_44;
  wire bCMD_MNC_setFT_n_45;
  wire bCMD_MNC_setFT_n_46;
  wire bCMD_MNC_setFT_n_47;
  wire bCMD_MNC_setFT_n_6;
  wire bCMD_MNC_setFT_n_7;
  wire bCMD_SCC_N_poe_n_7;
  wire bCMD_SCC_N_poe_n_8;
  wire bCMD_SCC_PI_reset_n_3;
  wire bCMD_SCC_PI_reset_n_4;
  wire bCMD_SCC_PO_reset_n_3;
  wire bCMD_SCC_PO_reset_n_5;
  wire blocking_CMD_manager_n_1;
  wire blocking_CMD_manager_n_10;
  wire blocking_CMD_manager_n_11;
  wire blocking_CMD_manager_n_12;
  wire blocking_CMD_manager_n_13;
  wire blocking_CMD_manager_n_14;
  wire blocking_CMD_manager_n_15;
  wire blocking_CMD_manager_n_16;
  wire blocking_CMD_manager_n_17;
  wire blocking_CMD_manager_n_23;
  wire blocking_CMD_manager_n_24;
  wire [8:0]dina;
  wire [31:0]doutb;
  wire [23:0]iAddress;
  wire iCMDValid;
  wire [15:0]iLength;
  wire [5:0]iOpcode;
  wire [0:0]\iOpcode[3] ;
  wire iReadReady;
  wire iReset;
  wire [4:0]iSourceID;
  wire iSystemClock;
  wire [4:0]iTargetID;
  wire [31:0]iWriteData;
  wire iWriteLast;
  wire iWriteValid;
  wire oCMDReady;
  wire oCMDReady_INST_0_i_10_n_0;
  wire oCMDReady_INST_0_i_1_n_0;
  wire oCMDReady_INST_0_i_3_0;
  wire oCMDReady_INST_0_i_4_n_0;
  wire oCMDReady_INST_0_i_5_n_0;
  wire [31:0]oReadData;
  wire oReadLast;
  wire oReadValid;
  wire oWriteReady;
  wire [3:0]p_0_in;
  wire p_14_in;
  wire [7:0]p_1_in__0;
  wire [15:15]p_1_out;
  wire rCABufferREnable_reg;
  wire [0:0]rCABufferREnable_reg_0;
  wire rCABufferREnable_reg_1;
  wire [5:0]rCAData;
  wire \rCAData[4]_i_3 ;
  wire \rCAData[4]_i_3_0 ;
  wire \rCAData_reg[4] ;
  wire \rCAData_reg[6] ;
  wire \rCAData_reg[6]_0 ;
  wire \rCAData_reg[7] ;
  wire \rCAData_reg[7]_0 ;
  wire \rCAData_reg[7]_1 ;
  wire rCMDBlocking;
  wire rCMDReady_reg;
  wire rCMDReady_reg_0;
  wire rCMDReady_reg_1;
  wire rCMDReady_reg_2;
  wire [15:0]rColAddr2B;
  wire [0:0]\rDQBufferWaddrssA[13]_i_3 ;
  wire \rDQBufferWaddrssA[13]_i_3_0 ;
  wire \rDQI_cur_state_reg[1] ;
  wire \rDQI_cur_state_reg[1]_0 ;
  wire \rLCH_cur_state_reg[1] ;
  wire \rLCH_cur_state_reg[2] ;
  wire [0:0]rLCH_nxt_state__0;
  wire rLastStep_i_3;
  wire [0:0]rLastStep_i_3_0;
  wire [1:1]rMNG_cur_state;
  wire \rMNG_cur_state[2]_i_3_n_0 ;
  wire \rMNG_cur_state[2]_i_4_n_0 ;
  wire \rMNG_cur_state[3]_i_2 ;
  wire \rMNG_cur_state[3]_i_2_0 ;
  wire \rMNG_cur_state_reg[1] ;
  wire [1:0]\rMNG_cur_state_reg[3] ;
  wire [4:2]rMNG_nxt_state__0;
  wire rNANDPOE;
  wire rNANDPOE0;
  wire \rNANDPOECounter[2]_i_1_n_0 ;
  wire [3:0]rNANDPOECounter_reg;
  wire \rNumOfCommand[3]_i_4 ;
  wire rOpcode0;
  wire [1:0]\rOpcode_reg[1] ;
  wire \rPM_CAData_reg[1] ;
  wire rPM_NANDPowerOnEvent_i_1_n_0;
  wire \rPM_NumOfData_reg[0] ;
  wire \rPM_NumOfData_reg[2] ;
  wire \rPM_NumOfData_reg[5] ;
  wire rPM_ONOFF_reg;
  wire \rPM_PCommandOption[2]_i_3 ;
  wire [7:0]\rPM_PCommandOption_reg[0] ;
  wire \rPM_PCommandOption_reg[0]_0 ;
  wire \rPM_PCommandOption_reg[0]_1 ;
  wire \rPM_PCommandOption_reg[2] ;
  wire \rPM_PCommand_reg[1] ;
  wire \rPM_PCommand_reg[1]_0 ;
  wire \rPM_PCommand_reg[1]_1 ;
  wire \rPM_PCommand_reg[1]_2 ;
  wire \rPM_PCommand_reg[3] ;
  wire [2:0]\rPM_PCommand_reg[3]_0 ;
  wire [2:0]\rPM_PCommand_reg[3]_1 ;
  wire \rPM_PCommand_reg[3]_2 ;
  wire \rPM_PCommand_reg[3]_3 ;
  wire [3:0]\rPM_PCommand_reg[6] ;
  wire [15:0]\rPM_WriteData_reg[31] ;
  wire \rPOR_cur_state_reg[2] ;
  wire \rPO_ChipEnable_reg[15] ;
  wire \rPO_ChipEnable_reg[15]_0 ;
  wire \rPO_DQ_reg[16] ;
  wire \rPO_DQ_reg[17] ;
  wire \rPO_DQ_reg[18] ;
  wire \rPO_DQ_reg[19] ;
  wire \rPO_DQ_reg[20] ;
  wire \rPO_DQ_reg[21] ;
  wire \rPO_DQ_reg[22] ;
  wire \rPO_DQ_reg[23] ;
  wire \rPO_DQ_reg[31] ;
  wire [0:0]rRECDone_i_4;
  wire \rREC_cur_state_reg[1] ;
  wire \rReadStatusOption_reg[0] ;
  wire [23:0]rRowAddr3B;
  wire \rRowAddr3B[23]_i_1_n_0 ;
  wire \rTIM_cur_state_reg[2] ;
  wire [15:0]\rTIM_cur_state_reg[2]_0 ;
  wire rTargetWay0;
  wire rTargetWay0_0;
  wire [7:0]rTargetWay1B;
  wire [7:0]\rTargetWay_reg[7] ;
  wire [13:11]rTrfLength;
  wire \rTrfLength[0]_i_1_n_0 ;
  wire \rTrfLength[10]_i_2_n_0 ;
  wire \rTrfLength[15]_i_2_n_0 ;
  wire rUsePresetC;
  wire [0:0]rWay0_Timer;
  wire [0:0]rWay1_Timer_reg;
  wire [0:0]rWay2_Timer_reg;
  wire [0:0]rWay3_Timer_reg;
  wire [0:0]rWay4_Timer_reg;
  wire [0:0]rWay5_Timer_reg;
  wire [0:0]rWay6_Timer_reg;
  wire [0:0]rWay7_Timer_reg;
  wire \r_N_i_cur_state_reg[5] ;
  wire [1:1]r_gFT_cur_state;
  wire [0:0]\r_gFT_cur_state_reg[2] ;
  wire \r_gFT_cur_state_reg[3] ;
  wire \r_gFT_cur_state_reg[9] ;
  wire [1:1]r_pTF_cur_state;
  wire [0:0]\r_rST_cur_state_reg[10] ;
  wire \r_rST_cur_state_reg[11] ;
  wire rbH_ZdCounter;
  wire [2:1]wBNC_B_erase_PM_CAData;
  wire wBNC_B_erase_PM_CASelect;
  wire [7:1]wBNC_B_erase_PM_TargetWay;
  wire [7:3]wBNC_P_prog_PM_CAData;
  wire [1:0]wBNC_P_prog_PM_NumOfData;
  wire [7:0]wBNC_P_prog_PM_TargetWay;
  wire [5:1]wBNC_P_read_AW30h_PM_CAData;
  wire [0:0]wBNC_P_read_AW30h_PM_PCommand;
  wire [7:0]wBNC_P_read_AW30h_PM_TargetWay;
  wire [7:0]wBNC_P_read_DT00h_PM_CAData;
  wire [6:2]wBNC_P_read_DT00h_PM_TargetWay;
  wire [3:3]wBNC_single_cmd_PM_PCommand;
  wire wCALStart;
  wire wCMDValid_bCMD;
  wire wDQOLoopDone__0__0;
  wire wLoopDone__0;
  wire [7:7]wMNC_N_init_PM_CAData;
  wire [0:0]wMNC_N_init_PM_PCommand;
  wire [0:0]wMNC_N_init_PM_PCommandOption;
  wire wMNC_getFT_Last;
  wire [7:0]wMNC_getFT_PM_CAData;
  wire [1:1]wMNC_getFT_PM_NumOfData;
  wire [7:0]wMNC_getFT_PM_TargetWay;
  wire [7:0]wMNC_readID_PM_TargetWay;
  wire [7:0]wMNC_readST_PM_CAData;
  wire [4:1]wMNC_readST_PM_NumOfData;
  wire [0:0]wMNC_readST_PM_PCommandOption;
  wire [7:0]wMNC_readST_PM_TargetWay;
  wire [7:3]wMNC_setFT_PM_CAData;
  wire [7:1]wMNC_setFT_PM_NumOfData;
  wire [2:0]wMNC_setFT_PM_PCommandOption;
  wire [6:0]wMNC_setFT_PM_TargetWay;
  wire wModuleTriggered0;
  wire wModuleTriggered1;
  wire [3:1]wOpcode_bCMD;
  wire wPBRReady;
  wire wPBR_Start0__0;
  wire [6:0]wPM_LastStep_PCG_PM;
  wire wPM_NANDPowerOnEvent_PCG_PM;
  wire [10:0]wPM_NumOfData_PCG_PM;
  wire [2:0]wPM_PCommandOption_PCG_PM;
  wire [6:0]wPM_PCommand_PCG_PM;
  wire wPM_ReadReady_PCG_PM;
  wire wPM_ReadValid_PCG_PM;
  wire [0:0]wPM_Ready_PCG_PM;
  wire [7:0]wPM_TargetWay_PCG_PM;
  wire [15:0]wPM_WriteData_PCG_PM;
  wire wPM_WriteReady_PCG_PM;
  wire wPM_WriteValid_PCG_PM;
  wire wSCC_PI_reset_Last;
  wire [2:0]wSourceID_bCMD;
  wire wTGC_waySELECT;
  wire [7:0]wWorkingWay;
  wire way_CE_condition_timer_n_0;
  wire way_CE_condition_timer_n_1;
  wire way_CE_condition_timer_n_18;
  wire way_CE_condition_timer_n_21;
  wire way_CE_condition_timer_n_22;
  wire way_CE_condition_timer_n_31;
  wire way_CE_condition_timer_n_32;
  wire way_CE_condition_timer_n_33;
  wire way_CE_condition_timer_n_38;
  wire way_CE_condition_timer_n_9;
  wire wbCMDLast;
  wire wbCMDReady;
  wire [10:0]wbCMDReadySet;
  wire [10:1]wbCMDStartSet;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_BNC_B_erase bCMD_BNC_B_erase
       (.CABuffer_i_12_0({wMNC_setFT_PM_CAData[7:6],wMNC_setFT_PM_CAData[4:3]}),
        .CABuffer_i_2(bCMD_BNC_P_read_AW30h_n_17),
        .CABuffer_i_3(bCMD_BNC_P_read_AW30h_n_18),
        .CABuffer_i_4(bCMD_BNC_P_read_DT00h_n_35),
        .CABuffer_i_4_0(bCMD_MNC_setFT_n_40),
        .CABuffer_i_6(bCMD_BNC_P_read_DT00h_n_36),
        .CABuffer_i_9(bCMD_BNC_P_read_AW30h_n_19),
        .CABuffer_i_9_0(bCMD_MNC_setFT_n_34),
        .D(bCMD_BNC_B_erase_n_0),
        .\FSM_onehot_rCurState_reg[1]_0 (\FSM_onehot_rCurState_reg[1]_5 ),
        .\FSM_onehot_rCurState_reg[3]_0 (bCMD_BNC_B_erase_n_7),
        .\FSM_onehot_rCurState_reg[5]_0 (\FSM_onehot_rCurState_reg[5]_0 ),
        .\FSM_onehot_rCurState_reg[6]_0 (bCMD_BNC_B_erase_n_8),
        .\FSM_onehot_rCurState_reg[6]_1 (way_CE_condition_timer_n_0),
        .\FSM_onehot_rCurState_reg[7]_0 (bCMD_BNC_B_erase_n_9),
        .\FSM_onehot_rCurState_reg[7]_1 (bCMD_BNC_B_erase_n_10),
        .\FSM_onehot_rCurState_reg[7]_2 (\FSM_onehot_rCurState_reg[7] ),
        .\FSM_onehot_rCurState_reg[9]_0 (bCMD_BNC_B_erase_n_14),
        .\FSM_onehot_rCurState_reg[9]_1 (bCMD_BNC_B_erase_n_16),
        .\FSM_onehot_rCurState_reg[9]_2 (bCMD_BNC_B_erase_n_17),
        .Q({Q[2],\FSM_onehot_rCurState_reg[0] [1],Q[1:0]}),
        .iOpcode({iOpcode[4:3],iOpcode[1:0]}),
        .iOpcode_0_sp_1(bCMD_BNC_B_erase_n_5),
        .iReset(iReset),
        .iSourceID(iSourceID[1]),
        .iSystemClock(iSystemClock),
        .iTargetID({iTargetID[4:3],iTargetID[1:0]}),
        .\rCAData_reg[0]_0 (bCMD_BNC_B_erase_n_11),
        .\rCAData_reg[2]_0 (wBNC_B_erase_PM_CAData),
        .\rCAData_reg[4]_0 (bCMD_BNC_B_erase_n_18),
        .\rCAData_reg[5]_0 (bCMD_BNC_B_erase_n_15),
        .\rCAData_reg[6]_0 (\rCAData_reg[6] ),
        .\rCAData_reg[6]_1 (\rCAData_reg[6]_0 ),
        .\rCAData_reg[7]_0 (\rCAData_reg[7] ),
        .rCMDReady_reg(bCMD_BNC_B_erase_n_19),
        .rCMDReady_reg_0(bCMD_BNC_B_erase_n_20),
        .rCMDReady_reg_1(bCMD_BNC_B_erase_n_21),
        .rEraseResume_reg_0(rNANDPOE),
        .rMultiplaneSuspend_reg_0({wSourceID_bCMD[2],wSourceID_bCMD[0]}),
        .\rNumOfCommand[0]_i_3 (bCMD_MNC_setFT_n_33),
        .\rNumOfCommand[0]_i_3_0 (bCMD_BNC_P_read_DT00h_n_23),
        .\rNumOfCommand[1]_i_4 (\FSM_onehot_rCurState_reg[0] [2]),
        .\rNumOfCommand[1]_i_4_0 (\FSM_onehot_rCurState_reg[0] [0]),
        .\rNumOfCommand[1]_i_4_1 (wMNC_setFT_PM_NumOfData[1]),
        .\rNumOfCommand[2]_i_3 (bCMD_BNC_P_program_n_55),
        .\rNumOfCommand[3]_i_3 (bCMD_BNC_P_program_n_38),
        .\rNumOfCommand[3]_i_3_0 (\FSM_onehot_rCurState_reg[0] [3]),
        .\rNumOfCommand[3]_i_3_1 (bCMD_BNC_P_read_AW30h_n_16),
        .\rNumOfCommand[3]_i_3_2 (bCMD_MNC_readID_n_0),
        .\rPO_ChipEnable[10]_i_2 (bCMD_BNC_P_read_AW30h_n_31),
        .\rPO_ChipEnable[11]_i_2 (bCMD_BNC_P_read_AW30h_n_30),
        .\rPO_ChipEnable[14]_i_2 (bCMD_MNC_readST_n_4),
        .\rPO_ChipEnable[14]_i_2_0 (bCMD_BNC_P_read_AW30h_n_24),
        .\rPO_ChipEnable[14]_i_3_0 ({wBNC_P_prog_PM_TargetWay[6],wBNC_P_prog_PM_TargetWay[3:2],wBNC_P_prog_PM_TargetWay[0]}),
        .\rPO_ChipEnable[14]_i_3_1 ({wMNC_setFT_PM_TargetWay[6],wMNC_setFT_PM_TargetWay[3:2],wMNC_setFT_PM_TargetWay[0]}),
        .\rRowAddress_reg[23]_0 (rRowAddr3B),
        .\rTargetWay_reg[0]_0 (bCMD_BNC_B_erase_n_22),
        .\rTargetWay_reg[7]_0 ({wBNC_B_erase_PM_TargetWay[7],wBNC_B_erase_PM_TargetWay[5:4],wBNC_B_erase_PM_TargetWay[1]}),
        .\rTargetWay_reg[7]_1 (rTargetWay1B),
        .wBNC_B_erase_PM_CASelect(wBNC_B_erase_PM_CASelect),
        .wBNC_P_prog_PM_CAData({wBNC_P_prog_PM_CAData[7:6],wBNC_P_prog_PM_CAData[4:3]}),
        .wBNC_P_prog_PM_NumOfData(wBNC_P_prog_PM_NumOfData[1]),
        .wPM_LastStep_PCG_PM({wPM_LastStep_PCG_PM[3],wPM_LastStep_PCG_PM[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_BNC_P_program bCMD_BNC_P_program
       (.D({bCMD_BNC_P_program_n_7,bCMD_BNC_P_program_n_8,bCMD_BNC_P_program_n_9,bCMD_BNC_P_program_n_10,bCMD_BNC_P_program_n_11,bCMD_BNC_P_program_n_12,bCMD_BNC_P_program_n_13,bCMD_BNC_P_program_n_14,bCMD_BNC_P_program_n_15,bCMD_BNC_P_program_n_16,bCMD_BNC_P_program_n_17,bCMD_BNC_P_program_n_18,bCMD_BNC_P_program_n_19,bCMD_BNC_P_program_n_20,bCMD_BNC_P_program_n_21}),
        .E(rOpcode0),
        .\FSM_onehot_rCurState[12]_i_4 (\FSM_onehot_rCurState[12]_i_4 ),
        .\FSM_onehot_rCurState_reg[12]_0 (\FSM_onehot_rCurState_reg[12]_0 ),
        .\FSM_onehot_rCurState_reg[1]_0 (\FSM_onehot_rCurState_reg[1]_6 ),
        .\FSM_onehot_rCurState_reg[3]_0 (bCMD_BNC_P_program_n_40),
        .\FSM_onehot_rCurState_reg[6]_0 (\FSM_onehot_rCurState_reg[6] ),
        .\FSM_onehot_rCurState_reg[7]_0 (bCMD_BNC_P_program_n_37),
        .\FSM_onehot_rCurState_reg[8]_0 (bCMD_BNC_P_program_n_24),
        .\FSM_onehot_rCurState_reg[8]_1 (bCMD_BNC_P_program_n_38),
        .\FSM_onehot_rCurState_reg[8]_2 (bCMD_BNC_P_program_n_46),
        .\FSM_onehot_rCurState_reg[8]_3 (bCMD_BNC_P_program_n_48),
        .\FSM_onehot_rCurState_reg[8]_4 (bCMD_BNC_P_program_n_50),
        .\FSM_onehot_rCurState_reg[8]_5 (bCMD_BNC_P_program_n_52),
        .\FSM_onehot_rCurState_reg[9]_0 (bCMD_BNC_P_program_n_1),
        .\FSM_onehot_rCurState_reg[9]_1 (bCMD_BNC_P_program_n_2),
        .\FSM_onehot_rCurState_reg[9]_10 (bCMD_BNC_P_program_n_58),
        .\FSM_onehot_rCurState_reg[9]_11 (\iOpcode[3] ),
        .\FSM_onehot_rCurState_reg[9]_2 (bCMD_BNC_P_program_n_44),
        .\FSM_onehot_rCurState_reg[9]_3 (bCMD_BNC_P_program_n_45),
        .\FSM_onehot_rCurState_reg[9]_4 (bCMD_BNC_P_program_n_47),
        .\FSM_onehot_rCurState_reg[9]_5 (bCMD_BNC_P_program_n_49),
        .\FSM_onehot_rCurState_reg[9]_6 (bCMD_BNC_P_program_n_51),
        .\FSM_onehot_rCurState_reg[9]_7 (bCMD_BNC_P_program_n_55),
        .\FSM_onehot_rCurState_reg[9]_8 (bCMD_BNC_P_program_n_56),
        .\FSM_onehot_rCurState_reg[9]_9 (bCMD_BNC_P_program_n_57),
        .Q({\FSM_onehot_rCurState_reg[12] [2:1],\FSM_onehot_rCurState_reg[0] [0],\FSM_onehot_rCurState_reg[12] [0]}),
        .iLength(iLength),
        .iOpcode(iOpcode[5]),
        .iReset(iReset),
        .iSourceID(iSourceID[4:3]),
        .\iSourceID[4] ({bCMD_BNC_P_program_n_22,bCMD_BNC_P_program_n_23}),
        .iSystemClock(iSystemClock),
        .iTargetID(iTargetID[2:0]),
        .rCAData({rCAData[5],rCAData[0]}),
        .rCMDReady_reg(rCMDReady_reg),
        .rCMDReady_reg_0(bCMD_BNC_P_program_n_41),
        .\rColAddress_reg[15]_0 (rColAddr2B),
        .\rLCH_cur_state[2]_i_5 ({Q[2],\FSM_onehot_rCurState_reg[0] [1],Q[0]}),
        .rNANDPOE_reg(bCMD_BNC_P_program_n_26),
        .\rNumOfCommand[3]_i_4 (\rNumOfCommand[3]_i_4 ),
        .\rNumOfCommand_reg[5] (\rPOR_cur_state_reg[2] ),
        .\rNumOfCommand_reg[5]_0 (bCMD_MNC_readID_n_8),
        .\rNumOfCommand_reg[5]_1 (bCMD_BNC_P_read_DT00h_n_27),
        .\rNumOfCommand_reg[5]_2 (bCMD_MNC_readST_n_4),
        .\rNumOfData[10]_i_2 (bCMD_BNC_P_read_DT00h_n_31),
        .\rNumOfData[11]_i_2 (bCMD_BNC_P_read_DT00h_n_49),
        .\rNumOfData[11]_i_2_0 (bCMD_BNC_P_read_DT00h_n_8),
        .\rNumOfData[12]_i_2 (bCMD_BNC_P_read_DT00h_n_32),
        .\rNumOfData[13]_i_2 ({rTrfLength[13],rTrfLength[11]}),
        .\rNumOfData[14]_i_2 (bCMD_BNC_P_read_DT00h_n_33),
        .\rNumOfData[15]_i_4 (bCMD_BNC_P_read_DT00h_n_34),
        .\rNumOfData[4]_i_2 (bCMD_BNC_P_read_DT00h_n_26),
        .\rNumOfData[4]_i_2_0 (oCMDReady_INST_0_i_3_0),
        .\rNumOfData[6]_i_4 ({wMNC_setFT_PM_NumOfData[7],wMNC_setFT_PM_NumOfData[5]}),
        .\rNumOfData[8]_i_2 (bCMD_BNC_P_read_DT00h_n_29),
        .\rNumOfData[9]_i_2 (bCMD_BNC_P_read_DT00h_n_30),
        .\rOpcode_reg[1]_0 (\rOpcode_reg[1] ),
        .\rOpcode_reg[2]_0 ({wOpcode_bCMD[2:1],bCMD_MNC_readST_n_7}),
        .\rPBR_cur_state[2]_i_2 (wbCMDReadySet[1]),
        .\rPCommand_reg[2] (\FSM_onehot_rCurState_reg[0] [2]),
        .\rPCommand_reg[2]_0 (\rPM_PCommand_reg[3]_1 [1:0]),
        .\rPCommand_reg[2]_1 (bCMD_SCC_PO_reset_n_5),
        .\rPM_NumOfData_reg[7] (bCMD_BNC_P_program_n_53),
        .rPM_ONOFF_reg(\rPM_PCommand_reg[3] ),
        .\rPM_PCommandOption_reg[0] (bCMD_BNC_P_program_n_43),
        .\rPM_PCommandOption_reg[2] (bCMD_BNC_P_program_n_39),
        .\rPM_PCommand_reg[0] (bCMD_BNC_P_program_n_42),
        .\rPO_ReadEnable[3]_i_2 (bCMD_BNC_P_read_DT00h_n_48),
        .\rPO_ReadEnable[3]_i_2_0 ({wMNC_setFT_PM_PCommandOption[2],wMNC_setFT_PM_PCommandOption[0]}),
        .\rPO_ReadEnable[3]_i_2_1 (bCMD_MNC_readST_n_1),
        .\rRowAddress_reg[23]_0 (rRowAddr3B),
        .\rSourceID_reg[2]_0 ({wSourceID_bCMD[2],bCMD_BNC_B_erase_n_0,wSourceID_bCMD[0]}),
        .\rSourceID_reg[4]_0 (rNANDPOE),
        .\rTIM_cur_state[2]_i_2 (bCMD_BNC_P_read_DT00h_n_21),
        .\rTargetWay_reg[7]_0 (wBNC_P_prog_PM_TargetWay),
        .\rTargetWay_reg[7]_1 (rTargetWay1B),
        .\rTrfLength_reg[0]_0 (\rTrfLength[0]_i_1_n_0 ),
        .\rTrfLength_reg[11]_0 (\rTrfLength[15]_i_2_n_0 ),
        .\rTrfLength_reg[4]_0 (bCMD_BNC_P_program_n_54),
        .\rTrfLength_reg[6]_0 (\rTrfLength[10]_i_2_n_0 ),
        .wBNC_P_prog_PM_CAData({wBNC_P_prog_PM_CAData[7:6],wBNC_P_prog_PM_CAData[4:3]}),
        .wBNC_P_prog_PM_NumOfData(wBNC_P_prog_PM_NumOfData),
        .wPBR_Start0__0(wPBR_Start0__0),
        .wPM_LastStep_PCG_PM({wPM_LastStep_PCG_PM[3:2],wPM_LastStep_PCG_PM[0]}),
        .wPM_PCommand_PCG_PM(wPM_PCommand_PCG_PM[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_BNC_P_read_AW30h bCMD_BNC_P_read_AW30h
       (.CABuffer_i_10(bCMD_BNC_P_read_DT00h_n_22),
        .CABuffer_i_10_0(\FSM_onehot_rCurState_reg[0] [0]),
        .CABuffer_i_10_1(\rNumOfCommand[3]_i_4 ),
        .CABuffer_i_7(bCMD_MNC_setFT_n_41),
        .D({wSourceID_bCMD[2],wSourceID_bCMD[0]}),
        .\FSM_onehot_rCurState_reg[12]_0 (bCMD_BNC_P_read_AW30h_n_16),
        .\FSM_onehot_rCurState_reg[1]_0 (\FSM_onehot_rCurState_reg[1]_2 ),
        .\FSM_onehot_rCurState_reg[7]_0 (bCMD_BNC_P_read_AW30h_n_10),
        .\FSM_onehot_rCurState_reg[7]_1 (bCMD_BNC_P_read_AW30h_n_15),
        .\FSM_onehot_rCurState_reg[7]_2 (bCMD_BNC_P_read_AW30h_n_17),
        .\FSM_onehot_rCurState_reg[7]_3 (bCMD_BNC_P_read_AW30h_n_18),
        .\FSM_onehot_rCurState_reg[7]_4 (bCMD_BNC_P_read_AW30h_n_19),
        .\FSM_onehot_rCurState_reg[7]_5 (way_CE_condition_timer_n_9),
        .\FSM_onehot_rCurState_reg[8]_0 (\FSM_onehot_rCurState_reg[8]_0 ),
        .\FSM_onehot_rCurState_reg[9]_0 (bCMD_BNC_P_read_AW30h_n_21),
        .\FSM_onehot_rCurState_reg[9]_1 (bCMD_BNC_P_read_AW30h_n_23),
        .\FSM_onehot_rCurState_reg[9]_2 (\FSM_onehot_rCurState_reg[9]_0 ),
        .Q({wBNC_P_read_AW30h_PM_PCommand,\FSM_onehot_rCurState_reg[9] ,wbCMDReadySet[0]}),
        .iOpcode(iOpcode[5:2]),
        .\iOpcode[5] (bCMD_BNC_P_read_AW30h_n_7),
        .iOpcode_2_sp_1(bCMD_BNC_P_read_AW30h_n_6),
        .iReset(iReset),
        .iSourceID({iSourceID[2],iSourceID[0]}),
        .iSystemClock(iSystemClock),
        .iTargetID(iTargetID),
        .iTargetID_1_sp_1(bCMD_BNC_P_read_AW30h_n_1),
        .\rCAData[4]_i_3_0 (\rCAData[4]_i_3 ),
        .\rCAData[4]_i_3_1 (\rCAData[4]_i_3_0 ),
        .\rCAData_reg[4]_0 (\rCAData_reg[4] ),
        .\rCAData_reg[5]_0 ({wBNC_P_read_AW30h_PM_CAData[5:3],wBNC_P_read_AW30h_PM_CAData[1]}),
        .\rCAData_reg[7]_0 (\rCAData_reg[7]_0 ),
        .\rCAData_reg[7]_1 (\rCAData_reg[7]_1 ),
        .\rColAddress_reg[15]_0 (rColAddr2B),
        .rMultiPlane_reg_0(bCMD_MNC_readST_n_7),
        .\rNumOfCommand[2]_i_3 (bCMD_BNC_P_program_n_1),
        .\rNumOfCommand[2]_i_3_0 (bCMD_MNC_readST_n_4),
        .\rNumOfCommand[3]_i_4 (bCMD_BNC_P_read_DT00h_n_25),
        .\rPO_ChipEnable[10]_i_3 (wbCMDReadySet[1]),
        .\rPO_ChipEnable[14]_i_3 ({wBNC_P_read_DT00h_PM_TargetWay[6],wBNC_P_read_DT00h_PM_TargetWay[3:2]}),
        .\rPageSelect_reg[1]_0 (bCMD_BNC_B_erase_n_0),
        .\rPageSelect_reg[2]_0 (rNANDPOE),
        .\rRowAddress_reg[23]_0 (rRowAddr3B),
        .rSFTStrobe_i_2(\FSM_onehot_rCurState_reg[0] [1]),
        .rSFTStrobe_i_2_0(\FSM_onehot_rCurState_reg[0] [2]),
        .\rTargetWay_reg[2]_0 (bCMD_BNC_P_read_AW30h_n_31),
        .\rTargetWay_reg[3]_0 (bCMD_BNC_P_read_AW30h_n_30),
        .\rTargetWay_reg[6]_0 (bCMD_BNC_P_read_AW30h_n_24),
        .\rTargetWay_reg[7]_0 ({wBNC_P_read_AW30h_PM_TargetWay[7],wBNC_P_read_AW30h_PM_TargetWay[5:4],wBNC_P_read_AW30h_PM_TargetWay[1:0]}),
        .\rTargetWay_reg[7]_1 (rTargetWay1B),
        .rUsePresetC_reg_0(rUsePresetC),
        .rUsePresetC_reg_1(bCMD_BNC_P_read_AW30h_n_20),
        .rUsePresetC_reg_2(bCMD_BNC_P_read_AW30h_n_22),
        .rUsePresetC_reg_3({bCMD_BNC_P_program_n_22,bCMD_BNC_P_program_n_23}),
        .wBNC_P_read_DT00h_PM_CAData({wBNC_P_read_DT00h_PM_CAData[7:6],wBNC_P_read_DT00h_PM_CAData[2],wBNC_P_read_DT00h_PM_CAData[0]}),
        .wOpcode_bCMD(wOpcode_bCMD[3]),
        .wPM_LastStep_PCG_PM({wPM_LastStep_PCG_PM[3],wPM_LastStep_PCG_PM[0]}),
        .wPM_Ready_PCG_PM(wPM_Ready_PCG_PM));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_BNC_P_read_DT00h bCMD_BNC_P_read_DT00h
       (.CABuffer_i_16({wBNC_P_read_AW30h_PM_CAData[5:3],wBNC_P_read_AW30h_PM_CAData[1]}),
        .CABuffer_i_5(bCMD_BNC_B_erase_n_18),
        .CABuffer_i_8(bCMD_MNC_setFT_n_39),
        .D(wSourceID_bCMD[0]),
        .E(rTargetWay0),
        .\FSM_onehot_rCurState[1]_i_2__5 (\rReadStatusOption_reg[0] ),
        .\FSM_onehot_rCurState[1]_i_2__5_0 (rNANDPOE),
        .\FSM_onehot_rCurState_reg[0]_0 (bCMD_BNC_P_read_DT00h_n_16),
        .\FSM_onehot_rCurState_reg[0]_1 (bCMD_BNC_P_read_DT00h_n_17),
        .\FSM_onehot_rCurState_reg[0]_2 (bCMD_BNC_P_read_DT00h_n_18),
        .\FSM_onehot_rCurState_reg[0]_3 (bCMD_BNC_P_read_DT00h_n_19),
        .\FSM_onehot_rCurState_reg[0]_4 (bCMD_BNC_P_read_DT00h_n_23),
        .\FSM_onehot_rCurState_reg[0]_5 (bCMD_BNC_P_read_DT00h_n_24),
        .\FSM_onehot_rCurState_reg[0]_6 (bCMD_BNC_P_read_DT00h_n_25),
        .\FSM_onehot_rCurState_reg[0]_7 (bCMD_BNC_P_read_DT00h_n_37),
        .\FSM_onehot_rCurState_reg[0]_8 (bCMD_BNC_P_read_DT00h_n_38),
        .\FSM_onehot_rCurState_reg[0]_9 (bCMD_BNC_P_read_DT00h_n_49),
        .\FSM_onehot_rCurState_reg[11]_0 (bCMD_BNC_P_read_DT00h_n_8),
        .\FSM_onehot_rCurState_reg[12]_0 (bCMD_BNC_P_read_DT00h_n_21),
        .\FSM_onehot_rCurState_reg[12]_1 (bCMD_BNC_P_read_DT00h_n_48),
        .\FSM_onehot_rCurState_reg[13]_0 (\FSM_onehot_rCurState_reg[13]_0 ),
        .\FSM_onehot_rCurState_reg[5]_0 (bCMD_BNC_P_read_DT00h_n_22),
        .\FSM_onehot_rCurState_reg[7]_0 (bCMD_BNC_P_read_DT00h_n_27),
        .\FSM_onehot_rCurState_reg[7]_1 (bCMD_BNC_P_read_DT00h_n_30),
        .\FSM_onehot_rCurState_reg[7]_2 (bCMD_BNC_P_read_DT00h_n_32),
        .\FSM_onehot_rCurState_reg[7]_3 (bCMD_BNC_P_read_DT00h_n_36),
        .\FSM_onehot_rCurState_reg[9]_0 ({wBNC_P_read_DT00h_PM_CAData[7:6],wBNC_P_read_DT00h_PM_CAData[2],wBNC_P_read_DT00h_PM_CAData[0]}),
        .\FSM_onehot_rCurState_reg[9]_1 (bCMD_BNC_P_read_DT00h_n_35),
        .\FSM_onehot_rCurState_reg[9]_2 (bCMD_BNC_P_read_DT00h_n_39),
        .Q({\FSM_onehot_rCurState_reg[13] ,wbCMDReadySet[1]}),
        .iOpcode(iOpcode[5:3]),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .iTargetID(iTargetID[0]),
        .\oReadData[31] (\FSM_onehot_rCurState_reg[0] [3]),
        .\rCAData_reg[4] (bCMD_BNC_P_read_DT00h_n_20),
        .\rColAddress_reg[15]_0 (rColAddr2B),
        .rNANDPOE_reg(bCMD_BNC_P_read_DT00h_n_7),
        .\rNumOfCommand[0]_i_4 (bCMD_BNC_P_read_AW30h_n_20),
        .\rNumOfCommand[1]_i_3 (bCMD_BNC_B_erase_n_8),
        .\rNumOfCommand[1]_i_3_0 (bCMD_BNC_P_read_AW30h_n_21),
        .\rNumOfData[6]_i_2 (bCMD_BNC_P_program_n_53),
        .\rNumOfData[8]_i_3 (\rNumOfCommand[3]_i_4 ),
        .rOption_i_3(bCMD_BNC_P_program_n_43),
        .\rPCommand_reg[0] ({wBNC_P_read_AW30h_PM_PCommand,\FSM_onehot_rCurState_reg[9] [1],wbCMDReadySet[0]}),
        .\rPCommand_reg[1] (\FSM_onehot_rCurState_reg[0] [0]),
        .\rPCommand_reg[1]_0 (\FSM_onehot_rCurState_reg[0] [2]),
        .\rPCommand_reg[1]_1 (\FSM_onehot_rCurState_reg[0] [1]),
        .\rPCommand_reg[6] (rCMDReady_reg_1),
        .\rPCommand_reg[6]_0 (bCMD_BNC_P_program_n_1),
        .\rPCommand_reg[6]_1 (bCMD_MNC_readST_n_4),
        .\rPCommand_reg[6]_2 (bCMD_MNC_readID_n_12),
        .\rPO_ChipEnable[15]_i_4 ({wBNC_P_read_AW30h_PM_TargetWay[7],wBNC_P_read_AW30h_PM_TargetWay[5:4],wBNC_P_read_AW30h_PM_TargetWay[1:0]}),
        .\rPO_ChipEnable[8]_i_2 (bCMD_BNC_B_erase_n_22),
        .\rRowAddress_reg[23]_0 (rRowAddr3B),
        .\rTargetWay_reg[0]_0 (bCMD_BNC_P_read_DT00h_n_40),
        .\rTargetWay_reg[1]_0 (bCMD_BNC_P_read_DT00h_n_41),
        .\rTargetWay_reg[4]_0 (bCMD_BNC_P_read_DT00h_n_45),
        .\rTargetWay_reg[5]_0 (bCMD_BNC_P_read_DT00h_n_46),
        .\rTargetWay_reg[6]_0 ({wBNC_P_read_DT00h_PM_TargetWay[6],wBNC_P_read_DT00h_PM_TargetWay[3:2]}),
        .\rTargetWay_reg[7]_0 (bCMD_BNC_P_read_DT00h_n_47),
        .\rTargetWay_reg[7]_1 (rTargetWay1B),
        .\rTrfLength_reg[10]_0 (bCMD_BNC_P_read_DT00h_n_31),
        .\rTrfLength_reg[13]_0 ({rTrfLength[13],rTrfLength[11]}),
        .\rTrfLength_reg[14]_0 (bCMD_BNC_P_read_DT00h_n_33),
        .\rTrfLength_reg[15]_0 (bCMD_BNC_P_read_DT00h_n_34),
        .\rTrfLength_reg[15]_1 ({bCMD_BNC_P_program_n_7,bCMD_BNC_P_program_n_8,bCMD_BNC_P_program_n_9,bCMD_BNC_P_program_n_10,bCMD_BNC_P_program_n_11,bCMD_BNC_P_program_n_12,bCMD_BNC_P_program_n_13,bCMD_BNC_P_program_n_14,bCMD_BNC_P_program_n_15,bCMD_BNC_P_program_n_16,bCMD_BNC_P_program_n_17,bCMD_BNC_P_program_n_18,bCMD_BNC_P_program_n_19,bCMD_BNC_P_program_n_20,bCMD_BNC_P_program_n_21,\rTrfLength[0]_i_1_n_0 }),
        .\rTrfLength_reg[4]_0 (bCMD_BNC_P_read_DT00h_n_26),
        .\rTrfLength_reg[7]_0 (bCMD_BNC_P_read_DT00h_n_28),
        .\rTrfLength_reg[8]_0 (bCMD_BNC_P_read_DT00h_n_29),
        .wPBRReady(wPBRReady),
        .wPM_LastStep_PCG_PM({wPM_LastStep_PCG_PM[6],wPM_LastStep_PCG_PM[3],wPM_LastStep_PCG_PM[0]}),
        .wPM_PCommand_PCG_PM(wPM_PCommand_PCG_PM[6]),
        .wbCMDStartSet(wbCMDStartSet[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_BNC_single_cmd bCMD_BNC_single_cmd
       (.\FSM_onehot_rCurState[4]_i_2 (rNANDPOE),
        .\FSM_onehot_rCurState[4]_i_2_0 (\FSM_onehot_rCurState[4]_i_2 ),
        .\FSM_onehot_rCurState_reg[0]_0 (\FSM_onehot_rCurState_reg[0]_1 ),
        .\FSM_onehot_rCurState_reg[0]_1 (\FSM_onehot_rCurState_reg[0]_2 ),
        .\FSM_onehot_rCurState_reg[0]_2 (\FSM_onehot_rCurState_reg[0]_3 ),
        .\FSM_onehot_rCurState_reg[0]_3 (way_CE_condition_timer_n_38),
        .\FSM_onehot_rCurState_reg[1]_0 (\FSM_onehot_rCurState_reg[1]_7 ),
        .\FSM_onehot_rCurState_reg[4]_0 (\rPM_NumOfData_reg[5] ),
        .Q({wBNC_single_cmd_PM_PCommand,\FSM_onehot_rCurState_reg[2] ,\FSM_onehot_rCurState_reg[0] [6]}),
        .dina(dina[7:0]),
        .\gen_rd_b.doutb_reg_reg[1] (bCMD_MNC_readID_n_29),
        .\gen_rd_b.doutb_reg_reg[1]_0 (bCMD_BNC_B_erase_n_11),
        .\gen_rd_b.doutb_reg_reg[1]_1 (wMNC_getFT_PM_CAData),
        .\gen_rd_b.doutb_reg_reg[1]_10 (bCMD_MNC_readID_n_34),
        .\gen_rd_b.doutb_reg_reg[1]_11 (bCMD_BNC_B_erase_n_15),
        .\gen_rd_b.doutb_reg_reg[1]_12 (bCMD_MNC_readID_n_35),
        .\gen_rd_b.doutb_reg_reg[1]_13 (bCMD_BNC_B_erase_n_17),
        .\gen_rd_b.doutb_reg_reg[1]_14 (bCMD_MNC_readID_n_36),
        .\gen_rd_b.doutb_reg_reg[1]_15 (bCMD_BNC_B_erase_n_16),
        .\gen_rd_b.doutb_reg_reg[1]_2 (bCMD_MNC_readID_n_30),
        .\gen_rd_b.doutb_reg_reg[1]_3 (bCMD_BNC_P_read_DT00h_n_19),
        .\gen_rd_b.doutb_reg_reg[1]_4 (bCMD_MNC_readID_n_31),
        .\gen_rd_b.doutb_reg_reg[1]_5 (bCMD_BNC_P_read_AW30h_n_10),
        .\gen_rd_b.doutb_reg_reg[1]_6 (bCMD_MNC_readID_n_32),
        .\gen_rd_b.doutb_reg_reg[1]_7 (bCMD_BNC_B_erase_n_14),
        .\gen_rd_b.doutb_reg_reg[1]_8 (bCMD_MNC_readID_n_33),
        .\gen_rd_b.doutb_reg_reg[1]_9 (bCMD_BNC_P_read_DT00h_n_20),
        .iLength(iLength[7:0]),
        .iOpcode(iOpcode[5:3]),
        .\iOpcode[5] (bCMD_BNC_single_cmd_n_7),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .iTargetID(iTargetID[0]),
        .rDQSOutEnable_reg(bCMD_BNC_P_read_AW30h_n_23),
        .rDQSOutEnable_reg_0(bCMD_SCC_N_poe_n_8),
        .rDQSOutEnable_reg_1(bCMD_MNC_setFT_n_30),
        .\rNumOfCommand_reg[11] (bCMD_MNC_readID_n_27),
        .\rNumOfCommand_reg[11]_0 (bCMD_BNC_P_program_n_48),
        .\rNumOfCommand_reg[13] (bCMD_MNC_readID_n_28),
        .\rNumOfCommand_reg[13]_0 (bCMD_BNC_P_program_n_46),
        .\rNumOfCommand_reg[1] (wbCMDReadySet[10]),
        .\rNumOfCommand_reg[1]_0 (bCMD_MNC_N_init_n_12),
        .\rNumOfCommand_reg[1]_1 (wMNC_getFT_PM_NumOfData),
        .\rNumOfCommand_reg[9] (bCMD_MNC_readID_n_26),
        .\rNumOfCommand_reg[9]_0 (bCMD_MNC_readST_n_4),
        .\rNumOfCommand_reg[9]_1 (bCMD_BNC_P_program_n_50),
        .\rPO_ChipEnable_reg[10] (bCMD_BNC_B_erase_n_19),
        .\rPO_ChipEnable_reg[10]_0 (bCMD_MNC_N_init_n_13),
        .\rPO_ChipEnable_reg[11] (bCMD_BNC_B_erase_n_20),
        .\rPO_ChipEnable_reg[11]_0 (bCMD_MNC_N_init_n_14),
        .\rPO_ChipEnable_reg[12] (bCMD_MNC_N_init_n_18),
        .\rPO_ChipEnable_reg[12]_0 (bCMD_MNC_setFT_n_45),
        .\rPO_ChipEnable_reg[13] (bCMD_MNC_N_init_n_17),
        .\rPO_ChipEnable_reg[13]_0 (bCMD_MNC_setFT_n_46),
        .\rPO_ChipEnable_reg[14] (bCMD_BNC_B_erase_n_21),
        .\rPO_ChipEnable_reg[14]_0 (bCMD_MNC_N_init_n_15),
        .\rPO_ChipEnable_reg[15] (\FSM_onehot_rCurState_reg[0] [5]),
        .\rPO_ChipEnable_reg[15]_0 (wMNC_getFT_PM_TargetWay),
        .\rPO_ChipEnable_reg[15]_1 (bCMD_MNC_N_init_n_16),
        .\rPO_ChipEnable_reg[15]_2 (bCMD_MNC_setFT_n_47),
        .\rPO_ChipEnable_reg[8] (bCMD_MNC_N_init_n_20),
        .\rPO_ChipEnable_reg[8]_0 (bCMD_BNC_P_read_DT00h_n_40),
        .\rPO_ChipEnable_reg[9] (bCMD_MNC_N_init_n_19),
        .\rPO_ChipEnable_reg[9]_0 (bCMD_MNC_setFT_n_44),
        .\rTargetWay_reg[7]_0 (rTargetWay1B),
        .wPM_LastStep_PCG_PM({wPM_LastStep_PCG_PM[3],wPM_LastStep_PCG_PM[0]}),
        .wPM_NumOfData_PCG_PM(wPM_NumOfData_PCG_PM[1]),
        .wPM_PCommandOption_PCG_PM(wPM_PCommandOption_PCG_PM[1]),
        .wPM_TargetWay_PCG_PM(wPM_TargetWay_PCG_PM));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_MNC_N_init bCMD_MNC_N_init
       (.\FSM_onehot_rCurState_reg[0] (\FSM_onehot_rCurState_reg[0]_0 ),
        .\FSM_onehot_rCurState_reg[5] (bCMD_MNC_N_init_n_9),
        .Q(wbCMDReadySet[10]),
        .iOpcode({iOpcode[5],iOpcode[3:2],iOpcode[0]}),
        .\iOpcode[5] (bCMD_MNC_N_init_n_5),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .rCMDReady_reg_0(bCMD_MNC_N_init_n_11),
        .\rLCH_cur_state_reg[2] (\FSM_onehot_rCurState_reg[0] [4]),
        .\rLCH_cur_state_reg[2]_0 (\rPM_PCommand_reg[6] [2]),
        .\rLCH_cur_state_reg[2]_1 (bCMD_MNC_readID_n_9),
        .\rNumOfCommand[1]_i_2 (bCMD_BNC_P_read_DT00h_n_16),
        .\rNumOfCommand[1]_i_2_0 (wMNC_readST_PM_NumOfData[1]),
        .\rNumOfCommand[1]_i_2_1 (bCMD_MNC_readID_n_16),
        .\rNumOfCommand_reg[6] (\rPOR_cur_state_reg[2] ),
        .\rNumOfCommand_reg[6]_0 (bCMD_MNC_readID_n_19),
        .\rNumOfCommand_reg[6]_1 (bCMD_BNC_P_read_DT00h_n_18),
        .rOption_i_3({\FSM_onehot_rCurState_reg[8] [3:2],\FSM_onehot_rCurState_reg[0] [3]}),
        .\rPCommand_reg[3] (bCMD_MNC_readID_n_13),
        .\rPCommand_reg[3]_0 (bCMD_MNC_setFT_n_29),
        .\rPCommand_reg[3]_1 (rCMDReady_reg_1),
        .\rPCommand_reg[3]_2 (bCMD_MNC_getFT_n_32),
        .\rPM_PCommandOption_reg[0]_0 (bCMD_MNC_N_init_n_10),
        .\rPM_PCommandOption_reg[0]_1 (bCMD_MNC_N_init_n_12),
        .\rPM_PCommand_reg[3]_0 (bCMD_MNC_N_init_n_8),
        .\rPO_ChipEnable[15]_i_2 (wMNC_readID_PM_TargetWay),
        .\rPO_ChipEnable[15]_i_2_0 (wMNC_readST_PM_TargetWay),
        .\rWaySelect_reg[0]_0 (bCMD_MNC_N_init_n_20),
        .\rWaySelect_reg[1]_0 (bCMD_MNC_N_init_n_19),
        .\rWaySelect_reg[2]_0 (bCMD_MNC_N_init_n_13),
        .\rWaySelect_reg[3]_0 (bCMD_MNC_N_init_n_14),
        .\rWaySelect_reg[4]_0 (bCMD_MNC_N_init_n_18),
        .\rWaySelect_reg[5]_0 (bCMD_MNC_N_init_n_17),
        .\rWaySelect_reg[6]_0 (bCMD_MNC_N_init_n_15),
        .\rWaySelect_reg[7]_0 (bCMD_MNC_N_init_n_16),
        .\rWaySelect_reg[7]_1 (rTargetWay1B),
        .\r_N_i_cur_state[2]_i_2 (rNANDPOE),
        .\r_N_i_cur_state_reg[5]_0 (\r_N_i_cur_state_reg[5] ),
        .wCALStart(wCALStart),
        .wMNC_N_init_PM_CAData(wMNC_N_init_PM_CAData),
        .wMNC_N_init_PM_PCommand(wMNC_N_init_PM_PCommand),
        .wMNC_N_init_PM_PCommandOption(wMNC_N_init_PM_PCommandOption),
        .wMNC_readST_PM_PCommandOption(wMNC_readST_PM_PCommandOption),
        .wPBRReady(wPBRReady),
        .wPM_LastStep_PCG_PM(wPM_LastStep_PCG_PM[0]),
        .wPM_PCommand_PCG_PM(wPM_PCommand_PCG_PM[3]),
        .wbCMDReadySet(wbCMDReadySet[7]),
        .wbCMDStartSet(wbCMDStartSet[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_MNC_getFT bCMD_MNC_getFT
       (.E(E),
        .\FSM_onehot_rCurState_reg[0] (\FSM_onehot_rCurState_reg[0]_4 ),
        .\FSM_onehot_rCurState_reg[1] (\FSM_onehot_rCurState_reg[1] ),
        .Q(r_pTF_cur_state),
        .dina(dina[8]),
        .doutb(doutb),
        .iLength(iLength[7:0]),
        .iOpcode(iOpcode[5:3]),
        .\iOpcode[5] (bCMD_MNC_getFT_n_8),
        .iReadReady(iReadReady),
        .iReset(iReset),
        .iSourceID(iSourceID[2:0]),
        .iSystemClock(iSystemClock),
        .iTargetID(iTargetID[0]),
        .oReadData(oReadData),
        .\oReadData[0] (\FSM_onehot_rCurState_reg[0] [3]),
        .oReadData_28_sp_1(\FSM_onehot_rCurState_reg[0] [4]),
        .oReadData_31_sp_1(bCMD_BNC_P_read_DT00h_n_37),
        .oReadLast(oReadLast),
        .oReadValid(oReadValid),
        .rCABufferREnable_reg(rCABufferREnable_reg),
        .rCABufferREnable_reg_0(rCABufferREnable_reg_0),
        .rCABufferREnable_reg_1(rCABufferREnable_reg_1),
        .rCMDReady_reg_0(\FSM_onehot_rCurState_reg[0] [5]),
        .rCMDReady_reg_1(rCMDReady_reg_0),
        .rCMDReady_reg_2(rCMDReady_reg_1),
        .rCMDReady_reg_3(wPM_PCommandOption_PCG_PM[2]),
        .\rDQBufferWaddrssA[13]_i_3 (\rDQBufferWaddrssA[13]_i_3 ),
        .\rDQBufferWaddrssA[13]_i_3_0 (rCMDReady_reg_2),
        .\rDQBufferWaddrssA[13]_i_3_1 (\rDQBufferWaddrssA[13]_i_3_0 ),
        .\rDQI_cur_state_reg[1] (\rDQI_cur_state_reg[1] ),
        .\rDQI_cur_state_reg[1]_0 (\rDQI_cur_state_reg[1]_0 ),
        .\rLCH_cur_state_reg[1] (\rLCH_cur_state_reg[1] ),
        .\rLCH_cur_state_reg[2] (\rLCH_cur_state_reg[2] ),
        .\rLCH_cur_state_reg[2]_0 (bCMD_MNC_N_init_n_8),
        .\rLCH_cur_state_reg[2]_1 (bCMD_MNC_setFT_n_29),
        .\rLCH_cur_state_reg[2]_2 ({wBNC_single_cmd_PM_PCommand,\FSM_onehot_rCurState_reg[2] [1],\FSM_onehot_rCurState_reg[0] [6]}),
        .rLastStep_i_3_0(rLastStep_i_3),
        .rLastStep_i_3_1(rLastStep_i_3_0),
        .\rNumOfCommand_reg[0] (bCMD_MNC_readST_n_17),
        .\rNumOfCommand_reg[11] (\FSM_onehot_rCurState_reg[0]_2 ),
        .\rNumOfCommand_reg[13] (\FSM_onehot_rCurState_reg[0]_3 ),
        .\rNumOfCommand_reg[2] (bCMD_MNC_setFT_n_25),
        .\rNumOfCommand_reg[2]_0 (bCMD_MNC_readID_n_17),
        .\rNumOfCommand_reg[4] (\rPOR_cur_state_reg[2] ),
        .\rNumOfCommand_reg[4]_0 (bCMD_MNC_readID_n_18),
        .\rNumOfCommand_reg[4]_1 (bCMD_BNC_P_program_n_54),
        .\rNumOfCommand_reg[5] (rCMDReady_reg),
        .\rNumOfCommand_reg[6] (\FSM_onehot_rCurState_reg[0]_0 ),
        .\rNumOfCommand_reg[7] (bCMD_MNC_readID_n_20),
        .\rNumOfCommand_reg[9] (\FSM_onehot_rCurState_reg[0]_1 ),
        .\rPCommand_reg[1] (bCMD_MNC_readST_n_16),
        .\rPCommand_reg[1]_0 (bCMD_BNC_P_read_DT00h_n_38),
        .\rPM_CAData_reg[1]_0 (\rPM_CAData_reg[1] ),
        .\rPM_CAData_reg[7]_0 (wMNC_getFT_PM_CAData),
        .\rPM_NumOfData_reg[1]_0 (wMNC_getFT_PM_NumOfData),
        .\rPM_NumOfData_reg[1]_1 (way_CE_condition_timer_n_31),
        .\rPM_NumOfData_reg[2]_0 (\rPM_NumOfData_reg[2] ),
        .rPM_ONOFF_reg(bCMD_SCC_PI_reset_n_4),
        .rPM_ONOFF_reg_0(rPM_ONOFF_reg),
        .rPM_ONOFF_reg_1(\FSM_onehot_rCurState_reg[1]_0 ),
        .rPM_ONOFF_reg_2(bCMD_BNC_P_program_n_24),
        .\rPM_PCommandOption_reg[0]_0 ({wPM_NumOfData_PCG_PM[5:4],wPM_NumOfData_PCG_PM[2],wPM_NumOfData_PCG_PM[0]}),
        .\rPM_PCommandOption_reg[0]_1 (\rPM_PCommandOption_reg[0] ),
        .\rPM_PCommandOption_reg[0]_2 (wPM_PCommandOption_PCG_PM[0]),
        .\rPM_PCommand_reg[1]_0 (\rPM_PCommand_reg[1] ),
        .\rPM_PCommand_reg[1]_1 (\rPM_PCommand_reg[1]_0 ),
        .\rPM_PCommand_reg[1]_2 (\rPM_NumOfData_reg[5] ),
        .\rPM_PCommand_reg[3]_0 (\rPM_PCommand_reg[3]_0 ),
        .\rPM_PCommand_reg[3]_1 (bCMD_MNC_getFT_n_32),
        .\rPM_PCommand_reg[3]_2 (\rPM_PCommand_reg[3] ),
        .rPM_ReadReady_reg_0(way_CE_condition_timer_n_32),
        .\rPO_ChipEnable_reg[15] (\rPO_ChipEnable_reg[15] ),
        .\rPO_ChipEnable_reg[15]_0 (\rPO_ChipEnable_reg[15]_0 ),
        .\rPO_ChipEnable_reg[15]_1 (bCMD_MNC_readID_n_14),
        .\rPO_ChipEnable_reg[15]_2 (bCMD_MNC_readST_n_4),
        .\rPO_ChipEnable_reg[15]_3 (bCMD_BNC_P_program_n_41),
        .\rPO_ChipEnable_reg[15]_4 (bCMD_SCC_N_poe_n_7),
        .\rPO_ChipEnable_reg[15]_5 (bCMD_BNC_P_read_DT00h_n_17),
        .\rPO_ChipEnable_reg[15]_6 (bCMD_MNC_N_init_n_9),
        .\rPO_CommandLatchEnable_reg[3] (bCMD_MNC_readID_n_37),
        .\rPO_ReadEnable_reg[3] (bCMD_BNC_P_program_n_39),
        .\rParameter_reg[0]_0 (way_CE_condition_timer_n_33),
        .rRECDone_i_4(rRECDone_i_4),
        .\rREC_cur_state_reg[1] (\rREC_cur_state_reg[1] ),
        .\rSourceID_reg[2]_0 (rNANDPOE),
        .\rTIM_cur_state_reg[0] (rLCH_nxt_state__0),
        .\rTIM_cur_state_reg[2] (\rTIM_cur_state_reg[2] ),
        .\rTIM_cur_state_reg[2]_0 (\rTIM_cur_state_reg[2]_0 ),
        .\rTargetWay_reg[7] (\rTargetWay_reg[7] ),
        .\rWaySelect_reg[7]_0 (wMNC_getFT_PM_TargetWay),
        .\rWaySelect_reg[7]_1 (rTargetWay1B),
        .\r_gFT_cur_state_reg[2]_0 ({\r_gFT_cur_state_reg[2] ,r_gFT_cur_state}),
        .\r_gFT_cur_state_reg[3]_0 (\r_gFT_cur_state_reg[3] ),
        .\r_gFT_cur_state_reg[9]_0 (\r_gFT_cur_state_reg[9] ),
        .\r_pTF_cur_state[2]_i_2 (\FSM_onehot_rCurState[4]_i_2 ),
        .wDQOLoopDone__0__0(wDQOLoopDone__0__0),
        .wMNC_getFT_Last(wMNC_getFT_Last),
        .wPBR_Start0__0(wPBR_Start0__0),
        .wPM_LastStep_PCG_PM(wPM_LastStep_PCG_PM[0]),
        .wPM_NumOfData_PCG_PM({wPM_NumOfData_PCG_PM[10:6],wPM_NumOfData_PCG_PM[3],wPM_NumOfData_PCG_PM[1]}),
        .wPM_PCommandOption_PCG_PM(wPM_PCommandOption_PCG_PM[1]),
        .wPM_PCommand_PCG_PM(wPM_PCommand_PCG_PM[1]),
        .wPM_ReadReady_PCG_PM(wPM_ReadReady_PCG_PM),
        .wPM_ReadValid_PCG_PM(wPM_ReadValid_PCG_PM),
        .wPM_TargetWay_PCG_PM(wPM_TargetWay_PCG_PM),
        .wbCMDReadySet({wbCMDReadySet[10:7],wbCMDReadySet[1]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_MNC_readID bCMD_MNC_readID
       (.CABuffer_i_1(bCMD_BNC_P_read_AW30h_n_15),
        .CABuffer_i_1_0(bCMD_MNC_setFT_n_2),
        .CABuffer_i_1_1(bCMD_MNC_readST_n_21),
        .CABuffer_i_2(wMNC_readST_PM_CAData),
        .D({bCMD_BNC_P_program_n_7,bCMD_BNC_P_program_n_8,bCMD_BNC_P_program_n_9,bCMD_BNC_P_program_n_10,bCMD_BNC_P_program_n_11,bCMD_BNC_P_program_n_12,bCMD_BNC_P_program_n_13,bCMD_BNC_P_program_n_14,bCMD_BNC_P_program_n_15,bCMD_BNC_P_program_n_16,bCMD_BNC_P_program_n_17,bCMD_BNC_P_program_n_18,bCMD_BNC_P_program_n_19,bCMD_BNC_P_program_n_20,bCMD_BNC_P_program_n_21,\rTrfLength[0]_i_1_n_0 }),
        .E(rTargetWay0_0),
        .\FSM_onehot_rCurState[1]_i_2__2 (rNANDPOE),
        .\FSM_onehot_rCurState_reg[0]_0 (bCMD_MNC_readID_n_0),
        .\FSM_onehot_rCurState_reg[0]_1 (bCMD_MNC_readID_n_9),
        .\FSM_onehot_rCurState_reg[0]_10 (bCMD_MNC_readID_n_37),
        .\FSM_onehot_rCurState_reg[0]_2 (bCMD_MNC_readID_n_29),
        .\FSM_onehot_rCurState_reg[0]_3 (bCMD_MNC_readID_n_30),
        .\FSM_onehot_rCurState_reg[0]_4 (bCMD_MNC_readID_n_31),
        .\FSM_onehot_rCurState_reg[0]_5 (bCMD_MNC_readID_n_32),
        .\FSM_onehot_rCurState_reg[0]_6 (bCMD_MNC_readID_n_33),
        .\FSM_onehot_rCurState_reg[0]_7 (bCMD_MNC_readID_n_34),
        .\FSM_onehot_rCurState_reg[0]_8 (bCMD_MNC_readID_n_35),
        .\FSM_onehot_rCurState_reg[0]_9 (bCMD_MNC_readID_n_36),
        .\FSM_onehot_rCurState_reg[1]_0 (\FSM_onehot_rCurState_reg[1]_0 ),
        .\FSM_onehot_rCurState_reg[1]_1 (\FSM_onehot_rCurState_reg[1]_4 ),
        .\FSM_onehot_rCurState_reg[2]_0 (bCMD_MNC_readID_n_13),
        .\FSM_onehot_rCurState_reg[5]_0 (bCMD_MNC_readID_n_14),
        .\FSM_onehot_rCurState_reg[6]_0 (bCMD_MNC_readID_n_38),
        .\FSM_onehot_rCurState_reg[8]_0 (\FSM_onehot_rCurState_reg[8]_2 ),
        .Q({\FSM_onehot_rCurState_reg[8] ,\FSM_onehot_rCurState_reg[0] [3]}),
        .iOpcode({iOpcode[5],iOpcode[3],iOpcode[1:0]}),
        .iOpcode_3_sp_1(bCMD_MNC_readID_n_10),
        .iReset(iReset),
        .iReset_0(bCMD_MNC_readID_n_8),
        .iReset_1(bCMD_MNC_readID_n_15),
        .iReset_2(bCMD_MNC_readID_n_16),
        .iReset_3(bCMD_MNC_readID_n_17),
        .iReset_4(bCMD_MNC_readID_n_19),
        .iReset_5(bCMD_MNC_readID_n_26),
        .iReset_6(bCMD_MNC_readID_n_27),
        .iReset_7(bCMD_MNC_readID_n_28),
        .iSystemClock(iSystemClock),
        .rCMDReady_reg(bCMD_MNC_readID_n_12),
        .\rColAddress_reg[15]_0 (rColAddr2B),
        .\rNumOfCommand_reg[10] (bCMD_BNC_P_program_n_49),
        .\rNumOfCommand_reg[12] (bCMD_BNC_P_program_n_47),
        .\rNumOfCommand_reg[14] (bCMD_BNC_P_program_n_45),
        .\rNumOfCommand_reg[15] (bCMD_BNC_P_program_n_2),
        .\rNumOfCommand_reg[8] (bCMD_MNC_readST_n_3),
        .\rNumOfCommand_reg[8]_0 (bCMD_SCC_N_poe_n_8),
        .\rNumOfCommand_reg[8]_1 (bCMD_BNC_P_program_n_51),
        .\rNumOfData[4]_i_2 (wMNC_readST_PM_NumOfData[4]),
        .\rNumOfData[5]_i_2 (bCMD_MNC_N_init_n_10),
        .\rNumOfData[7]_i_2 (bCMD_BNC_P_read_DT00h_n_28),
        .\rNumOfData[7]_i_2_0 (bCMD_BNC_P_program_n_52),
        .\rPCommand_reg[0] (\FSM_onehot_rCurState_reg[0] [4]),
        .\rPCommand_reg[0]_0 (\rPM_PCommand_reg[1]_2 ),
        .\rPCommand_reg[3] (\rPM_PCommand_reg[6] [2]),
        .\rPCommand_reg[6] (\rPM_PCommand_reg[3]_2 ),
        .\rPM_NumOfData_reg[4] (bCMD_MNC_readID_n_18),
        .rPM_ONOFF_reg(bCMD_MNC_readST_n_4),
        .rPM_ONOFF_reg_0(\FSM_onehot_rCurState_reg[13] [0]),
        .rPM_ONOFF_reg_1(bCMD_BNC_P_program_n_58),
        .rPM_ONOFF_reg_2(rCMDReady_reg_1),
        .\rTargetWay_reg[7]_0 (wMNC_readID_PM_TargetWay),
        .\rTargetWay_reg[7]_1 (rTargetWay1B),
        .\rTrfLength_reg[7]_0 (bCMD_MNC_readID_n_20),
        .wMNC_N_init_PM_CAData(wMNC_N_init_PM_CAData),
        .wMNC_N_init_PM_PCommandOption(wMNC_N_init_PM_PCommandOption),
        .wPBRReady(wPBRReady),
        .wPBR_Start0__0(wPBR_Start0__0),
        .wPM_LastStep_PCG_PM({wPM_LastStep_PCG_PM[6],wPM_LastStep_PCG_PM[3],wPM_LastStep_PCG_PM[0]}),
        .wPM_NumOfData_PCG_PM(wPM_NumOfData_PCG_PM[10:6]),
        .wbCMDReadySet({wbCMDReadySet[10],wbCMDReadySet[7]}),
        .wbCMDStartSet(wbCMDStartSet[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_MNC_readST bCMD_MNC_readST
       (.CABuffer_i_10(\FSM_onehot_rCurState_reg[0] [5]),
        .CABuffer_i_10_0(\FSM_onehot_rCurState_reg[0] [6]),
        .\FSM_onehot_rCurState_reg[8] (\FSM_onehot_rCurState_reg[8]_1 ),
        .Q({\FSM_onehot_rCurState_reg[8] [5:3],\FSM_onehot_rCurState_reg[0] [3]}),
        .iOpcode(iOpcode),
        .iOpcode_3_sp_1(bCMD_MNC_readST_n_9),
        .iReset(iReset),
        .iSourceID(iSourceID[1:0]),
        .iSystemClock(iSystemClock),
        .iTargetID(iTargetID[0]),
        .rCMDReady_reg_0(\FSM_onehot_rCurState_reg[0] [4]),
        .rCMDReady_reg_1(bCMD_MNC_readST_n_1),
        .rCMDReady_reg_2(bCMD_MNC_readST_n_3),
        .rCMDReady_reg_3(bCMD_MNC_readST_n_4),
        .rCMDReady_reg_4(rCMDReady_reg_2),
        .rCMDReady_reg_5(bCMD_MNC_readST_n_16),
        .rCMDReady_reg_6(bCMD_MNC_readST_n_21),
        .\rMNG_cur_state[3]_i_2 (\rMNG_cur_state[3]_i_2 ),
        .\rMNG_cur_state[3]_i_2_0 (\rMNG_cur_state[3]_i_2_0 ),
        .rMultiPlane_reg(rNANDPOE),
        .rNANDPOE_reg({wOpcode_bCMD[2:1],bCMD_MNC_readST_n_7}),
        .\rNumOfCommand[0]_i_2 (bCMD_BNC_B_erase_n_10),
        .\rNumOfCommand[0]_i_2_0 (bCMD_MNC_readID_n_15),
        .\rNumOfCommand[0]_i_2_1 (bCMD_MNC_N_init_n_10),
        .\rNumOfCommand_reg[3] (bCMD_BNC_B_erase_n_7),
        .\rNumOfCommand_reg[3]_0 (\rPOR_cur_state_reg[2] ),
        .\rPM_CAData_reg[7]_0 (wMNC_readST_PM_CAData),
        .\rPM_NumOfData_reg[0]_0 (bCMD_MNC_readST_n_17),
        .\rPM_NumOfData_reg[4]_0 ({wMNC_readST_PM_NumOfData[4],wMNC_readST_PM_NumOfData[1]}),
        .\rPM_PCommandOption[2]_i_3_0 (\rPM_PCommandOption[2]_i_3 ),
        .\rPM_PCommandOption_reg[0]_0 (wMNC_readST_PM_PCommandOption),
        .\rPM_PCommandOption_reg[0]_1 (\rPM_PCommandOption_reg[0]_0 ),
        .\rPM_PCommand_reg[1]_0 (\rPM_PCommand_reg[1]_1 ),
        .\rPM_PCommand_reg[1]_1 (\rPM_PCommand_reg[1]_2 ),
        .\rPM_PCommand_reg[3]_0 (\rPM_PCommand_reg[3]_2 ),
        .\rPM_PCommand_reg[3]_1 (\rPM_PCommand_reg[3]_3 ),
        .\rPM_PCommand_reg[6]_0 (\rPM_PCommand_reg[6] ),
        .\rPO_ReadEnable[3]_i_3 (bCMD_SCC_N_poe_n_8),
        .rRECDone_i_6(bCMD_MNC_readID_n_38),
        .rRECDone_i_6_0(bCMD_MNC_N_init_n_11),
        .rRECDone_i_6_1(bCMD_BNC_P_read_DT00h_n_38),
        .\rReadStatusOption_reg[0]_0 (\rReadStatusOption_reg[0] ),
        .\rRowAddress_reg[23]_0 (rRowAddr3B),
        .\rWaySelect_reg[7]_0 (wMNC_readST_PM_TargetWay),
        .\rWaySelect_reg[7]_1 (rTargetWay1B),
        .\r_rST_cur_state_reg[10]_0 (\r_rST_cur_state_reg[10] ),
        .\r_rST_cur_state_reg[11]_0 (\r_rST_cur_state_reg[11] ),
        .wCMDValid_bCMD(wCMDValid_bCMD),
        .wPBRReady(wPBRReady),
        .wPM_LastStep_PCG_PM({wPM_LastStep_PCG_PM[6],wPM_LastStep_PCG_PM[3],wPM_LastStep_PCG_PM[1:0]}),
        .wPM_NumOfData_PCG_PM(wPM_NumOfData_PCG_PM[3]),
        .wbCMDReadySet({wbCMDReadySet[10],wbCMDReadySet[7]}),
        .wbCMDStartSet(wbCMDStartSet[6]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_MNC_setFT bCMD_MNC_setFT
       (.CABuffer_i_10(bCMD_BNC_P_program_n_44),
        .CABuffer_i_10_0(\FSM_onehot_rCurState_reg[0] [3]),
        .CABuffer_i_22(wBNC_B_erase_PM_CAData),
        .CABuffer_i_22_0(bCMD_BNC_P_program_n_57),
        .CABuffer_i_24(bCMD_BNC_P_program_n_56),
        .\FSM_onehot_rCurState_reg[5] (\FSM_onehot_rCurState_reg[5] ),
        .Q({\FSM_onehot_rCurState_reg[0] [1],Q[1]}),
        .iLength(iLength[7:0]),
        .iOpcode(iOpcode),
        .iOpcode_1_sp_1(bCMD_MNC_setFT_n_6),
        .iReset(iReset),
        .iSourceID(iSourceID[2:0]),
        .iSystemClock(iSystemClock),
        .iTargetID(iTargetID),
        .iTargetID_0_sp_1(bCMD_MNC_setFT_n_7),
        .iWriteData(iWriteData),
        .iWriteLast(iWriteLast),
        .iWriteValid(iWriteValid),
        .oWriteReady(oWriteReady),
        .rCAData({rCAData[5],rCAData[0]}),
        .rCMDReady_reg_0(\FSM_onehot_rCurState_reg[0] [2]),
        .rCMDReady_reg_1(bCMD_MNC_setFT_n_25),
        .rCMDReady_reg_2(bCMD_MNC_setFT_n_44),
        .rCMDReady_reg_3(bCMD_MNC_setFT_n_45),
        .rCMDReady_reg_4(bCMD_MNC_setFT_n_46),
        .rCMDReady_reg_5(bCMD_MNC_setFT_n_47),
        .\rLCH_cur_state_reg[2] (bCMD_BNC_P_program_n_37),
        .\rLCH_cur_state_reg[2]_0 (bCMD_BNC_P_read_DT00h_n_39),
        .\rLCH_cur_state_reg[2]_1 (bCMD_MNC_readST_n_4),
        .\rMNG_cur_state[3]_i_2 (\rMNG_cur_state[3]_i_2 ),
        .\rMNG_cur_state[3]_i_2_0 (\rMNG_cur_state[3]_i_2_0 ),
        .\rNumOfCommand[2]_i_2 (bCMD_BNC_B_erase_n_9),
        .\rNumOfCommand[2]_i_2_0 (bCMD_BNC_P_program_n_1),
        .\rNumOfCommand[2]_i_2_1 (bCMD_BNC_P_read_AW30h_n_22),
        .\rNumOfCommand[2]_i_2_2 (bCMD_BNC_P_read_DT00h_n_24),
        .rOperationMode_reg_0(rNANDPOE),
        .\rPM_CAData_reg[0]_0 (bCMD_MNC_setFT_n_34),
        .\rPM_CAData_reg[1]_0 (bCMD_MNC_setFT_n_39),
        .\rPM_CAData_reg[2]_0 (bCMD_MNC_setFT_n_41),
        .\rPM_CAData_reg[5]_0 (bCMD_MNC_setFT_n_40),
        .\rPM_CAData_reg[7]_0 ({wMNC_setFT_PM_CAData[7:6],wMNC_setFT_PM_CAData[4:3]}),
        .rPM_CASelect_reg_0(bCMD_MNC_setFT_n_2),
        .\rPM_NumOfData_reg[0]_0 (bCMD_MNC_setFT_n_33),
        .\rPM_NumOfData_reg[0]_1 (\rPM_NumOfData_reg[0] ),
        .\rPM_NumOfData_reg[5]_0 (\rPM_NumOfData_reg[5] ),
        .\rPM_NumOfData_reg[7]_0 ({wMNC_setFT_PM_NumOfData[7],wMNC_setFT_PM_NumOfData[5],wMNC_setFT_PM_NumOfData[1]}),
        .\rPM_PCommandOption_reg[0]_0 (\rPM_PCommandOption_reg[0]_1 ),
        .\rPM_PCommandOption_reg[1]_0 (bCMD_MNC_setFT_n_30),
        .\rPM_PCommandOption_reg[2]_0 ({wMNC_setFT_PM_PCommandOption[2],wMNC_setFT_PM_PCommandOption[0]}),
        .\rPM_PCommandOption_reg[2]_1 (\rPM_PCommandOption_reg[2] ),
        .\rPM_PCommand_reg[3]_0 (\rPM_PCommand_reg[3]_1 ),
        .\rPM_PCommand_reg[3]_1 (bCMD_MNC_setFT_n_29),
        .\rPM_WriteData_reg[31]_0 (\rPM_WriteData_reg[31] ),
        .\rPO_ChipEnable[12]_i_2 (bCMD_BNC_P_read_DT00h_n_45),
        .\rPO_ChipEnable[13]_i_2 (bCMD_BNC_P_read_DT00h_n_46),
        .\rPO_ChipEnable[15]_i_2 (bCMD_BNC_P_read_DT00h_n_47),
        .\rPO_ChipEnable[15]_i_4_0 ({wBNC_P_prog_PM_TargetWay[7],wBNC_P_prog_PM_TargetWay[5:4],wBNC_P_prog_PM_TargetWay[1]}),
        .\rPO_ChipEnable[15]_i_4_1 ({wBNC_B_erase_PM_TargetWay[7],wBNC_B_erase_PM_TargetWay[5:4],wBNC_B_erase_PM_TargetWay[1]}),
        .\rPO_ChipEnable[9]_i_2 (bCMD_BNC_P_read_DT00h_n_41),
        .\rPO_DQ_reg[16] (\rPO_DQ_reg[16] ),
        .\rPO_DQ_reg[17] (\rPO_DQ_reg[17] ),
        .\rPO_DQ_reg[18] (\rPO_DQ_reg[18] ),
        .\rPO_DQ_reg[19] (\rPO_DQ_reg[19] ),
        .\rPO_DQ_reg[20] (\rPO_DQ_reg[20] ),
        .\rPO_DQ_reg[21] (\rPO_DQ_reg[21] ),
        .\rPO_DQ_reg[22] (\rPO_DQ_reg[22] ),
        .\rPO_DQ_reg[23] (\rPO_DQ_reg[23] ),
        .\rPO_DQ_reg[31] (\FSM_onehot_rCurState_reg[0] [0]),
        .\rPO_DQ_reg[31]_0 (\rPO_DQ_reg[31] ),
        .rSFTStrobe_i_2(bCMD_BNC_P_program_n_40),
        .\rWaySelect_reg[6]_0 ({wMNC_setFT_PM_TargetWay[6],wMNC_setFT_PM_TargetWay[3:2],wMNC_setFT_PM_TargetWay[0]}),
        .\rWaySelect_reg[7]_0 (rTargetWay1B),
        .\r_pTF_cur_state_reg[2]_0 (way_CE_condition_timer_n_1),
        .wBNC_B_erase_PM_CASelect(wBNC_B_erase_PM_CASelect),
        .wBNC_P_prog_PM_NumOfData(wBNC_P_prog_PM_NumOfData[0]),
        .wCMDValid_bCMD(wCMDValid_bCMD),
        .wLoopDone__0(wLoopDone__0),
        .wPM_LastStep_PCG_PM(wPM_LastStep_PCG_PM[0]),
        .wPM_WriteData_PCG_PM(wPM_WriteData_PCG_PM),
        .wPM_WriteReady_PCG_PM(wPM_WriteReady_PCG_PM),
        .wPM_WriteValid_PCG_PM(wPM_WriteValid_PCG_PM));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_SCC_N_poe bCMD_SCC_N_poe
       (.D(D),
        .\FSM_onehot_rCurState[1]_i_2 (\FSM_onehot_rCurState[1]_i_2 ),
        .\FSM_onehot_rCurState_reg[0]_0 (bCMD_SCC_N_poe_n_7),
        .\FSM_onehot_rCurState_reg[0]_1 (bCMD_SCC_N_poe_n_8),
        .\FSM_onehot_rCurState_reg[1]_0 (\FSM_onehot_rCurState_reg[1]_3 ),
        .\FSM_onehot_rCurState_reg[2]_0 (\FSM_onehot_rCurState_reg[2]_3 ),
        .Q({\FSM_onehot_rCurState_reg[2]_0 ,wbCMDReadySet[10]}),
        .iOpcode({iOpcode[4:2],iOpcode[0]}),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .\rMNG_cur_state[3]_i_2 (\rMNG_cur_state[3]_i_2_0 ),
        .\rMNG_cur_state[3]_i_2_0 (\rMNG_cur_state[3]_i_2 ),
        .rNANDPOE0(rNANDPOE0),
        .rNANDPOE_reg(rNANDPOE),
        .\rPCommand_reg[0] ({\FSM_onehot_rCurState_reg[2] ,\FSM_onehot_rCurState_reg[0] [6]}),
        .\rPCommand_reg[0]_0 (bCMD_BNC_P_read_DT00h_n_21),
        .\rPCommand_reg[0]_1 (bCMD_BNC_P_program_n_42),
        .\rPCommand_reg[0]_2 (bCMD_MNC_readST_n_4),
        .\rPCommand_reg[0]_3 (bCMD_MNC_readID_n_14),
        .\rPCommand_reg[0]_4 (rCMDReady_reg_1),
        .\rPCommand_reg[0]_5 (\FSM_onehot_rCurState_reg[0] [5]),
        .\rPCommand_reg[0]_6 (\rPM_PCommand_reg[3]_0 [0]),
        .wMNC_getFT_Last(wMNC_getFT_Last),
        .wModuleTriggered0(wModuleTriggered0),
        .wPM_LastStep_PCG_PM(wPM_LastStep_PCG_PM[0]),
        .wPM_PCommand_PCG_PM(wPM_PCommand_PCG_PM[0]),
        .wSCC_PI_reset_Last(wSCC_PI_reset_Last),
        .wbCMDStartSet(wbCMDStartSet[10]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_SCC_PI_reset bCMD_SCC_PI_reset
       (.\FSM_onehot_rCurState[1]_i_2__0 (rNANDPOE),
        .\FSM_onehot_rCurState_reg[0]_0 (\FSM_onehot_rCurState_reg[0]_5 ),
        .\FSM_onehot_rCurState_reg[1]_0 (bCMD_SCC_PI_reset_n_4),
        .\FSM_onehot_rCurState_reg[1]_1 (\FSM_onehot_rCurState_reg[1]_3 ),
        .\FSM_onehot_rCurState_reg[2]_0 (\FSM_onehot_rCurState_reg[2]_4 ),
        .Q({\FSM_onehot_rCurState_reg[2]_1 ,wbCMDReadySet[9]}),
        .iOpcode({iOpcode[5:3],iOpcode[1]}),
        .\iOpcode[4] (bCMD_SCC_PI_reset_n_3),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .\rPCommand_reg[4] (wbCMDReadySet[10]),
        .\rPCommand_reg[4]_0 (\FSM_onehot_rCurState_reg[0] [6]),
        .\rPCommand_reg[4]_1 (\FSM_onehot_rCurState_reg[0] [5]),
        .rPM_ONOFF_reg(bCMD_SCC_N_poe_n_8),
        .rPM_ONOFF_reg_0({\FSM_onehot_rCurState_reg[2]_2 [0],wbCMDReadySet[8]}),
        .wPBR_Start0__0(wPBR_Start0__0),
        .wPM_LastStep_PCG_PM(wPM_LastStep_PCG_PM[4]),
        .wPM_PCommand_PCG_PM(wPM_PCommand_PCG_PM[4]),
        .wbCMDStartSet(wbCMDStartSet[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_SCC_PO_reset bCMD_SCC_PO_reset
       (.\FSM_onehot_rCurState[1]_i_2__1 (rNANDPOE),
        .\FSM_onehot_rCurState_reg[0]_0 (bCMD_SCC_PO_reset_n_5),
        .\FSM_onehot_rCurState_reg[1]_0 (\FSM_onehot_rCurState_reg[1]_1 ),
        .\FSM_onehot_rCurState_reg[1]_1 (\FSM_onehot_rCurState_reg[1]_3 ),
        .\FSM_onehot_rCurState_reg[2]_0 (\FSM_onehot_rCurState_reg[2]_5 ),
        .Q({\FSM_onehot_rCurState_reg[2]_2 ,wbCMDReadySet[8]}),
        .iOpcode(iOpcode[5:2]),
        .iOpcode_2_sp_1(bCMD_SCC_PO_reset_n_3),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .\rPCommand_reg[2] (bCMD_MNC_readST_n_4),
        .\rPCommand_reg[2]_0 (bCMD_BNC_P_program_n_1),
        .\rPCommand_reg[5] (\FSM_onehot_rCurState_reg[0] [5]),
        .\rPCommand_reg[5]_0 (\FSM_onehot_rCurState_reg[0] [6]),
        .\rPOR_cur_state_reg[2] (\rPOR_cur_state_reg[2] ),
        .wPBR_Start0__0(wPBR_Start0__0),
        .wPM_LastStep_PCG_PM(wPM_LastStep_PCG_PM[5]),
        .wPM_PCommand_PCG_PM(wPM_PCommand_PCG_PM[5]),
        .wbCMDReadySet(wbCMDReadySet[10:9]),
        .wbCMDStartSet(wbCMDStartSet[8]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_bCMD_manager blocking_CMD_manager
       (.D(blocking_CMD_manager_n_1),
        .E(rbH_ZdCounter),
        .\FSM_onehot_rCurState_reg[1] (rNANDPOE),
        .Q(wWorkingWay),
        .iCMDValid(iCMDValid),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .p_14_in(p_14_in),
        .rCMDBlocking(rCMDBlocking),
        .rCMDBlocking_reg_0(way_CE_condition_timer_n_21),
        .\rMNG_cur_state_reg[0]_0 (blocking_CMD_manager_n_17),
        .\rMNG_cur_state_reg[0]_1 (blocking_CMD_manager_n_24),
        .\rMNG_cur_state_reg[1]_0 (way_CE_condition_timer_n_22),
        .\rMNG_cur_state_reg[2]_0 (rMNG_nxt_state__0[2]),
        .\rMNG_cur_state_reg[3]_0 ({\rMNG_cur_state_reg[3] ,rMNG_cur_state}),
        .\rMNG_cur_state_reg[4]_0 (rMNG_nxt_state__0[4:3]),
        .\rMNG_cur_state_reg[4]_1 (blocking_CMD_manager_n_23),
        .\rWay0_Timer_reg[0] (rWay0_Timer),
        .\rWay1_Timer_reg[0] (rWay1_Timer_reg),
        .\rWay2_Timer_reg[0] (rWay2_Timer_reg),
        .\rWay3_Timer_reg[0] (rWay3_Timer_reg),
        .\rWay4_Timer_reg[0] (rWay4_Timer_reg),
        .\rWay5_Timer_reg[0] (rWay5_Timer_reg),
        .\rWay6_Timer_reg[0] (rWay6_Timer_reg),
        .\rWay7_Timer_reg[0] (rWay7_Timer_reg),
        .\rWorkingWay_reg[0]_0 (blocking_CMD_manager_n_16),
        .\rWorkingWay_reg[2]_0 (blocking_CMD_manager_n_10),
        .\rWorkingWay_reg[3]_0 (blocking_CMD_manager_n_11),
        .\rWorkingWay_reg[4]_0 (blocking_CMD_manager_n_12),
        .\rWorkingWay_reg[5]_0 (blocking_CMD_manager_n_13),
        .\rWorkingWay_reg[6]_0 (blocking_CMD_manager_n_14),
        .\rWorkingWay_reg[7]_0 (blocking_CMD_manager_n_15),
        .\rWorkingWay_reg[7]_1 (way_CE_condition_timer_n_18),
        .\rWorkingWay_reg[7]_2 (p_1_in__0),
        .wModuleTriggered0(wModuleTriggered0),
        .wModuleTriggered1(wModuleTriggered1),
        .wbCMDLast(wbCMDLast),
        .wbCMDStartSet(wbCMDStartSet[10]));
  LUT4 #(
    .INIT(16'h0800)) 
    oCMDReady_INST_0_i_1
       (.I0(oCMDReady_INST_0_i_4_n_0),
        .I1(oCMDReady_INST_0_i_5_n_0),
        .I2(iTargetID[0]),
        .I3(iCMDValid),
        .O(oCMDReady_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    oCMDReady_INST_0_i_10
       (.I0(wbCMDReadySet[7]),
        .I1(wbCMDReadySet[8]),
        .I2(oCMDReady_INST_0_i_3_0),
        .I3(\rPOR_cur_state_reg[2] ),
        .I4(wbCMDReadySet[9]),
        .I5(wbCMDReadySet[10]),
        .O(oCMDReady_INST_0_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    oCMDReady_INST_0_i_3
       (.I0(\FSM_onehot_rCurState_reg[0] [0]),
        .I1(wbCMDReadySet[1]),
        .I2(\FSM_onehot_rCurState_reg[0] [2]),
        .I3(\FSM_onehot_rCurState_reg[0] [1]),
        .I4(wbCMDReadySet[0]),
        .I5(oCMDReady_INST_0_i_10_n_0),
        .O(wbCMDReady));
  LUT4 #(
    .INIT(16'h0001)) 
    oCMDReady_INST_0_i_4
       (.I0(iOpcode[5]),
        .I1(iOpcode[4]),
        .I2(iOpcode[3]),
        .I3(iOpcode[0]),
        .O(oCMDReady_INST_0_i_4_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    oCMDReady_INST_0_i_5
       (.I0(iTargetID[4]),
        .I1(iTargetID[3]),
        .I2(iTargetID[1]),
        .I3(iTargetID[2]),
        .O(oCMDReady_INST_0_i_5_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    \rColAddr2B[15]_i_1 
       (.I0(iOpcode[2]),
        .I1(iOpcode[1]),
        .I2(oCMDReady_INST_0_i_1_n_0),
        .O(p_1_out));
  FDCE \rColAddr2B_reg[0] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[0]),
        .Q(rColAddr2B[0]));
  FDCE \rColAddr2B_reg[10] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[10]),
        .Q(rColAddr2B[10]));
  FDCE \rColAddr2B_reg[11] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[11]),
        .Q(rColAddr2B[11]));
  FDCE \rColAddr2B_reg[12] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[12]),
        .Q(rColAddr2B[12]));
  FDCE \rColAddr2B_reg[13] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[13]),
        .Q(rColAddr2B[13]));
  FDCE \rColAddr2B_reg[14] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[14]),
        .Q(rColAddr2B[14]));
  FDCE \rColAddr2B_reg[15] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[15]),
        .Q(rColAddr2B[15]));
  FDCE \rColAddr2B_reg[1] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[1]),
        .Q(rColAddr2B[1]));
  FDCE \rColAddr2B_reg[2] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[2]),
        .Q(rColAddr2B[2]));
  FDCE \rColAddr2B_reg[3] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[3]),
        .Q(rColAddr2B[3]));
  FDCE \rColAddr2B_reg[4] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[4]),
        .Q(rColAddr2B[4]));
  FDCE \rColAddr2B_reg[5] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[5]),
        .Q(rColAddr2B[5]));
  FDCE \rColAddr2B_reg[6] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[6]),
        .Q(rColAddr2B[6]));
  FDCE \rColAddr2B_reg[7] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[7]),
        .Q(rColAddr2B[7]));
  FDCE \rColAddr2B_reg[8] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[8]),
        .Q(rColAddr2B[8]));
  FDCE \rColAddr2B_reg[9] 
       (.C(iSystemClock),
        .CE(p_1_out),
        .CLR(iReset),
        .D(iAddress[9]),
        .Q(rColAddr2B[9]));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \rMNG_cur_state[2]_i_3 
       (.I0(wbCMDStartSet[10]),
        .I1(wbCMDStartSet[9]),
        .I2(way_CE_condition_timer_n_38),
        .I3(way_CE_condition_timer_n_32),
        .O(\rMNG_cur_state[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rMNG_cur_state[2]_i_4 
       (.I0(wbCMDStartSet[6]),
        .I1(wbCMDStartSet[5]),
        .I2(wbCMDStartSet[8]),
        .I3(wbCMDStartSet[7]),
        .O(\rMNG_cur_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rNANDPOECounter[0]_i_1 
       (.I0(rNANDPOECounter_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rNANDPOECounter[1]_i_1 
       (.I0(rNANDPOECounter_reg[0]),
        .I1(rNANDPOECounter_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rNANDPOECounter[2]_i_1 
       (.I0(rNANDPOECounter_reg[1]),
        .I1(rNANDPOECounter_reg[0]),
        .I2(rNANDPOECounter_reg[2]),
        .O(\rNANDPOECounter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rNANDPOECounter[3]_i_1 
       (.I0(rNANDPOECounter_reg[0]),
        .I1(rNANDPOECounter_reg[1]),
        .I2(rNANDPOECounter_reg[2]),
        .I3(rNANDPOECounter_reg[3]),
        .O(p_0_in[3]));
  FDCE \rNANDPOECounter_reg[0] 
       (.C(iSystemClock),
        .CE(rPM_NANDPowerOnEvent_i_1_n_0),
        .CLR(iReset),
        .D(p_0_in[0]),
        .Q(rNANDPOECounter_reg[0]));
  FDCE \rNANDPOECounter_reg[1] 
       (.C(iSystemClock),
        .CE(rPM_NANDPowerOnEvent_i_1_n_0),
        .CLR(iReset),
        .D(p_0_in[1]),
        .Q(rNANDPOECounter_reg[1]));
  FDCE \rNANDPOECounter_reg[2] 
       (.C(iSystemClock),
        .CE(rPM_NANDPowerOnEvent_i_1_n_0),
        .CLR(iReset),
        .D(\rNANDPOECounter[2]_i_1_n_0 ),
        .Q(rNANDPOECounter_reg[2]));
  FDCE \rNANDPOECounter_reg[3] 
       (.C(iSystemClock),
        .CE(rPM_NANDPowerOnEvent_i_1_n_0),
        .CLR(iReset),
        .D(p_0_in[3]),
        .Q(rNANDPOECounter_reg[3]));
  FDPE rNANDPOE_reg
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rNANDPOE0),
        .PRE(iReset),
        .Q(rNANDPOE));
  LUT4 #(
    .INIT(16'h7FFF)) 
    rPM_NANDPowerOnEvent_i_1
       (.I0(rNANDPOECounter_reg[1]),
        .I1(rNANDPOECounter_reg[0]),
        .I2(rNANDPOECounter_reg[3]),
        .I3(rNANDPOECounter_reg[2]),
        .O(rPM_NANDPowerOnEvent_i_1_n_0));
  FDPE rPM_NANDPowerOnEvent_reg
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rPM_NANDPowerOnEvent_i_1_n_0),
        .PRE(iReset),
        .Q(wPM_NANDPowerOnEvent_PCG_PM));
  LUT3 #(
    .INIT(8'h40)) 
    \rRowAddr3B[23]_i_1 
       (.I0(iOpcode[1]),
        .I1(iOpcode[2]),
        .I2(oCMDReady_INST_0_i_1_n_0),
        .O(\rRowAddr3B[23]_i_1_n_0 ));
  FDCE \rRowAddr3B_reg[0] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[0]),
        .Q(rRowAddr3B[0]));
  FDCE \rRowAddr3B_reg[10] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[10]),
        .Q(rRowAddr3B[10]));
  FDCE \rRowAddr3B_reg[11] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[11]),
        .Q(rRowAddr3B[11]));
  FDCE \rRowAddr3B_reg[12] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[12]),
        .Q(rRowAddr3B[12]));
  FDCE \rRowAddr3B_reg[13] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[13]),
        .Q(rRowAddr3B[13]));
  FDCE \rRowAddr3B_reg[14] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[14]),
        .Q(rRowAddr3B[14]));
  FDCE \rRowAddr3B_reg[15] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[15]),
        .Q(rRowAddr3B[15]));
  FDCE \rRowAddr3B_reg[16] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[16]),
        .Q(rRowAddr3B[16]));
  FDCE \rRowAddr3B_reg[17] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[17]),
        .Q(rRowAddr3B[17]));
  FDCE \rRowAddr3B_reg[18] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[18]),
        .Q(rRowAddr3B[18]));
  FDCE \rRowAddr3B_reg[19] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[19]),
        .Q(rRowAddr3B[19]));
  FDCE \rRowAddr3B_reg[1] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[1]),
        .Q(rRowAddr3B[1]));
  FDCE \rRowAddr3B_reg[20] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[20]),
        .Q(rRowAddr3B[20]));
  FDCE \rRowAddr3B_reg[21] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[21]),
        .Q(rRowAddr3B[21]));
  FDCE \rRowAddr3B_reg[22] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[22]),
        .Q(rRowAddr3B[22]));
  FDCE \rRowAddr3B_reg[23] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[23]),
        .Q(rRowAddr3B[23]));
  FDCE \rRowAddr3B_reg[2] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[2]),
        .Q(rRowAddr3B[2]));
  FDCE \rRowAddr3B_reg[3] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[3]),
        .Q(rRowAddr3B[3]));
  FDCE \rRowAddr3B_reg[4] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[4]),
        .Q(rRowAddr3B[4]));
  FDCE \rRowAddr3B_reg[5] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[5]),
        .Q(rRowAddr3B[5]));
  FDCE \rRowAddr3B_reg[6] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[6]),
        .Q(rRowAddr3B[6]));
  FDCE \rRowAddr3B_reg[7] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[7]),
        .Q(rRowAddr3B[7]));
  FDCE \rRowAddr3B_reg[8] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[8]),
        .Q(rRowAddr3B[8]));
  FDCE \rRowAddr3B_reg[9] 
       (.C(iSystemClock),
        .CE(\rRowAddr3B[23]_i_1_n_0 ),
        .CLR(iReset),
        .D(iAddress[9]),
        .Q(rRowAddr3B[9]));
  LUT3 #(
    .INIT(8'h10)) 
    \rTargetWay1B[7]_i_1 
       (.I0(iOpcode[2]),
        .I1(iOpcode[1]),
        .I2(oCMDReady_INST_0_i_1_n_0),
        .O(wTGC_waySELECT));
  FDCE \rTargetWay1B_reg[0] 
       (.C(iSystemClock),
        .CE(wTGC_waySELECT),
        .CLR(iReset),
        .D(iAddress[0]),
        .Q(rTargetWay1B[0]));
  FDCE \rTargetWay1B_reg[1] 
       (.C(iSystemClock),
        .CE(wTGC_waySELECT),
        .CLR(iReset),
        .D(iAddress[1]),
        .Q(rTargetWay1B[1]));
  FDCE \rTargetWay1B_reg[2] 
       (.C(iSystemClock),
        .CE(wTGC_waySELECT),
        .CLR(iReset),
        .D(iAddress[2]),
        .Q(rTargetWay1B[2]));
  FDCE \rTargetWay1B_reg[3] 
       (.C(iSystemClock),
        .CE(wTGC_waySELECT),
        .CLR(iReset),
        .D(iAddress[3]),
        .Q(rTargetWay1B[3]));
  FDCE \rTargetWay1B_reg[4] 
       (.C(iSystemClock),
        .CE(wTGC_waySELECT),
        .CLR(iReset),
        .D(iAddress[4]),
        .Q(rTargetWay1B[4]));
  FDCE \rTargetWay1B_reg[5] 
       (.C(iSystemClock),
        .CE(wTGC_waySELECT),
        .CLR(iReset),
        .D(iAddress[5]),
        .Q(rTargetWay1B[5]));
  FDCE \rTargetWay1B_reg[6] 
       (.C(iSystemClock),
        .CE(wTGC_waySELECT),
        .CLR(iReset),
        .D(iAddress[6]),
        .Q(rTargetWay1B[6]));
  FDCE \rTargetWay1B_reg[7] 
       (.C(iSystemClock),
        .CE(wTGC_waySELECT),
        .CLR(iReset),
        .D(iAddress[7]),
        .Q(rTargetWay1B[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \rTrfLength[0]_i_1 
       (.I0(iLength[0]),
        .O(\rTrfLength[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rTrfLength[10]_i_2 
       (.I0(iLength[4]),
        .I1(iLength[2]),
        .I2(iLength[0]),
        .I3(iLength[1]),
        .I4(iLength[3]),
        .I5(iLength[5]),
        .O(\rTrfLength[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rTrfLength[15]_i_2 
       (.I0(iLength[9]),
        .I1(iLength[7]),
        .I2(\rTrfLength[10]_i_2_n_0 ),
        .I3(iLength[6]),
        .I4(iLength[8]),
        .I5(iLength[10]),
        .O(\rTrfLength[15]_i_2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_way_CE_timer way_CE_condition_timer
       (.D(blocking_CMD_manager_n_16),
        .E(rbH_ZdCounter),
        .\FSM_onehot_rCurState_reg[0] (rTargetWay0_0),
        .\FSM_onehot_rCurState_reg[0]_0 (rTargetWay0),
        .\FSM_onehot_rCurState_reg[0]_1 (bCMD_BNC_single_cmd_n_7),
        .\FSM_onehot_rCurState_reg[1] (bCMD_SCC_PI_reset_n_3),
        .\FSM_onehot_rCurState_reg[1]_0 (bCMD_SCC_PO_reset_n_3),
        .\FSM_onehot_rCurState_reg[6] (bCMD_BNC_B_erase_n_5),
        .\FSM_onehot_rCurState_reg[7] (bCMD_BNC_P_read_AW30h_n_6),
        .\FSM_onehot_rCurState_reg[7]_0 (bCMD_BNC_P_read_AW30h_n_7),
        .\FSM_onehot_rCurState_reg[7]_1 (bCMD_BNC_P_read_AW30h_n_1),
        .\FSM_onehot_rCurState_reg[9] (rOpcode0),
        .Q(rTargetWay1B),
        .iCMDValid(iCMDValid),
        .iOpcode(iOpcode),
        .\iOpcode[1]_0 (way_CE_condition_timer_n_38),
        .iOpcode_1_sp_1(way_CE_condition_timer_n_32),
        .iOpcode_2_sp_1(way_CE_condition_timer_n_9),
        .iOpcode_3_sp_1(\iOpcode[3] ),
        .iOpcode_5_sp_1(way_CE_condition_timer_n_0),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .iTargetID(iTargetID[2]),
        .oCMDReady(oCMDReady),
        .oCMDReady_0(rNANDPOE),
        .oCMDReady_1(oCMDReady_INST_0_i_1_n_0),
        .p_14_in(p_14_in),
        .rCMDBlocking(rCMDBlocking),
        .rCMDBlocking_reg(blocking_CMD_manager_n_24),
        .\rMNG_cur_state_reg[1] (rMNG_nxt_state__0[2]),
        .\rMNG_cur_state_reg[1]_0 (way_CE_condition_timer_n_21),
        .\rMNG_cur_state_reg[1]_1 (way_CE_condition_timer_n_22),
        .\rMNG_cur_state_reg[1]_2 (\rMNG_cur_state_reg[1] ),
        .\rMNG_cur_state_reg[2] (rMNG_cur_state),
        .\rMNG_cur_state_reg[2]_0 (\rMNG_cur_state[2]_i_4_n_0 ),
        .\rMNG_cur_state_reg[2]_1 (\rMNG_cur_state[2]_i_3_n_0 ),
        .\rMNG_cur_state_reg[2]_2 (blocking_CMD_manager_n_17),
        .\rMNG_cur_state_reg[4] (way_CE_condition_timer_n_18),
        .rNANDPOE_reg(way_CE_condition_timer_n_1),
        .\rPM_NumOfData_reg[1] (r_gFT_cur_state),
        .rPM_ReadReady_reg(bCMD_MNC_getFT_n_8),
        .\rParameter_reg[0] (r_pTF_cur_state),
        .\rReadStatusOption_reg[0] (bCMD_MNC_readST_n_9),
        .\rSourceID_reg[0] (wbCMDReadySet[1]),
        .\rSourceID_reg[0]_0 (bCMD_BNC_P_read_DT00h_n_7),
        .\rSourceID_reg[4] (\FSM_onehot_rCurState_reg[0] [0]),
        .\rSourceID_reg[4]_0 (bCMD_BNC_P_program_n_26),
        .\rTargetWay1B_reg[7] (p_1_in__0),
        .\rTargetWay_reg[7] (\FSM_onehot_rCurState_reg[0] [3]),
        .\rTargetWay_reg[7]_0 (bCMD_MNC_readID_n_10),
        .\rWay0_Timer_reg[0]_0 (rWay0_Timer),
        .\rWay1_Timer_reg[0]_0 (rWay1_Timer_reg),
        .\rWay1_Timer_reg[0]_1 (blocking_CMD_manager_n_1),
        .\rWay2_Timer_reg[0]_0 (rWay2_Timer_reg),
        .\rWay2_Timer_reg[0]_1 (blocking_CMD_manager_n_10),
        .\rWay3_Timer_reg[0]_0 (rWay3_Timer_reg),
        .\rWay3_Timer_reg[0]_1 (blocking_CMD_manager_n_11),
        .\rWay4_Timer_reg[0]_0 (rWay4_Timer_reg),
        .\rWay4_Timer_reg[0]_1 (blocking_CMD_manager_n_12),
        .\rWay5_Timer_reg[0]_0 (rWay5_Timer_reg),
        .\rWay5_Timer_reg[0]_1 (blocking_CMD_manager_n_13),
        .\rWay6_Timer_reg[0]_0 (rWay6_Timer_reg),
        .\rWay6_Timer_reg[0]_1 (blocking_CMD_manager_n_14),
        .\rWay7_Timer_reg[0]_0 (rWay7_Timer_reg),
        .\rWay7_Timer_reg[0]_1 (wWorkingWay),
        .\rWay7_Timer_reg[0]_2 (blocking_CMD_manager_n_15),
        .\rWorkingWay_reg[7] (blocking_CMD_manager_n_23),
        .\r_N_i_cur_state_reg[1] (bCMD_MNC_N_init_n_5),
        .\r_gFT_cur_state_reg[1] (way_CE_condition_timer_n_31),
        .\r_pTF_cur_state_reg[1] (way_CE_condition_timer_n_33),
        .\r_pTF_cur_state_reg[2] (bCMD_MNC_setFT_n_6),
        .\r_pTF_cur_state_reg[2]_0 (bCMD_MNC_setFT_n_7),
        .\rbH_ZdCounter_reg[3] (rMNG_nxt_state__0[4:3]),
        .wCMDValid_bCMD(wCMDValid_bCMD),
        .wModuleTriggered1(wModuleTriggered1),
        .wOpcode_bCMD({wOpcode_bCMD[3],wOpcode_bCMD[1]}),
        .wbCMDReady(wbCMDReady),
        .wbCMDStartSet({wbCMDStartSet[9:5],wbCMDStartSet[1]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_bCMD_manager
   (rCMDBlocking,
    D,
    Q,
    \rWorkingWay_reg[2]_0 ,
    \rWorkingWay_reg[3]_0 ,
    \rWorkingWay_reg[4]_0 ,
    \rWorkingWay_reg[5]_0 ,
    \rWorkingWay_reg[6]_0 ,
    \rWorkingWay_reg[7]_0 ,
    \rWorkingWay_reg[0]_0 ,
    \rMNG_cur_state_reg[0]_0 ,
    \rMNG_cur_state_reg[3]_0 ,
    \rMNG_cur_state_reg[4]_0 ,
    \rMNG_cur_state_reg[4]_1 ,
    \rMNG_cur_state_reg[0]_1 ,
    wbCMDStartSet,
    E,
    rCMDBlocking_reg_0,
    iSystemClock,
    iReset,
    p_14_in,
    \rWay1_Timer_reg[0] ,
    \rWay2_Timer_reg[0] ,
    \rWay3_Timer_reg[0] ,
    \rWay4_Timer_reg[0] ,
    \rWay5_Timer_reg[0] ,
    \rWay6_Timer_reg[0] ,
    \rWay7_Timer_reg[0] ,
    \rWay0_Timer_reg[0] ,
    \rMNG_cur_state_reg[2]_0 ,
    \rMNG_cur_state_reg[1]_0 ,
    wbCMDLast,
    \FSM_onehot_rCurState_reg[1] ,
    iCMDValid,
    wModuleTriggered1,
    wModuleTriggered0,
    \rWorkingWay_reg[7]_1 ,
    \rWorkingWay_reg[7]_2 );
  output rCMDBlocking;
  output [0:0]D;
  output [7:0]Q;
  output [0:0]\rWorkingWay_reg[2]_0 ;
  output [0:0]\rWorkingWay_reg[3]_0 ;
  output [0:0]\rWorkingWay_reg[4]_0 ;
  output [0:0]\rWorkingWay_reg[5]_0 ;
  output [0:0]\rWorkingWay_reg[6]_0 ;
  output [0:0]\rWorkingWay_reg[7]_0 ;
  output [0:0]\rWorkingWay_reg[0]_0 ;
  output \rMNG_cur_state_reg[0]_0 ;
  output [2:0]\rMNG_cur_state_reg[3]_0 ;
  output [1:0]\rMNG_cur_state_reg[4]_0 ;
  output \rMNG_cur_state_reg[4]_1 ;
  output \rMNG_cur_state_reg[0]_1 ;
  output [0:0]wbCMDStartSet;
  input [0:0]E;
  input rCMDBlocking_reg_0;
  input iSystemClock;
  input iReset;
  input p_14_in;
  input [0:0]\rWay1_Timer_reg[0] ;
  input [0:0]\rWay2_Timer_reg[0] ;
  input [0:0]\rWay3_Timer_reg[0] ;
  input [0:0]\rWay4_Timer_reg[0] ;
  input [0:0]\rWay5_Timer_reg[0] ;
  input [0:0]\rWay6_Timer_reg[0] ;
  input [0:0]\rWay7_Timer_reg[0] ;
  input [0:0]\rWay0_Timer_reg[0] ;
  input [0:0]\rMNG_cur_state_reg[2]_0 ;
  input \rMNG_cur_state_reg[1]_0 ;
  input wbCMDLast;
  input \FSM_onehot_rCurState_reg[1] ;
  input iCMDValid;
  input wModuleTriggered1;
  input wModuleTriggered0;
  input [0:0]\rWorkingWay_reg[7]_1 ;
  input [7:0]\rWorkingWay_reg[7]_2 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rCurState_reg[1] ;
  wire [7:0]Q;
  wire iCMDValid;
  wire iReset;
  wire iSystemClock;
  wire p_14_in;
  wire rCMDBlocking;
  wire rCMDBlocking_reg_0;
  wire [4:0]rMNG_cur_state;
  wire \rMNG_cur_state[1]_i_3_n_0 ;
  wire \rMNG_cur_state_reg[0]_0 ;
  wire \rMNG_cur_state_reg[0]_1 ;
  wire \rMNG_cur_state_reg[1]_0 ;
  wire [0:0]\rMNG_cur_state_reg[2]_0 ;
  wire [2:0]\rMNG_cur_state_reg[3]_0 ;
  wire [1:0]\rMNG_cur_state_reg[4]_0 ;
  wire \rMNG_cur_state_reg[4]_1 ;
  wire [1:1]rMNG_nxt_state__0;
  wire [0:0]\rWay0_Timer_reg[0] ;
  wire [0:0]\rWay1_Timer_reg[0] ;
  wire [0:0]\rWay2_Timer_reg[0] ;
  wire [0:0]\rWay3_Timer_reg[0] ;
  wire [0:0]\rWay4_Timer_reg[0] ;
  wire [0:0]\rWay5_Timer_reg[0] ;
  wire [0:0]\rWay6_Timer_reg[0] ;
  wire [0:0]\rWay7_Timer_reg[0] ;
  wire \rWorkingWay[7]_i_4_n_0 ;
  wire [0:0]\rWorkingWay_reg[0]_0 ;
  wire [0:0]\rWorkingWay_reg[2]_0 ;
  wire [0:0]\rWorkingWay_reg[3]_0 ;
  wire [0:0]\rWorkingWay_reg[4]_0 ;
  wire [0:0]\rWorkingWay_reg[5]_0 ;
  wire [0:0]\rWorkingWay_reg[6]_0 ;
  wire [0:0]\rWorkingWay_reg[7]_0 ;
  wire [0:0]\rWorkingWay_reg[7]_1 ;
  wire [7:0]\rWorkingWay_reg[7]_2 ;
  wire \rbH_ZdCounter[0]_i_1_n_0 ;
  wire \rbH_ZdCounter[1]_i_1_n_0 ;
  wire \rbH_ZdCounter[2]_i_1_n_0 ;
  wire \rbH_ZdCounter[3]_i_2_n_0 ;
  wire \rbH_ZdCounter_reg_n_0_[0] ;
  wire \rbH_ZdCounter_reg_n_0_[1] ;
  wire \rbH_ZdCounter_reg_n_0_[2] ;
  wire \rbH_ZdCounter_reg_n_0_[3] ;
  wire wModuleTriggered0;
  wire wModuleTriggered1;
  wire wbCMDLast;
  wire [0:0]wbCMDStartSet;
  wire wbH_ZdDone;

  LUT5 #(
    .INIT(32'h54000000)) 
    \FSM_onehot_rCurState[1]_i_2 
       (.I0(rCMDBlocking),
        .I1(\FSM_onehot_rCurState_reg[1] ),
        .I2(iCMDValid),
        .I3(wModuleTriggered1),
        .I4(wModuleTriggered0),
        .O(wbCMDStartSet));
  FDCE rCMDBlocking_reg
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(rCMDBlocking_reg_0),
        .Q(rCMDBlocking));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rMNG_cur_state[1]_i_1 
       (.I0(rMNG_cur_state[0]),
        .I1(\rMNG_cur_state_reg[1]_0 ),
        .I2(\rMNG_cur_state[1]_i_3_n_0 ),
        .O(rMNG_nxt_state__0));
  LUT6 #(
    .INIT(64'h01000000FFFFFFFF)) 
    \rMNG_cur_state[1]_i_3 
       (.I0(\rbH_ZdCounter_reg_n_0_[1] ),
        .I1(\rbH_ZdCounter_reg_n_0_[0] ),
        .I2(\rbH_ZdCounter_reg_n_0_[3] ),
        .I3(\rbH_ZdCounter_reg_n_0_[2] ),
        .I4(rMNG_cur_state[4]),
        .I5(\rMNG_cur_state_reg[0]_0 ),
        .O(\rMNG_cur_state[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    \rMNG_cur_state[3]_i_1 
       (.I0(wbCMDLast),
        .I1(\rMNG_cur_state_reg[0]_0 ),
        .I2(\rMNG_cur_state_reg[3]_0 [1]),
        .I3(\rMNG_cur_state_reg[3]_0 [2]),
        .O(\rMNG_cur_state_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hF2F2F22200000000)) 
    \rMNG_cur_state[4]_i_1 
       (.I0(rMNG_cur_state[4]),
        .I1(wbH_ZdDone),
        .I2(p_14_in),
        .I3(\rMNG_cur_state_reg[3]_0 [1]),
        .I4(\rMNG_cur_state_reg[3]_0 [2]),
        .I5(\rMNG_cur_state_reg[0]_0 ),
        .O(\rMNG_cur_state_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \rMNG_cur_state[4]_i_2 
       (.I0(\rbH_ZdCounter_reg_n_0_[1] ),
        .I1(\rbH_ZdCounter_reg_n_0_[0] ),
        .I2(\rbH_ZdCounter_reg_n_0_[3] ),
        .I3(\rbH_ZdCounter_reg_n_0_[2] ),
        .O(wbH_ZdDone));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \rMNG_cur_state[4]_i_3 
       (.I0(rMNG_cur_state[0]),
        .I1(\rMNG_cur_state_reg[3]_0 [0]),
        .I2(\rMNG_cur_state_reg[3]_0 [1]),
        .I3(\rMNG_cur_state_reg[3]_0 [2]),
        .I4(rMNG_cur_state[4]),
        .O(\rMNG_cur_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "MNG_RESET:00001,MNG_START:00100,MNG_RUNNG:01000,MNG_bH_Zd:10000,MNG_READY:00010" *) 
  FDPE \rMNG_cur_state_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(1'b0),
        .PRE(iReset),
        .Q(rMNG_cur_state[0]));
  (* FSM_ENCODED_STATES = "MNG_RESET:00001,MNG_START:00100,MNG_RUNNG:01000,MNG_bH_Zd:10000,MNG_READY:00010" *) 
  FDCE \rMNG_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rMNG_nxt_state__0),
        .Q(\rMNG_cur_state_reg[3]_0 [0]));
  (* FSM_ENCODED_STATES = "MNG_RESET:00001,MNG_START:00100,MNG_RUNNG:01000,MNG_bH_Zd:10000,MNG_READY:00010" *) 
  FDCE \rMNG_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rMNG_cur_state_reg[2]_0 ),
        .Q(\rMNG_cur_state_reg[3]_0 [1]));
  (* FSM_ENCODED_STATES = "MNG_RESET:00001,MNG_START:00100,MNG_RUNNG:01000,MNG_bH_Zd:10000,MNG_READY:00010" *) 
  FDCE \rMNG_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rMNG_cur_state_reg[4]_0 [0]),
        .Q(\rMNG_cur_state_reg[3]_0 [2]));
  (* FSM_ENCODED_STATES = "MNG_RESET:00001,MNG_START:00100,MNG_RUNNG:01000,MNG_bH_Zd:10000,MNG_READY:00010" *) 
  FDCE \rMNG_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rMNG_cur_state_reg[4]_0 [1]),
        .Q(rMNG_cur_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \rWay0_Timer[0]_i_1 
       (.I0(p_14_in),
        .I1(Q[0]),
        .I2(\rWay0_Timer_reg[0] ),
        .O(\rWorkingWay_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \rWay1_Timer[0]_i_1 
       (.I0(p_14_in),
        .I1(Q[1]),
        .I2(\rWay1_Timer_reg[0] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \rWay2_Timer[0]_i_1 
       (.I0(p_14_in),
        .I1(Q[2]),
        .I2(\rWay2_Timer_reg[0] ),
        .O(\rWorkingWay_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \rWay3_Timer[0]_i_1 
       (.I0(p_14_in),
        .I1(Q[3]),
        .I2(\rWay3_Timer_reg[0] ),
        .O(\rWorkingWay_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \rWay4_Timer[0]_i_1 
       (.I0(p_14_in),
        .I1(Q[4]),
        .I2(\rWay4_Timer_reg[0] ),
        .O(\rWorkingWay_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \rWay5_Timer[0]_i_1 
       (.I0(p_14_in),
        .I1(Q[5]),
        .I2(\rWay5_Timer_reg[0] ),
        .O(\rWorkingWay_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \rWay6_Timer[0]_i_1 
       (.I0(p_14_in),
        .I1(Q[6]),
        .I2(\rWay6_Timer_reg[0] ),
        .O(\rWorkingWay_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \rWay7_Timer[0]_i_1 
       (.I0(p_14_in),
        .I1(Q[7]),
        .I2(\rWay7_Timer_reg[0] ),
        .O(\rWorkingWay_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h000000007F557F7F)) 
    \rWorkingWay[7]_i_3 
       (.I0(\rMNG_cur_state_reg[0]_0 ),
        .I1(\rWorkingWay[7]_i_4_n_0 ),
        .I2(p_14_in),
        .I3(wbH_ZdDone),
        .I4(rMNG_cur_state[4]),
        .I5(\rMNG_cur_state_reg[4]_0 [0]),
        .O(\rMNG_cur_state_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rWorkingWay[7]_i_4 
       (.I0(\rMNG_cur_state_reg[3]_0 [2]),
        .I1(\rMNG_cur_state_reg[3]_0 [1]),
        .O(\rWorkingWay[7]_i_4_n_0 ));
  FDCE \rWorkingWay_reg[0] 
       (.C(iSystemClock),
        .CE(\rWorkingWay_reg[7]_1 ),
        .CLR(iReset),
        .D(\rWorkingWay_reg[7]_2 [0]),
        .Q(Q[0]));
  FDCE \rWorkingWay_reg[1] 
       (.C(iSystemClock),
        .CE(\rWorkingWay_reg[7]_1 ),
        .CLR(iReset),
        .D(\rWorkingWay_reg[7]_2 [1]),
        .Q(Q[1]));
  FDCE \rWorkingWay_reg[2] 
       (.C(iSystemClock),
        .CE(\rWorkingWay_reg[7]_1 ),
        .CLR(iReset),
        .D(\rWorkingWay_reg[7]_2 [2]),
        .Q(Q[2]));
  FDCE \rWorkingWay_reg[3] 
       (.C(iSystemClock),
        .CE(\rWorkingWay_reg[7]_1 ),
        .CLR(iReset),
        .D(\rWorkingWay_reg[7]_2 [3]),
        .Q(Q[3]));
  FDCE \rWorkingWay_reg[4] 
       (.C(iSystemClock),
        .CE(\rWorkingWay_reg[7]_1 ),
        .CLR(iReset),
        .D(\rWorkingWay_reg[7]_2 [4]),
        .Q(Q[4]));
  FDCE \rWorkingWay_reg[5] 
       (.C(iSystemClock),
        .CE(\rWorkingWay_reg[7]_1 ),
        .CLR(iReset),
        .D(\rWorkingWay_reg[7]_2 [5]),
        .Q(Q[5]));
  FDCE \rWorkingWay_reg[6] 
       (.C(iSystemClock),
        .CE(\rWorkingWay_reg[7]_1 ),
        .CLR(iReset),
        .D(\rWorkingWay_reg[7]_2 [6]),
        .Q(Q[6]));
  FDCE \rWorkingWay_reg[7] 
       (.C(iSystemClock),
        .CE(\rWorkingWay_reg[7]_1 ),
        .CLR(iReset),
        .D(\rWorkingWay_reg[7]_2 [7]),
        .Q(Q[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \rbH_ZdCounter[0]_i_1 
       (.I0(\rMNG_cur_state_reg[4]_0 [1]),
        .I1(\rbH_ZdCounter_reg_n_0_[0] ),
        .O(\rbH_ZdCounter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rbH_ZdCounter[1]_i_1 
       (.I0(\rMNG_cur_state_reg[4]_0 [1]),
        .I1(\rbH_ZdCounter_reg_n_0_[0] ),
        .I2(\rbH_ZdCounter_reg_n_0_[1] ),
        .O(\rbH_ZdCounter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rbH_ZdCounter[2]_i_1 
       (.I0(\rMNG_cur_state_reg[4]_0 [1]),
        .I1(\rbH_ZdCounter_reg_n_0_[0] ),
        .I2(\rbH_ZdCounter_reg_n_0_[1] ),
        .I3(\rbH_ZdCounter_reg_n_0_[2] ),
        .O(\rbH_ZdCounter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rbH_ZdCounter[3]_i_2 
       (.I0(\rMNG_cur_state_reg[4]_0 [1]),
        .I1(\rbH_ZdCounter_reg_n_0_[2] ),
        .I2(\rbH_ZdCounter_reg_n_0_[1] ),
        .I3(\rbH_ZdCounter_reg_n_0_[0] ),
        .I4(\rbH_ZdCounter_reg_n_0_[3] ),
        .O(\rbH_ZdCounter[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rbH_ZdCounter[3]_i_4 
       (.I0(rMNG_cur_state[0]),
        .I1(\rMNG_cur_state[1]_i_3_n_0 ),
        .O(\rMNG_cur_state_reg[0]_1 ));
  FDCE \rbH_ZdCounter_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(\rbH_ZdCounter[0]_i_1_n_0 ),
        .Q(\rbH_ZdCounter_reg_n_0_[0] ));
  FDCE \rbH_ZdCounter_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(\rbH_ZdCounter[1]_i_1_n_0 ),
        .Q(\rbH_ZdCounter_reg_n_0_[1] ));
  FDCE \rbH_ZdCounter_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(\rbH_ZdCounter[2]_i_1_n_0 ),
        .Q(\rbH_ZdCounter_reg_n_0_[2] ));
  FDCE \rbH_ZdCounter_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(\rbH_ZdCounter[3]_i_2_n_0 ),
        .Q(\rbH_ZdCounter_reg_n_0_[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPCG_Toggle_way_CE_timer
   (iOpcode_5_sp_1,
    rNANDPOE_reg,
    wbCMDStartSet,
    iOpcode_3_sp_1,
    iOpcode_2_sp_1,
    \rWay1_Timer_reg[0]_0 ,
    \rWay2_Timer_reg[0]_0 ,
    \rWay3_Timer_reg[0]_0 ,
    \rWay4_Timer_reg[0]_0 ,
    \rWay5_Timer_reg[0]_0 ,
    \rWay6_Timer_reg[0]_0 ,
    \rWay7_Timer_reg[0]_0 ,
    \rWay0_Timer_reg[0]_0 ,
    \rMNG_cur_state_reg[4] ,
    \rMNG_cur_state_reg[1] ,
    E,
    \rMNG_cur_state_reg[1]_0 ,
    \rMNG_cur_state_reg[1]_1 ,
    \rTargetWay1B_reg[7] ,
    \r_gFT_cur_state_reg[1] ,
    iOpcode_1_sp_1,
    \r_pTF_cur_state_reg[1] ,
    wCMDValid_bCMD,
    \FSM_onehot_rCurState_reg[0] ,
    \FSM_onehot_rCurState_reg[9] ,
    \FSM_onehot_rCurState_reg[0]_0 ,
    \iOpcode[1]_0 ,
    oCMDReady,
    rCMDBlocking,
    Q,
    p_14_in,
    \rWay7_Timer_reg[0]_1 ,
    \rWorkingWay_reg[7] ,
    \rbH_ZdCounter_reg[3] ,
    rCMDBlocking_reg,
    \rMNG_cur_state_reg[2] ,
    \rMNG_cur_state_reg[2]_0 ,
    \rMNG_cur_state_reg[2]_1 ,
    \rMNG_cur_state_reg[1]_2 ,
    \rMNG_cur_state_reg[2]_2 ,
    \rPM_NumOfData_reg[1] ,
    \rParameter_reg[0] ,
    rPM_ReadReady_reg,
    iOpcode,
    oCMDReady_0,
    wModuleTriggered1,
    \FSM_onehot_rCurState_reg[1] ,
    \FSM_onehot_rCurState_reg[1]_0 ,
    \r_N_i_cur_state_reg[1] ,
    \rReadStatusOption_reg[0] ,
    \rTargetWay_reg[7] ,
    \rTargetWay_reg[7]_0 ,
    \r_pTF_cur_state_reg[2] ,
    \r_pTF_cur_state_reg[2]_0 ,
    iTargetID,
    \FSM_onehot_rCurState_reg[6] ,
    \rSourceID_reg[4] ,
    \rSourceID_reg[4]_0 ,
    \rSourceID_reg[0] ,
    \rSourceID_reg[0]_0 ,
    \FSM_onehot_rCurState_reg[7] ,
    \FSM_onehot_rCurState_reg[7]_0 ,
    \FSM_onehot_rCurState_reg[7]_1 ,
    wOpcode_bCMD,
    \FSM_onehot_rCurState_reg[0]_1 ,
    iCMDValid,
    oCMDReady_1,
    wbCMDReady,
    iSystemClock,
    iReset,
    D,
    \rWay1_Timer_reg[0]_1 ,
    \rWay2_Timer_reg[0]_1 ,
    \rWay3_Timer_reg[0]_1 ,
    \rWay4_Timer_reg[0]_1 ,
    \rWay5_Timer_reg[0]_1 ,
    \rWay6_Timer_reg[0]_1 ,
    \rWay7_Timer_reg[0]_2 );
  output iOpcode_5_sp_1;
  output rNANDPOE_reg;
  output [5:0]wbCMDStartSet;
  output iOpcode_3_sp_1;
  output iOpcode_2_sp_1;
  output [0:0]\rWay1_Timer_reg[0]_0 ;
  output [0:0]\rWay2_Timer_reg[0]_0 ;
  output [0:0]\rWay3_Timer_reg[0]_0 ;
  output [0:0]\rWay4_Timer_reg[0]_0 ;
  output [0:0]\rWay5_Timer_reg[0]_0 ;
  output [0:0]\rWay6_Timer_reg[0]_0 ;
  output [0:0]\rWay7_Timer_reg[0]_0 ;
  output [0:0]\rWay0_Timer_reg[0]_0 ;
  output [0:0]\rMNG_cur_state_reg[4] ;
  output [0:0]\rMNG_cur_state_reg[1] ;
  output [0:0]E;
  output \rMNG_cur_state_reg[1]_0 ;
  output \rMNG_cur_state_reg[1]_1 ;
  output [7:0]\rTargetWay1B_reg[7] ;
  output \r_gFT_cur_state_reg[1] ;
  output iOpcode_1_sp_1;
  output \r_pTF_cur_state_reg[1] ;
  output wCMDValid_bCMD;
  output [0:0]\FSM_onehot_rCurState_reg[0] ;
  output [0:0]\FSM_onehot_rCurState_reg[9] ;
  output [0:0]\FSM_onehot_rCurState_reg[0]_0 ;
  output \iOpcode[1]_0 ;
  output oCMDReady;
  input rCMDBlocking;
  input [7:0]Q;
  input p_14_in;
  input [7:0]\rWay7_Timer_reg[0]_1 ;
  input \rWorkingWay_reg[7] ;
  input [1:0]\rbH_ZdCounter_reg[3] ;
  input rCMDBlocking_reg;
  input [0:0]\rMNG_cur_state_reg[2] ;
  input \rMNG_cur_state_reg[2]_0 ;
  input \rMNG_cur_state_reg[2]_1 ;
  input \rMNG_cur_state_reg[1]_2 ;
  input \rMNG_cur_state_reg[2]_2 ;
  input [0:0]\rPM_NumOfData_reg[1] ;
  input [0:0]\rParameter_reg[0] ;
  input rPM_ReadReady_reg;
  input [5:0]iOpcode;
  input oCMDReady_0;
  input wModuleTriggered1;
  input \FSM_onehot_rCurState_reg[1] ;
  input \FSM_onehot_rCurState_reg[1]_0 ;
  input \r_N_i_cur_state_reg[1] ;
  input \rReadStatusOption_reg[0] ;
  input [0:0]\rTargetWay_reg[7] ;
  input \rTargetWay_reg[7]_0 ;
  input \r_pTF_cur_state_reg[2] ;
  input \r_pTF_cur_state_reg[2]_0 ;
  input [0:0]iTargetID;
  input \FSM_onehot_rCurState_reg[6] ;
  input [0:0]\rSourceID_reg[4] ;
  input \rSourceID_reg[4]_0 ;
  input [0:0]\rSourceID_reg[0] ;
  input \rSourceID_reg[0]_0 ;
  input \FSM_onehot_rCurState_reg[7] ;
  input \FSM_onehot_rCurState_reg[7]_0 ;
  input \FSM_onehot_rCurState_reg[7]_1 ;
  input [1:0]wOpcode_bCMD;
  input \FSM_onehot_rCurState_reg[0]_1 ;
  input iCMDValid;
  input oCMDReady_1;
  input wbCMDReady;
  input iSystemClock;
  input iReset;
  input [0:0]D;
  input [0:0]\rWay1_Timer_reg[0]_1 ;
  input [0:0]\rWay2_Timer_reg[0]_1 ;
  input [0:0]\rWay3_Timer_reg[0]_1 ;
  input [0:0]\rWay4_Timer_reg[0]_1 ;
  input [0:0]\rWay5_Timer_reg[0]_1 ;
  input [0:0]\rWay6_Timer_reg[0]_1 ;
  input [0:0]\rWay7_Timer_reg[0]_2 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_rCurState_reg[0] ;
  wire [0:0]\FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[0]_1 ;
  wire \FSM_onehot_rCurState_reg[1] ;
  wire \FSM_onehot_rCurState_reg[1]_0 ;
  wire \FSM_onehot_rCurState_reg[6] ;
  wire \FSM_onehot_rCurState_reg[7] ;
  wire \FSM_onehot_rCurState_reg[7]_0 ;
  wire \FSM_onehot_rCurState_reg[7]_1 ;
  wire [0:0]\FSM_onehot_rCurState_reg[9] ;
  wire [7:0]Q;
  wire [1:1]\blocking_CMD_manager/rMNG_nxt_state ;
  wire iCMDValid;
  wire [5:0]iOpcode;
  wire \iOpcode[1]_0 ;
  wire iOpcode_1_sn_1;
  wire iOpcode_2_sn_1;
  wire iOpcode_3_sn_1;
  wire iOpcode_5_sn_1;
  wire iReset;
  wire iSystemClock;
  wire [0:0]iTargetID;
  wire oCMDHold0;
  wire oCMDHold1;
  wire oCMDHold115_out;
  wire oCMDHold2;
  wire oCMDHold216_out;
  wire oCMDHold3;
  wire oCMDHold4;
  wire oCMDHold5;
  wire oCMDHold519_out;
  wire oCMDHold620_out;
  wire oCMDHold721_in;
  wire oCMDReady;
  wire oCMDReady_0;
  wire oCMDReady_1;
  wire oCMDReady_INST_0_i_2_n_0;
  wire oCMDReady_INST_0_i_6_n_0;
  wire oCMDReady_INST_0_i_9_n_0;
  wire p_0_out;
  wire p_14_in;
  wire rCMDBlocking;
  wire rCMDBlocking_reg;
  wire \rMNG_cur_state[2]_i_2_n_0 ;
  wire [0:0]\rMNG_cur_state_reg[1] ;
  wire \rMNG_cur_state_reg[1]_0 ;
  wire \rMNG_cur_state_reg[1]_1 ;
  wire \rMNG_cur_state_reg[1]_2 ;
  wire [0:0]\rMNG_cur_state_reg[2] ;
  wire \rMNG_cur_state_reg[2]_0 ;
  wire \rMNG_cur_state_reg[2]_1 ;
  wire \rMNG_cur_state_reg[2]_2 ;
  wire [0:0]\rMNG_cur_state_reg[4] ;
  wire rNANDPOE_reg;
  wire [0:0]\rPM_NumOfData_reg[1] ;
  wire rPM_ReadReady_reg;
  wire [0:0]\rParameter_reg[0] ;
  wire \rReadStatusOption[1]_i_5_n_0 ;
  wire \rReadStatusOption_reg[0] ;
  wire [0:0]\rSourceID_reg[0] ;
  wire \rSourceID_reg[0]_0 ;
  wire [0:0]\rSourceID_reg[4] ;
  wire \rSourceID_reg[4]_0 ;
  wire [7:0]\rTargetWay1B_reg[7] ;
  wire [0:0]\rTargetWay_reg[7] ;
  wire \rTargetWay_reg[7]_0 ;
  wire [3:1]rWay0_Timer;
  wire \rWay0_Timer[1]_i_1_n_0 ;
  wire \rWay0_Timer[2]_i_1_n_0 ;
  wire \rWay0_Timer[3]_i_1_n_0 ;
  wire \rWay0_Timer[3]_i_2_n_0 ;
  wire [0:0]\rWay0_Timer_reg[0]_0 ;
  wire \rWay1_Timer[1]_i_1_n_0 ;
  wire \rWay1_Timer[2]_i_1_n_0 ;
  wire \rWay1_Timer[3]_i_1_n_0 ;
  wire \rWay1_Timer[3]_i_2_n_0 ;
  wire [3:1]rWay1_Timer_reg;
  wire [0:0]\rWay1_Timer_reg[0]_0 ;
  wire [0:0]\rWay1_Timer_reg[0]_1 ;
  wire \rWay2_Timer[1]_i_1_n_0 ;
  wire \rWay2_Timer[2]_i_1_n_0 ;
  wire \rWay2_Timer[3]_i_1_n_0 ;
  wire \rWay2_Timer[3]_i_2_n_0 ;
  wire [3:1]rWay2_Timer_reg;
  wire [0:0]\rWay2_Timer_reg[0]_0 ;
  wire [0:0]\rWay2_Timer_reg[0]_1 ;
  wire \rWay3_Timer[1]_i_1_n_0 ;
  wire \rWay3_Timer[2]_i_1_n_0 ;
  wire \rWay3_Timer[3]_i_1_n_0 ;
  wire \rWay3_Timer[3]_i_2_n_0 ;
  wire [3:1]rWay3_Timer_reg;
  wire [0:0]\rWay3_Timer_reg[0]_0 ;
  wire [0:0]\rWay3_Timer_reg[0]_1 ;
  wire \rWay4_Timer[1]_i_1_n_0 ;
  wire \rWay4_Timer[2]_i_1_n_0 ;
  wire \rWay4_Timer[3]_i_1_n_0 ;
  wire \rWay4_Timer[3]_i_2_n_0 ;
  wire [3:1]rWay4_Timer_reg;
  wire [0:0]\rWay4_Timer_reg[0]_0 ;
  wire [0:0]\rWay4_Timer_reg[0]_1 ;
  wire \rWay5_Timer[1]_i_1_n_0 ;
  wire \rWay5_Timer[2]_i_1_n_0 ;
  wire \rWay5_Timer[3]_i_1_n_0 ;
  wire \rWay5_Timer[3]_i_2_n_0 ;
  wire [3:1]rWay5_Timer_reg;
  wire [0:0]\rWay5_Timer_reg[0]_0 ;
  wire [0:0]\rWay5_Timer_reg[0]_1 ;
  wire \rWay6_Timer[1]_i_1_n_0 ;
  wire \rWay6_Timer[2]_i_1_n_0 ;
  wire \rWay6_Timer[3]_i_1_n_0 ;
  wire \rWay6_Timer[3]_i_2_n_0 ;
  wire [3:1]rWay6_Timer_reg;
  wire [0:0]\rWay6_Timer_reg[0]_0 ;
  wire [0:0]\rWay6_Timer_reg[0]_1 ;
  wire \rWay7_Timer[1]_i_1_n_0 ;
  wire \rWay7_Timer[2]_i_1_n_0 ;
  wire \rWay7_Timer[3]_i_2_n_0 ;
  wire [3:1]rWay7_Timer_reg;
  wire [0:0]\rWay7_Timer_reg[0]_0 ;
  wire [7:0]\rWay7_Timer_reg[0]_1 ;
  wire [0:0]\rWay7_Timer_reg[0]_2 ;
  wire \rWorkingWay_reg[7] ;
  wire \r_N_i_cur_state_reg[1] ;
  wire \r_gFT_cur_state_reg[1] ;
  wire \r_pTF_cur_state_reg[1] ;
  wire \r_pTF_cur_state_reg[2] ;
  wire \r_pTF_cur_state_reg[2]_0 ;
  wire [1:0]\rbH_ZdCounter_reg[3] ;
  wire wCMDValid_bCMD;
  wire wModuleTriggered1;
  wire [1:0]wOpcode_bCMD;
  wire wbCMDReady;
  wire [5:0]wbCMDStartSet;

  assign iOpcode_1_sp_1 = iOpcode_1_sn_1;
  assign iOpcode_2_sp_1 = iOpcode_2_sn_1;
  assign iOpcode_3_sp_1 = iOpcode_3_sn_1;
  assign iOpcode_5_sp_1 = iOpcode_5_sn_1;
  LUT5 #(
    .INIT(32'h00000080)) 
    \FSM_onehot_rCurState[12]_i_4 
       (.I0(\rSourceID_reg[4]_0 ),
        .I1(wCMDValid_bCMD),
        .I2(iOpcode[3]),
        .I3(iOpcode[4]),
        .I4(oCMDReady_0),
        .O(iOpcode_3_sn_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \FSM_onehot_rCurState[1]_i_2__0 
       (.I0(wCMDValid_bCMD),
        .I1(wModuleTriggered1),
        .I2(iOpcode[0]),
        .I3(oCMDReady_0),
        .I4(iOpcode[2]),
        .I5(\FSM_onehot_rCurState_reg[1] ),
        .O(wbCMDStartSet[5]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \FSM_onehot_rCurState[1]_i_2__1 
       (.I0(wCMDValid_bCMD),
        .I1(wModuleTriggered1),
        .I2(iOpcode[0]),
        .I3(oCMDReady_0),
        .I4(iOpcode[1]),
        .I5(\FSM_onehot_rCurState_reg[1]_0 ),
        .O(wbCMDStartSet[4]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \FSM_onehot_rCurState[1]_i_2__2 
       (.I0(wCMDValid_bCMD),
        .I1(wModuleTriggered1),
        .I2(oCMDReady_0),
        .I3(iOpcode[2]),
        .I4(iOpcode[4]),
        .I5(\rTargetWay_reg[7]_0 ),
        .O(wbCMDStartSet[1]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \FSM_onehot_rCurState[1]_i_2__5 
       (.I0(\rSourceID_reg[0]_0 ),
        .I1(iOpcode[1]),
        .I2(iOpcode[2]),
        .I3(oCMDReady_0),
        .I4(iOpcode[0]),
        .I5(wCMDValid_bCMD),
        .O(wbCMDStartSet[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \FSM_onehot_rCurState[4]_i_2 
       (.I0(\FSM_onehot_rCurState_reg[0]_1 ),
        .I1(iOpcode[1]),
        .I2(iOpcode[2]),
        .I3(oCMDReady_0),
        .I4(iOpcode[0]),
        .I5(wCMDValid_bCMD),
        .O(\iOpcode[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \FSM_onehot_rCurState[6]_i_2 
       (.I0(iOpcode[5]),
        .I1(oCMDReady_0),
        .I2(wCMDValid_bCMD),
        .I3(iTargetID),
        .I4(iOpcode[2]),
        .I5(\FSM_onehot_rCurState_reg[6] ),
        .O(iOpcode_5_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \FSM_onehot_rCurState[7]_i_2__1 
       (.I0(\FSM_onehot_rCurState_reg[7] ),
        .I1(\FSM_onehot_rCurState_reg[7]_0 ),
        .I2(\FSM_onehot_rCurState_reg[7]_1 ),
        .I3(wOpcode_bCMD[0]),
        .I4(wCMDValid_bCMD),
        .I5(wOpcode_bCMD[1]),
        .O(iOpcode_2_sn_1));
  LUT6 #(
    .INIT(64'h7070FF7070707070)) 
    oCMDReady_INST_0
       (.I0(iOpcode[1]),
        .I1(iOpcode[2]),
        .I2(oCMDReady_1),
        .I3(oCMDReady_INST_0_i_2_n_0),
        .I4(oCMDReady_0),
        .I5(wbCMDReady),
        .O(oCMDReady));
  LUT4 #(
    .INIT(16'hFF7F)) 
    oCMDReady_INST_0_i_11
       (.I0(rWay3_Timer_reg[2]),
        .I1(rWay3_Timer_reg[3]),
        .I2(rWay3_Timer_reg[1]),
        .I3(\rWay3_Timer_reg[0]_0 ),
        .O(oCMDHold5));
  LUT4 #(
    .INIT(16'hFF7F)) 
    oCMDReady_INST_0_i_12
       (.I0(rWay4_Timer_reg[2]),
        .I1(rWay4_Timer_reg[3]),
        .I2(rWay4_Timer_reg[1]),
        .I3(\rWay4_Timer_reg[0]_0 ),
        .O(oCMDHold4));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    oCMDReady_INST_0_i_13
       (.I0(Q[1]),
        .I1(\rWay1_Timer_reg[0]_0 ),
        .I2(rWay1_Timer_reg[1]),
        .I3(rWay1_Timer_reg[3]),
        .I4(rWay1_Timer_reg[2]),
        .O(oCMDHold620_out));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    oCMDReady_INST_0_i_14
       (.I0(Q[2]),
        .I1(\rWay2_Timer_reg[0]_0 ),
        .I2(rWay2_Timer_reg[1]),
        .I3(rWay2_Timer_reg[3]),
        .I4(rWay2_Timer_reg[2]),
        .O(oCMDHold519_out));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    oCMDReady_INST_0_i_15
       (.I0(rWay6_Timer_reg[2]),
        .I1(rWay6_Timer_reg[3]),
        .I2(rWay6_Timer_reg[1]),
        .I3(\rWay6_Timer_reg[0]_0 ),
        .O(oCMDHold2));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    oCMDReady_INST_0_i_16
       (.I0(rWay5_Timer_reg[2]),
        .I1(rWay5_Timer_reg[3]),
        .I2(rWay5_Timer_reg[1]),
        .I3(\rWay5_Timer_reg[0]_0 ),
        .O(oCMDHold3));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    oCMDReady_INST_0_i_2
       (.I0(rCMDBlocking),
        .I1(oCMDReady_INST_0_i_6_n_0),
        .I2(oCMDHold0),
        .I3(Q[0]),
        .I4(oCMDHold721_in),
        .I5(oCMDReady_INST_0_i_9_n_0),
        .O(oCMDReady_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    oCMDReady_INST_0_i_6
       (.I0(Q[3]),
        .I1(oCMDHold5),
        .I2(Q[4]),
        .I3(oCMDHold4),
        .I4(oCMDHold620_out),
        .I5(oCMDHold519_out),
        .O(oCMDReady_INST_0_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    oCMDReady_INST_0_i_7
       (.I0(Q[7]),
        .I1(\rWay7_Timer_reg[0]_0 ),
        .I2(rWay7_Timer_reg[1]),
        .I3(rWay7_Timer_reg[3]),
        .I4(rWay7_Timer_reg[2]),
        .O(oCMDHold0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    oCMDReady_INST_0_i_8
       (.I0(rWay0_Timer[2]),
        .I1(rWay0_Timer[3]),
        .I2(rWay0_Timer[1]),
        .I3(\rWay0_Timer_reg[0]_0 ),
        .O(oCMDHold721_in));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    oCMDReady_INST_0_i_9
       (.I0(oCMDHold2),
        .I1(Q[6]),
        .I2(oCMDHold3),
        .I3(Q[5]),
        .O(oCMDReady_INST_0_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rCMDBlocking_i_1
       (.I0(\blocking_CMD_manager/rMNG_nxt_state ),
        .O(\rMNG_cur_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \rMNG_cur_state[1]_i_2 
       (.I0(\rMNG_cur_state_reg[1]_2 ),
        .I1(\rMNG_cur_state[2]_i_2_n_0 ),
        .I2(\rMNG_cur_state_reg[2]_1 ),
        .I3(\rMNG_cur_state_reg[2]_0 ),
        .I4(\rMNG_cur_state_reg[2] ),
        .O(\rMNG_cur_state_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \rMNG_cur_state[2]_i_1 
       (.I0(\rMNG_cur_state[2]_i_2_n_0 ),
        .I1(\rMNG_cur_state_reg[2]_1 ),
        .I2(\rMNG_cur_state_reg[2]_0 ),
        .I3(\rMNG_cur_state_reg[2] ),
        .I4(\rMNG_cur_state_reg[2]_2 ),
        .O(\rMNG_cur_state_reg[1] ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \rMNG_cur_state[2]_i_2 
       (.I0(iOpcode_5_sn_1),
        .I1(rNANDPOE_reg),
        .I2(wbCMDStartSet[0]),
        .I3(iOpcode_3_sn_1),
        .I4(iOpcode_2_sn_1),
        .O(\rMNG_cur_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \rReadStatusOption[1]_i_1 
       (.I0(\rReadStatusOption_reg[0] ),
        .I1(oCMDReady_0),
        .I2(iOpcode[2]),
        .I3(iOpcode[1]),
        .I4(iOpcode[0]),
        .I5(wCMDValid_bCMD),
        .O(wbCMDStartSet[2]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rReadStatusOption[1]_i_3 
       (.I0(oCMDReady_0),
        .I1(iCMDValid),
        .I2(\rReadStatusOption[1]_i_5_n_0 ),
        .I3(oCMDReady_INST_0_i_6_n_0),
        .I4(rCMDBlocking),
        .O(wCMDValid_bCMD));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rReadStatusOption[1]_i_5 
       (.I0(Q[7]),
        .I1(oCMDHold1),
        .I2(Q[0]),
        .I3(oCMDHold721_in),
        .I4(oCMDHold216_out),
        .I5(oCMDHold115_out),
        .O(\rReadStatusOption[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \rReadStatusOption[1]_i_6 
       (.I0(rWay7_Timer_reg[2]),
        .I1(rWay7_Timer_reg[3]),
        .I2(rWay7_Timer_reg[1]),
        .I3(\rWay7_Timer_reg[0]_0 ),
        .O(oCMDHold1));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \rReadStatusOption[1]_i_7 
       (.I0(Q[5]),
        .I1(\rWay5_Timer_reg[0]_0 ),
        .I2(rWay5_Timer_reg[1]),
        .I3(rWay5_Timer_reg[3]),
        .I4(rWay5_Timer_reg[2]),
        .O(oCMDHold216_out));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \rReadStatusOption[1]_i_8 
       (.I0(Q[6]),
        .I1(\rWay6_Timer_reg[0]_0 ),
        .I2(rWay6_Timer_reg[1]),
        .I3(rWay6_Timer_reg[3]),
        .I4(rWay6_Timer_reg[2]),
        .O(oCMDHold115_out));
  LUT2 #(
    .INIT(4'h8)) 
    \rSourceID[0]_i_1__1 
       (.I0(wbCMDStartSet[0]),
        .I1(\rSourceID_reg[0] ),
        .O(\FSM_onehot_rCurState_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rSourceID[4]_i_1 
       (.I0(iOpcode_3_sn_1),
        .I1(\rSourceID_reg[4] ),
        .O(\FSM_onehot_rCurState_reg[9] ));
  LUT2 #(
    .INIT(4'h8)) 
    \rTargetWay[7]_i_1 
       (.I0(wbCMDStartSet[1]),
        .I1(\rTargetWay_reg[7] ),
        .O(\FSM_onehot_rCurState_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \rWay0_Timer[1]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [0]),
        .I2(rWay0_Timer[1]),
        .I3(\rWay0_Timer_reg[0]_0 ),
        .O(\rWay0_Timer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h07707070)) 
    \rWay0_Timer[2]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [0]),
        .I2(rWay0_Timer[2]),
        .I3(rWay0_Timer[1]),
        .I4(\rWay0_Timer_reg[0]_0 ),
        .O(\rWay0_Timer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFFFFFFFFF)) 
    \rWay0_Timer[3]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [0]),
        .I2(\rWay0_Timer_reg[0]_0 ),
        .I3(rWay0_Timer[1]),
        .I4(rWay0_Timer[3]),
        .I5(rWay0_Timer[2]),
        .O(\rWay0_Timer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \rWay0_Timer[3]_i_2 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [0]),
        .I2(rWay0_Timer[3]),
        .I3(rWay0_Timer[2]),
        .I4(\rWay0_Timer_reg[0]_0 ),
        .I5(rWay0_Timer[1]),
        .O(\rWay0_Timer[3]_i_2_n_0 ));
  FDCE \rWay0_Timer_reg[0] 
       (.C(iSystemClock),
        .CE(\rWay0_Timer[3]_i_1_n_0 ),
        .CLR(iReset),
        .D(D),
        .Q(\rWay0_Timer_reg[0]_0 ));
  FDPE \rWay0_Timer_reg[1] 
       (.C(iSystemClock),
        .CE(\rWay0_Timer[3]_i_1_n_0 ),
        .D(\rWay0_Timer[1]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay0_Timer[1]));
  FDPE \rWay0_Timer_reg[2] 
       (.C(iSystemClock),
        .CE(\rWay0_Timer[3]_i_1_n_0 ),
        .D(\rWay0_Timer[2]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay0_Timer[2]));
  FDPE \rWay0_Timer_reg[3] 
       (.C(iSystemClock),
        .CE(\rWay0_Timer[3]_i_1_n_0 ),
        .D(\rWay0_Timer[3]_i_2_n_0 ),
        .PRE(iReset),
        .Q(rWay0_Timer[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \rWay1_Timer[1]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [1]),
        .I2(rWay1_Timer_reg[1]),
        .I3(\rWay1_Timer_reg[0]_0 ),
        .O(\rWay1_Timer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h07707070)) 
    \rWay1_Timer[2]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [1]),
        .I2(rWay1_Timer_reg[2]),
        .I3(rWay1_Timer_reg[1]),
        .I4(\rWay1_Timer_reg[0]_0 ),
        .O(\rWay1_Timer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFFFFFFFFF)) 
    \rWay1_Timer[3]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [1]),
        .I2(\rWay1_Timer_reg[0]_0 ),
        .I3(rWay1_Timer_reg[1]),
        .I4(rWay1_Timer_reg[3]),
        .I5(rWay1_Timer_reg[2]),
        .O(\rWay1_Timer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \rWay1_Timer[3]_i_2 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [1]),
        .I2(rWay1_Timer_reg[3]),
        .I3(rWay1_Timer_reg[2]),
        .I4(\rWay1_Timer_reg[0]_0 ),
        .I5(rWay1_Timer_reg[1]),
        .O(\rWay1_Timer[3]_i_2_n_0 ));
  FDCE \rWay1_Timer_reg[0] 
       (.C(iSystemClock),
        .CE(\rWay1_Timer[3]_i_1_n_0 ),
        .CLR(iReset),
        .D(\rWay1_Timer_reg[0]_1 ),
        .Q(\rWay1_Timer_reg[0]_0 ));
  FDPE \rWay1_Timer_reg[1] 
       (.C(iSystemClock),
        .CE(\rWay1_Timer[3]_i_1_n_0 ),
        .D(\rWay1_Timer[1]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay1_Timer_reg[1]));
  FDPE \rWay1_Timer_reg[2] 
       (.C(iSystemClock),
        .CE(\rWay1_Timer[3]_i_1_n_0 ),
        .D(\rWay1_Timer[2]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay1_Timer_reg[2]));
  FDPE \rWay1_Timer_reg[3] 
       (.C(iSystemClock),
        .CE(\rWay1_Timer[3]_i_1_n_0 ),
        .D(\rWay1_Timer[3]_i_2_n_0 ),
        .PRE(iReset),
        .Q(rWay1_Timer_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \rWay2_Timer[1]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [2]),
        .I2(rWay2_Timer_reg[1]),
        .I3(\rWay2_Timer_reg[0]_0 ),
        .O(\rWay2_Timer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h07707070)) 
    \rWay2_Timer[2]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [2]),
        .I2(rWay2_Timer_reg[2]),
        .I3(rWay2_Timer_reg[1]),
        .I4(\rWay2_Timer_reg[0]_0 ),
        .O(\rWay2_Timer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFFFFFFFFF)) 
    \rWay2_Timer[3]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [2]),
        .I2(\rWay2_Timer_reg[0]_0 ),
        .I3(rWay2_Timer_reg[1]),
        .I4(rWay2_Timer_reg[3]),
        .I5(rWay2_Timer_reg[2]),
        .O(\rWay2_Timer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \rWay2_Timer[3]_i_2 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [2]),
        .I2(rWay2_Timer_reg[3]),
        .I3(rWay2_Timer_reg[2]),
        .I4(\rWay2_Timer_reg[0]_0 ),
        .I5(rWay2_Timer_reg[1]),
        .O(\rWay2_Timer[3]_i_2_n_0 ));
  FDCE \rWay2_Timer_reg[0] 
       (.C(iSystemClock),
        .CE(\rWay2_Timer[3]_i_1_n_0 ),
        .CLR(iReset),
        .D(\rWay2_Timer_reg[0]_1 ),
        .Q(\rWay2_Timer_reg[0]_0 ));
  FDPE \rWay2_Timer_reg[1] 
       (.C(iSystemClock),
        .CE(\rWay2_Timer[3]_i_1_n_0 ),
        .D(\rWay2_Timer[1]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay2_Timer_reg[1]));
  FDPE \rWay2_Timer_reg[2] 
       (.C(iSystemClock),
        .CE(\rWay2_Timer[3]_i_1_n_0 ),
        .D(\rWay2_Timer[2]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay2_Timer_reg[2]));
  FDPE \rWay2_Timer_reg[3] 
       (.C(iSystemClock),
        .CE(\rWay2_Timer[3]_i_1_n_0 ),
        .D(\rWay2_Timer[3]_i_2_n_0 ),
        .PRE(iReset),
        .Q(rWay2_Timer_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \rWay3_Timer[1]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [3]),
        .I2(rWay3_Timer_reg[1]),
        .I3(\rWay3_Timer_reg[0]_0 ),
        .O(\rWay3_Timer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h07707070)) 
    \rWay3_Timer[2]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [3]),
        .I2(rWay3_Timer_reg[2]),
        .I3(rWay3_Timer_reg[1]),
        .I4(\rWay3_Timer_reg[0]_0 ),
        .O(\rWay3_Timer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFFFFFFFFF)) 
    \rWay3_Timer[3]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [3]),
        .I2(\rWay3_Timer_reg[0]_0 ),
        .I3(rWay3_Timer_reg[1]),
        .I4(rWay3_Timer_reg[3]),
        .I5(rWay3_Timer_reg[2]),
        .O(\rWay3_Timer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \rWay3_Timer[3]_i_2 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [3]),
        .I2(rWay3_Timer_reg[3]),
        .I3(rWay3_Timer_reg[2]),
        .I4(\rWay3_Timer_reg[0]_0 ),
        .I5(rWay3_Timer_reg[1]),
        .O(\rWay3_Timer[3]_i_2_n_0 ));
  FDCE \rWay3_Timer_reg[0] 
       (.C(iSystemClock),
        .CE(\rWay3_Timer[3]_i_1_n_0 ),
        .CLR(iReset),
        .D(\rWay3_Timer_reg[0]_1 ),
        .Q(\rWay3_Timer_reg[0]_0 ));
  FDPE \rWay3_Timer_reg[1] 
       (.C(iSystemClock),
        .CE(\rWay3_Timer[3]_i_1_n_0 ),
        .D(\rWay3_Timer[1]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay3_Timer_reg[1]));
  FDPE \rWay3_Timer_reg[2] 
       (.C(iSystemClock),
        .CE(\rWay3_Timer[3]_i_1_n_0 ),
        .D(\rWay3_Timer[2]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay3_Timer_reg[2]));
  FDPE \rWay3_Timer_reg[3] 
       (.C(iSystemClock),
        .CE(\rWay3_Timer[3]_i_1_n_0 ),
        .D(\rWay3_Timer[3]_i_2_n_0 ),
        .PRE(iReset),
        .Q(rWay3_Timer_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \rWay4_Timer[1]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [4]),
        .I2(rWay4_Timer_reg[1]),
        .I3(\rWay4_Timer_reg[0]_0 ),
        .O(\rWay4_Timer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h07707070)) 
    \rWay4_Timer[2]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [4]),
        .I2(rWay4_Timer_reg[2]),
        .I3(rWay4_Timer_reg[1]),
        .I4(\rWay4_Timer_reg[0]_0 ),
        .O(\rWay4_Timer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFFFFFFFFF)) 
    \rWay4_Timer[3]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [4]),
        .I2(\rWay4_Timer_reg[0]_0 ),
        .I3(rWay4_Timer_reg[1]),
        .I4(rWay4_Timer_reg[3]),
        .I5(rWay4_Timer_reg[2]),
        .O(\rWay4_Timer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \rWay4_Timer[3]_i_2 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [4]),
        .I2(rWay4_Timer_reg[3]),
        .I3(rWay4_Timer_reg[2]),
        .I4(\rWay4_Timer_reg[0]_0 ),
        .I5(rWay4_Timer_reg[1]),
        .O(\rWay4_Timer[3]_i_2_n_0 ));
  FDCE \rWay4_Timer_reg[0] 
       (.C(iSystemClock),
        .CE(\rWay4_Timer[3]_i_1_n_0 ),
        .CLR(iReset),
        .D(\rWay4_Timer_reg[0]_1 ),
        .Q(\rWay4_Timer_reg[0]_0 ));
  FDPE \rWay4_Timer_reg[1] 
       (.C(iSystemClock),
        .CE(\rWay4_Timer[3]_i_1_n_0 ),
        .D(\rWay4_Timer[1]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay4_Timer_reg[1]));
  FDPE \rWay4_Timer_reg[2] 
       (.C(iSystemClock),
        .CE(\rWay4_Timer[3]_i_1_n_0 ),
        .D(\rWay4_Timer[2]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay4_Timer_reg[2]));
  FDPE \rWay4_Timer_reg[3] 
       (.C(iSystemClock),
        .CE(\rWay4_Timer[3]_i_1_n_0 ),
        .D(\rWay4_Timer[3]_i_2_n_0 ),
        .PRE(iReset),
        .Q(rWay4_Timer_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \rWay5_Timer[1]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [5]),
        .I2(rWay5_Timer_reg[1]),
        .I3(\rWay5_Timer_reg[0]_0 ),
        .O(\rWay5_Timer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h07707070)) 
    \rWay5_Timer[2]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [5]),
        .I2(rWay5_Timer_reg[2]),
        .I3(rWay5_Timer_reg[1]),
        .I4(\rWay5_Timer_reg[0]_0 ),
        .O(\rWay5_Timer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFFFFFFFFF)) 
    \rWay5_Timer[3]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [5]),
        .I2(\rWay5_Timer_reg[0]_0 ),
        .I3(rWay5_Timer_reg[1]),
        .I4(rWay5_Timer_reg[3]),
        .I5(rWay5_Timer_reg[2]),
        .O(\rWay5_Timer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \rWay5_Timer[3]_i_2 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [5]),
        .I2(rWay5_Timer_reg[3]),
        .I3(rWay5_Timer_reg[2]),
        .I4(\rWay5_Timer_reg[0]_0 ),
        .I5(rWay5_Timer_reg[1]),
        .O(\rWay5_Timer[3]_i_2_n_0 ));
  FDCE \rWay5_Timer_reg[0] 
       (.C(iSystemClock),
        .CE(\rWay5_Timer[3]_i_1_n_0 ),
        .CLR(iReset),
        .D(\rWay5_Timer_reg[0]_1 ),
        .Q(\rWay5_Timer_reg[0]_0 ));
  FDPE \rWay5_Timer_reg[1] 
       (.C(iSystemClock),
        .CE(\rWay5_Timer[3]_i_1_n_0 ),
        .D(\rWay5_Timer[1]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay5_Timer_reg[1]));
  FDPE \rWay5_Timer_reg[2] 
       (.C(iSystemClock),
        .CE(\rWay5_Timer[3]_i_1_n_0 ),
        .D(\rWay5_Timer[2]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay5_Timer_reg[2]));
  FDPE \rWay5_Timer_reg[3] 
       (.C(iSystemClock),
        .CE(\rWay5_Timer[3]_i_1_n_0 ),
        .D(\rWay5_Timer[3]_i_2_n_0 ),
        .PRE(iReset),
        .Q(rWay5_Timer_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \rWay6_Timer[1]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [6]),
        .I2(rWay6_Timer_reg[1]),
        .I3(\rWay6_Timer_reg[0]_0 ),
        .O(\rWay6_Timer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h07707070)) 
    \rWay6_Timer[2]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [6]),
        .I2(rWay6_Timer_reg[2]),
        .I3(rWay6_Timer_reg[1]),
        .I4(\rWay6_Timer_reg[0]_0 ),
        .O(\rWay6_Timer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFFFFFFFFF)) 
    \rWay6_Timer[3]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [6]),
        .I2(\rWay6_Timer_reg[0]_0 ),
        .I3(rWay6_Timer_reg[1]),
        .I4(rWay6_Timer_reg[3]),
        .I5(rWay6_Timer_reg[2]),
        .O(\rWay6_Timer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \rWay6_Timer[3]_i_2 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [6]),
        .I2(rWay6_Timer_reg[3]),
        .I3(rWay6_Timer_reg[2]),
        .I4(\rWay6_Timer_reg[0]_0 ),
        .I5(rWay6_Timer_reg[1]),
        .O(\rWay6_Timer[3]_i_2_n_0 ));
  FDCE \rWay6_Timer_reg[0] 
       (.C(iSystemClock),
        .CE(\rWay6_Timer[3]_i_1_n_0 ),
        .CLR(iReset),
        .D(\rWay6_Timer_reg[0]_1 ),
        .Q(\rWay6_Timer_reg[0]_0 ));
  FDPE \rWay6_Timer_reg[1] 
       (.C(iSystemClock),
        .CE(\rWay6_Timer[3]_i_1_n_0 ),
        .D(\rWay6_Timer[1]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay6_Timer_reg[1]));
  FDPE \rWay6_Timer_reg[2] 
       (.C(iSystemClock),
        .CE(\rWay6_Timer[3]_i_1_n_0 ),
        .D(\rWay6_Timer[2]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay6_Timer_reg[2]));
  FDPE \rWay6_Timer_reg[3] 
       (.C(iSystemClock),
        .CE(\rWay6_Timer[3]_i_1_n_0 ),
        .D(\rWay6_Timer[3]_i_2_n_0 ),
        .PRE(iReset),
        .Q(rWay6_Timer_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \rWay7_Timer[1]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [7]),
        .I2(rWay7_Timer_reg[1]),
        .I3(\rWay7_Timer_reg[0]_0 ),
        .O(\rWay7_Timer[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h07707070)) 
    \rWay7_Timer[2]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [7]),
        .I2(rWay7_Timer_reg[2]),
        .I3(rWay7_Timer_reg[1]),
        .I4(\rWay7_Timer_reg[0]_0 ),
        .O(\rWay7_Timer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFFFFFFFFF)) 
    \rWay7_Timer[3]_i_1 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [7]),
        .I2(\rWay7_Timer_reg[0]_0 ),
        .I3(rWay7_Timer_reg[1]),
        .I4(rWay7_Timer_reg[3]),
        .I5(rWay7_Timer_reg[2]),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'h0770707070707070)) 
    \rWay7_Timer[3]_i_2 
       (.I0(p_14_in),
        .I1(\rWay7_Timer_reg[0]_1 [7]),
        .I2(rWay7_Timer_reg[3]),
        .I3(rWay7_Timer_reg[2]),
        .I4(\rWay7_Timer_reg[0]_0 ),
        .I5(rWay7_Timer_reg[1]),
        .O(\rWay7_Timer[3]_i_2_n_0 ));
  FDCE \rWay7_Timer_reg[0] 
       (.C(iSystemClock),
        .CE(p_0_out),
        .CLR(iReset),
        .D(\rWay7_Timer_reg[0]_2 ),
        .Q(\rWay7_Timer_reg[0]_0 ));
  FDPE \rWay7_Timer_reg[1] 
       (.C(iSystemClock),
        .CE(p_0_out),
        .D(\rWay7_Timer[1]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay7_Timer_reg[1]));
  FDPE \rWay7_Timer_reg[2] 
       (.C(iSystemClock),
        .CE(p_0_out),
        .D(\rWay7_Timer[2]_i_1_n_0 ),
        .PRE(iReset),
        .Q(rWay7_Timer_reg[2]));
  FDPE \rWay7_Timer_reg[3] 
       (.C(iSystemClock),
        .CE(p_0_out),
        .D(\rWay7_Timer[3]_i_2_n_0 ),
        .PRE(iReset),
        .Q(rWay7_Timer_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWorkingWay[0]_i_1 
       (.I0(\rMNG_cur_state_reg[1] ),
        .I1(Q[0]),
        .O(\rTargetWay1B_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWorkingWay[1]_i_1 
       (.I0(\rMNG_cur_state_reg[1] ),
        .I1(Q[1]),
        .O(\rTargetWay1B_reg[7] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \rWorkingWay[2]_i_1 
       (.I0(\rMNG_cur_state_reg[1] ),
        .I1(Q[2]),
        .O(\rTargetWay1B_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWorkingWay[3]_i_1 
       (.I0(\rMNG_cur_state_reg[1] ),
        .I1(Q[3]),
        .O(\rTargetWay1B_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWorkingWay[4]_i_1 
       (.I0(\rMNG_cur_state_reg[1] ),
        .I1(Q[4]),
        .O(\rTargetWay1B_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWorkingWay[5]_i_1 
       (.I0(\rMNG_cur_state_reg[1] ),
        .I1(Q[5]),
        .O(\rTargetWay1B_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWorkingWay[6]_i_1 
       (.I0(\rMNG_cur_state_reg[1] ),
        .I1(Q[6]),
        .O(\rTargetWay1B_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rWorkingWay[7]_i_1 
       (.I0(\rWorkingWay_reg[7] ),
        .I1(\rMNG_cur_state_reg[1] ),
        .I2(\blocking_CMD_manager/rMNG_nxt_state ),
        .O(\rMNG_cur_state_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rWorkingWay[7]_i_2 
       (.I0(\rMNG_cur_state_reg[1] ),
        .I1(Q[7]),
        .O(\rTargetWay1B_reg[7] [7]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \r_N_i_cur_state[2]_i_2 
       (.I0(\r_N_i_cur_state_reg[1] ),
        .I1(iOpcode[4]),
        .I2(iOpcode[1]),
        .I3(oCMDReady_0),
        .I4(wModuleTriggered1),
        .I5(wCMDValid_bCMD),
        .O(wbCMDStartSet[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \r_gFT_cur_state[2]_i_2 
       (.I0(iOpcode_1_sn_1),
        .I1(\rPM_NumOfData_reg[1] ),
        .O(\r_gFT_cur_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \r_pTF_cur_state[1]_i_2 
       (.I0(iOpcode_1_sn_1),
        .I1(\rParameter_reg[0] ),
        .O(\r_pTF_cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \r_pTF_cur_state[2]_i_2 
       (.I0(rPM_ReadReady_reg),
        .I1(iOpcode[1]),
        .I2(iOpcode[2]),
        .I3(oCMDReady_0),
        .I4(wCMDValid_bCMD),
        .I5(iOpcode[0]),
        .O(iOpcode_1_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \r_sFT_cur_state[1]_i_3 
       (.I0(oCMDReady_0),
        .I1(iOpcode[5]),
        .I2(iOpcode[4]),
        .I3(wCMDValid_bCMD),
        .I4(\r_pTF_cur_state_reg[2] ),
        .I5(\r_pTF_cur_state_reg[2]_0 ),
        .O(rNANDPOE_reg));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \rbH_ZdCounter[3]_i_1 
       (.I0(\rMNG_cur_state_reg[1] ),
        .I1(\blocking_CMD_manager/rMNG_nxt_state ),
        .I2(\rbH_ZdCounter_reg[3] [1]),
        .I3(\rbH_ZdCounter_reg[3] [0]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAE)) 
    \rbH_ZdCounter[3]_i_3 
       (.I0(rCMDBlocking_reg),
        .I1(\rMNG_cur_state_reg[2] ),
        .I2(\rMNG_cur_state_reg[2]_0 ),
        .I3(\rMNG_cur_state_reg[2]_1 ),
        .I4(\rMNG_cur_state[2]_i_2_n_0 ),
        .I5(\rMNG_cur_state_reg[1]_2 ),
        .O(\blocking_CMD_manager/rMNG_nxt_state ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_CAL_DDR100
   (rLastStep_reg_0,
    rReady_reg_0,
    wCAL_PO_AddressLatchEnable,
    wCAL_PO_CommandLatchEnable,
    wCAL_DQSOutEnable,
    rReady_reg_1,
    rLastStep_reg_1,
    rReady_reg_2,
    \rLCH_cur_state_reg[3]_0 ,
    D,
    \rLCH_cur_state_reg[3]_1 ,
    \rLCH_cur_state_reg[7]_0 ,
    Q,
    \rTIM_cur_state_reg[0] ,
    \rPO_WriteEnable_reg[3]_0 ,
    \rPO_WriteEnable_reg[3]_1 ,
    wDQOutEnable_PM_PHY,
    \rPO_DQ_reg[31]_0 ,
    \rPO_ChipEnable_reg[15]_0 ,
    iSystemClock,
    dina,
    iReset,
    \FSM_onehot_rCurState_reg[1] ,
    \FSM_onehot_rCurState_reg[1]_0 ,
    \FSM_onehot_rCurState_reg[1]_1 ,
    \FSM_onehot_rCurState_reg[1]_2 ,
    \FSM_onehot_rCurState_reg[1]_3 ,
    \FSM_onehot_rCurState_reg[6] ,
    \FSM_onehot_rCurState_reg[6]_0 ,
    rTIM_cur_state,
    \rLCH_cur_state_reg[2]_0 ,
    rCABufferREnable_reg_0,
    \rCPT_cur_state_reg[2]_0 ,
    rDQOutEnable_buffer_reg_inv,
    Inst_WEOSERDES,
    Inst_WEOSERDES_0,
    wDO_DQOutEnable,
    \rNumOfCommand_reg[3]_0 ,
    \rPO_ChipEnable_reg[15]_1 );
  output rLastStep_reg_0;
  output rReady_reg_0;
  output [0:0]wCAL_PO_AddressLatchEnable;
  output [0:0]wCAL_PO_CommandLatchEnable;
  output wCAL_DQSOutEnable;
  output rReady_reg_1;
  output [0:0]rLastStep_reg_1;
  output rReady_reg_2;
  output \rLCH_cur_state_reg[3]_0 ;
  output [0:0]D;
  output \rLCH_cur_state_reg[3]_1 ;
  output \rLCH_cur_state_reg[7]_0 ;
  output [0:0]Q;
  output \rTIM_cur_state_reg[0] ;
  output [2:0]\rPO_WriteEnable_reg[3]_0 ;
  output \rPO_WriteEnable_reg[3]_1 ;
  output wDQOutEnable_PM_PHY;
  output [7:0]\rPO_DQ_reg[31]_0 ;
  output [7:0]\rPO_ChipEnable_reg[15]_0 ;
  input iSystemClock;
  input [8:0]dina;
  input iReset;
  input \FSM_onehot_rCurState_reg[1] ;
  input \FSM_onehot_rCurState_reg[1]_0 ;
  input \FSM_onehot_rCurState_reg[1]_1 ;
  input \FSM_onehot_rCurState_reg[1]_2 ;
  input [0:0]\FSM_onehot_rCurState_reg[1]_3 ;
  input [1:0]\FSM_onehot_rCurState_reg[6] ;
  input \FSM_onehot_rCurState_reg[6]_0 ;
  input [0:0]rTIM_cur_state;
  input [0:0]\rLCH_cur_state_reg[2]_0 ;
  input rCABufferREnable_reg_0;
  input \rCPT_cur_state_reg[2]_0 ;
  input [1:0]rDQOutEnable_buffer_reg_inv;
  input Inst_WEOSERDES;
  input [2:0]Inst_WEOSERDES_0;
  input wDO_DQOutEnable;
  input [3:0]\rNumOfCommand_reg[3]_0 ;
  input [7:0]\rPO_ChipEnable_reg[15]_1 ;

  wire CABuffer_n_1;
  wire CABuffer_n_2;
  wire CABuffer_n_3;
  wire CABuffer_n_4;
  wire CABuffer_n_5;
  wire CABuffer_n_6;
  wire CABuffer_n_7;
  wire CABuffer_n_8;
  wire [0:0]D;
  wire \FSM_onehot_rCurState_reg[1] ;
  wire \FSM_onehot_rCurState_reg[1]_0 ;
  wire \FSM_onehot_rCurState_reg[1]_1 ;
  wire \FSM_onehot_rCurState_reg[1]_2 ;
  wire [0:0]\FSM_onehot_rCurState_reg[1]_3 ;
  wire [1:0]\FSM_onehot_rCurState_reg[6] ;
  wire \FSM_onehot_rCurState_reg[6]_0 ;
  wire Inst_WEOSERDES;
  wire [2:0]Inst_WEOSERDES_0;
  wire [0:0]Q;
  wire [8:0]dina;
  wire iReset;
  wire iSystemClock;
  wire rCABufferRAddr;
  wire \rCABufferRAddr[0]_i_1_n_0 ;
  wire \rCABufferRAddr[1]_i_1_n_0 ;
  wire \rCABufferRAddr[2]_i_1_n_0 ;
  wire \rCABufferRAddr[3]_i_2_n_0 ;
  wire \rCABufferRAddr_reg_n_0_[0] ;
  wire \rCABufferRAddr_reg_n_0_[1] ;
  wire \rCABufferRAddr_reg_n_0_[2] ;
  wire \rCABufferRAddr_reg_n_0_[3] ;
  wire rCABufferREnable;
  wire rCABufferREnable_reg_0;
  wire rCABufferREnable_reg_n_0;
  wire rCABufferWAddr;
  wire \rCABufferWAddr[0]_i_1_n_0 ;
  wire \rCABufferWAddr[1]_i_1_n_0 ;
  wire \rCABufferWAddr[2]_i_1_n_0 ;
  wire \rCABufferWAddr[3]_i_2_n_0 ;
  wire \rCABufferWAddr_reg_n_0_[0] ;
  wire \rCABufferWAddr_reg_n_0_[1] ;
  wire \rCABufferWAddr_reg_n_0_[2] ;
  wire \rCABufferWAddr_reg_n_0_[3] ;
  wire rCABufferWEnable;
  wire rCABufferWEnable_i_1_n_0;
  wire [7:0]rCAData_B;
  wire \rCAData_B_reg_n_0_[0] ;
  wire \rCAData_B_reg_n_0_[1] ;
  wire \rCAData_B_reg_n_0_[2] ;
  wire \rCAData_B_reg_n_0_[3] ;
  wire \rCAData_B_reg_n_0_[4] ;
  wire \rCAData_B_reg_n_0_[5] ;
  wire \rCAData_B_reg_n_0_[6] ;
  wire \rCAData_B_reg_n_0_[7] ;
  wire [4:1]rCPT_cur_state;
  wire \rCPT_cur_state[4]_i_3_n_0 ;
  wire \rCPT_cur_state[4]_i_4_n_0 ;
  wire \rCPT_cur_state_reg[2]_0 ;
  wire [4:1]rCPT_nxt_state__0;
  wire rDQOutEnable;
  wire [1:0]rDQOutEnable_buffer_reg_inv;
  wire rLCHCounter;
  wire \rLCHCounter[0]_i_1_n_0 ;
  wire \rLCHCounter[1]_i_1_n_0 ;
  wire \rLCHCounter[2]_i_1_n_0 ;
  wire \rLCHCounter[3]_i_2_n_0 ;
  wire \rLCHCounter_reg_n_0_[0] ;
  wire \rLCHCounter_reg_n_0_[1] ;
  wire \rLCHCounter_reg_n_0_[2] ;
  wire \rLCHCounter_reg_n_0_[3] ;
  wire rLCHSubCounter;
  wire \rLCHSubCounter[0]_i_1_n_0 ;
  wire \rLCHSubCounter[1]_i_1_n_0 ;
  wire \rLCHSubCounter[2]_i_2_n_0 ;
  wire \rLCHSubCounter[2]_i_4_n_0 ;
  wire \rLCHSubCounter_reg_n_0_[0] ;
  wire \rLCHSubCounter_reg_n_0_[1] ;
  wire \rLCHSubCounter_reg_n_0_[2] ;
  wire [7:2]rLCH_cur_state;
  wire \rLCH_cur_state[1]_i_4_n_0 ;
  wire \rLCH_cur_state[3]_i_2_n_0 ;
  wire \rLCH_cur_state[3]_i_3_n_0 ;
  wire \rLCH_cur_state[4]_i_2_n_0 ;
  wire \rLCH_cur_state[4]_i_3_n_0 ;
  wire \rLCH_cur_state[4]_i_4_n_0 ;
  wire \rLCH_cur_state[7]_i_2_n_0 ;
  wire [0:0]\rLCH_cur_state_reg[2]_0 ;
  wire \rLCH_cur_state_reg[3]_0 ;
  wire \rLCH_cur_state_reg[3]_1 ;
  wire \rLCH_cur_state_reg[7]_0 ;
  wire [7:1]rLCH_nxt_state__0;
  wire rLastStep;
  wire rLastStep_i_10_n_0;
  wire rLastStep_i_12_n_0;
  wire rLastStep_i_13_n_0;
  wire rLastStep_i_4_n_0;
  wire rLastStep_i_5_n_0;
  wire rLastStep_i_6_n_0;
  wire rLastStep_i_7_n_0;
  wire rLastStep_reg_0;
  wire [0:0]rLastStep_reg_1;
  wire rNumOfCommand;
  wire [3:0]\rNumOfCommand_reg[3]_0 ;
  wire \rNumOfCommand_reg_n_0_[0] ;
  wire \rNumOfCommand_reg_n_0_[1] ;
  wire \rNumOfCommand_reg_n_0_[2] ;
  wire \rNumOfCommand_reg_n_0_[3] ;
  wire [3:3]rPO_AddressLatchEnable;
  wire \rPO_AddressLatchEnable[3]_i_2_n_0 ;
  wire \rPO_AddressLatchEnable[3]_i_3_n_0 ;
  wire \rPO_AddressLatchEnable[3]_i_4_n_0 ;
  wire [7:0]\rPO_ChipEnable_reg[15]_0 ;
  wire [7:0]\rPO_ChipEnable_reg[15]_1 ;
  wire [3:3]rPO_CommandLatchEnable;
  wire [31:24]rPO_DQ;
  wire [7:0]\rPO_DQ_reg[31]_0 ;
  wire [3:3]rPO_WriteEnable;
  wire [2:0]\rPO_WriteEnable_reg[3]_0 ;
  wire \rPO_WriteEnable_reg[3]_1 ;
  wire rReady;
  wire rReady_i_1_n_0;
  wire rReady_reg_0;
  wire rReady_reg_1;
  wire rReady_reg_2;
  wire [0:0]rTIM_cur_state;
  wire \rTIM_cur_state_reg[0] ;
  wire wCABufferRSelect;
  wire wCAL_DQOutEnable;
  wire wCAL_DQSOutEnable;
  wire [0:0]wCAL_PO_AddressLatchEnable;
  wire [0:0]wCAL_PO_CommandLatchEnable;
  wire [3:3]wCAL_PO_WriteEnable;
  wire wCPTDone__6;
  wire wDO_DQOutEnable;
  wire wDQOutEnable_PM_PHY;
  wire NLW_CABuffer_dbiterrb_UNCONNECTED;
  wire NLW_CABuffer_sbiterrb_UNCONNECTED;

  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "9" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "144" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_B = "0" *) 
  (* READ_DATA_WIDTH_B = "9" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "9" *) 
  (* WRITE_MODE_B = "write_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram CABuffer
       (.addra({\rCABufferWAddr_reg_n_0_[3] ,\rCABufferWAddr_reg_n_0_[2] ,\rCABufferWAddr_reg_n_0_[1] ,\rCABufferWAddr_reg_n_0_[0] }),
        .addrb({\rCABufferRAddr_reg_n_0_[3] ,\rCABufferRAddr_reg_n_0_[2] ,\rCABufferRAddr_reg_n_0_[1] ,\rCABufferRAddr_reg_n_0_[0] }),
        .clka(iSystemClock),
        .clkb(iSystemClock),
        .dbiterrb(NLW_CABuffer_dbiterrb_UNCONNECTED),
        .dina(dina),
        .doutb({wCABufferRSelect,CABuffer_n_1,CABuffer_n_2,CABuffer_n_3,CABuffer_n_4,CABuffer_n_5,CABuffer_n_6,CABuffer_n_7,CABuffer_n_8}),
        .ena(rCABufferWEnable),
        .enb(rCABufferREnable_reg_n_0),
        .injectdbiterra(1'b0),
        .injectsbiterra(1'b0),
        .regceb(1'b1),
        .rstb(1'b0),
        .sbiterrb(NLW_CABuffer_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(rCABufferWEnable));
  LUT5 #(
    .INIT(32'h08000000)) 
    \FSM_onehot_rCurState[1]_i_2__4 
       (.I0(rReady_reg_0),
        .I1(\FSM_onehot_rCurState_reg[1] ),
        .I2(\FSM_onehot_rCurState_reg[1]_2 ),
        .I3(\FSM_onehot_rCurState_reg[1]_1 ),
        .I4(\FSM_onehot_rCurState_reg[1]_0 ),
        .O(rReady_reg_2));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \FSM_onehot_rCurState[1]_i_2__6 
       (.I0(rReady_reg_0),
        .I1(\FSM_onehot_rCurState_reg[1] ),
        .I2(\FSM_onehot_rCurState_reg[1]_0 ),
        .I3(\FSM_onehot_rCurState_reg[1]_1 ),
        .I4(\FSM_onehot_rCurState_reg[1]_2 ),
        .I5(\FSM_onehot_rCurState_reg[1]_3 ),
        .O(rReady_reg_1));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[6]_i_1 
       (.I0(rLastStep_reg_0),
        .I1(\FSM_onehot_rCurState_reg[6] [0]),
        .I2(\FSM_onehot_rCurState_reg[6]_0 ),
        .I3(\FSM_onehot_rCurState_reg[6] [1]),
        .O(rLastStep_reg_1));
  LUT5 #(
    .INIT(32'h0505030F)) 
    Inst_WEOSERDES_i_1
       (.I0(wCAL_PO_WriteEnable),
        .I1(rDQOutEnable_buffer_reg_inv[0]),
        .I2(Inst_WEOSERDES),
        .I3(Inst_WEOSERDES_0[2]),
        .I4(rDQOutEnable_buffer_reg_inv[1]),
        .O(\rPO_WriteEnable_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h0505030F)) 
    Inst_WEOSERDES_i_2
       (.I0(wCAL_PO_WriteEnable),
        .I1(rDQOutEnable_buffer_reg_inv[0]),
        .I2(Inst_WEOSERDES),
        .I3(Inst_WEOSERDES_0[1]),
        .I4(rDQOutEnable_buffer_reg_inv[1]),
        .O(\rPO_WriteEnable_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h0505030F)) 
    Inst_WEOSERDES_i_3
       (.I0(wCAL_PO_WriteEnable),
        .I1(rDQOutEnable_buffer_reg_inv[0]),
        .I2(Inst_WEOSERDES),
        .I3(Inst_WEOSERDES_0[0]),
        .I4(rDQOutEnable_buffer_reg_inv[1]),
        .O(\rPO_WriteEnable_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rCABufferRAddr[0]_i_1 
       (.I0(rLCH_nxt_state__0[6]),
        .I1(\rCABufferRAddr_reg_n_0_[0] ),
        .O(\rCABufferRAddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rCABufferRAddr[1]_i_1 
       (.I0(rLCH_nxt_state__0[6]),
        .I1(\rCABufferRAddr_reg_n_0_[0] ),
        .I2(\rCABufferRAddr_reg_n_0_[1] ),
        .O(\rCABufferRAddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rCABufferRAddr[2]_i_1 
       (.I0(rLCH_nxt_state__0[6]),
        .I1(\rCABufferRAddr_reg_n_0_[0] ),
        .I2(\rCABufferRAddr_reg_n_0_[1] ),
        .I3(\rCABufferRAddr_reg_n_0_[2] ),
        .O(\rCABufferRAddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000228)) 
    \rCABufferRAddr[3]_i_1 
       (.I0(\rLCHSubCounter[2]_i_4_n_0 ),
        .I1(rLCH_nxt_state__0[1]),
        .I2(\rLCH_cur_state_reg[2]_0 ),
        .I3(D),
        .I4(rLCH_nxt_state__0[5]),
        .I5(rLCH_nxt_state__0[6]),
        .O(rCABufferRAddr));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rCABufferRAddr[3]_i_2 
       (.I0(rLCH_nxt_state__0[6]),
        .I1(\rCABufferRAddr_reg_n_0_[2] ),
        .I2(\rCABufferRAddr_reg_n_0_[1] ),
        .I3(\rCABufferRAddr_reg_n_0_[0] ),
        .I4(\rCABufferRAddr_reg_n_0_[3] ),
        .O(\rCABufferRAddr[3]_i_2_n_0 ));
  FDCE \rCABufferRAddr_reg[0] 
       (.C(iSystemClock),
        .CE(rCABufferRAddr),
        .CLR(iReset),
        .D(\rCABufferRAddr[0]_i_1_n_0 ),
        .Q(\rCABufferRAddr_reg_n_0_[0] ));
  FDCE \rCABufferRAddr_reg[1] 
       (.C(iSystemClock),
        .CE(rCABufferRAddr),
        .CLR(iReset),
        .D(\rCABufferRAddr[1]_i_1_n_0 ),
        .Q(\rCABufferRAddr_reg_n_0_[1] ));
  FDCE \rCABufferRAddr_reg[2] 
       (.C(iSystemClock),
        .CE(rCABufferRAddr),
        .CLR(iReset),
        .D(\rCABufferRAddr[2]_i_1_n_0 ),
        .Q(\rCABufferRAddr_reg_n_0_[2] ));
  FDCE \rCABufferRAddr_reg[3] 
       (.C(iSystemClock),
        .CE(rCABufferRAddr),
        .CLR(iReset),
        .D(\rCABufferRAddr[3]_i_2_n_0 ),
        .Q(\rCABufferRAddr_reg_n_0_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    rCABufferREnable_i_1
       (.I0(rLastStep_i_7_n_0),
        .I1(rLCH_nxt_state__0[6]),
        .I2(D),
        .O(rCABufferREnable));
  FDCE rCABufferREnable_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rCABufferREnable),
        .Q(rCABufferREnable_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rCABufferWAddr[0]_i_1 
       (.I0(rCPT_nxt_state__0[3]),
        .I1(\rCABufferWAddr_reg_n_0_[0] ),
        .O(\rCABufferWAddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rCABufferWAddr[1]_i_1 
       (.I0(rCPT_nxt_state__0[3]),
        .I1(\rCABufferWAddr_reg_n_0_[0] ),
        .I2(\rCABufferWAddr_reg_n_0_[1] ),
        .O(\rCABufferWAddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rCABufferWAddr[2]_i_1 
       (.I0(rCPT_nxt_state__0[3]),
        .I1(\rCABufferWAddr_reg_n_0_[0] ),
        .I2(\rCABufferWAddr_reg_n_0_[1] ),
        .I3(\rCABufferWAddr_reg_n_0_[2] ),
        .O(\rCABufferWAddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0116)) 
    \rCABufferWAddr[3]_i_1 
       (.I0(rCPT_nxt_state__0[1]),
        .I1(rCPT_nxt_state__0[4]),
        .I2(rCPT_nxt_state__0[3]),
        .I3(rCPT_nxt_state__0[2]),
        .O(rCABufferWAddr));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rCABufferWAddr[3]_i_2 
       (.I0(rCPT_nxt_state__0[3]),
        .I1(\rCABufferWAddr_reg_n_0_[2] ),
        .I2(\rCABufferWAddr_reg_n_0_[1] ),
        .I3(\rCABufferWAddr_reg_n_0_[0] ),
        .I4(\rCABufferWAddr_reg_n_0_[3] ),
        .O(\rCABufferWAddr[3]_i_2_n_0 ));
  FDCE \rCABufferWAddr_reg[0] 
       (.C(iSystemClock),
        .CE(rCABufferWAddr),
        .CLR(iReset),
        .D(\rCABufferWAddr[0]_i_1_n_0 ),
        .Q(\rCABufferWAddr_reg_n_0_[0] ));
  FDCE \rCABufferWAddr_reg[1] 
       (.C(iSystemClock),
        .CE(rCABufferWAddr),
        .CLR(iReset),
        .D(\rCABufferWAddr[1]_i_1_n_0 ),
        .Q(\rCABufferWAddr_reg_n_0_[1] ));
  FDCE \rCABufferWAddr_reg[2] 
       (.C(iSystemClock),
        .CE(rCABufferWAddr),
        .CLR(iReset),
        .D(\rCABufferWAddr[2]_i_1_n_0 ),
        .Q(\rCABufferWAddr_reg_n_0_[2] ));
  FDCE \rCABufferWAddr_reg[3] 
       (.C(iSystemClock),
        .CE(rCABufferWAddr),
        .CLR(iReset),
        .D(\rCABufferWAddr[3]_i_2_n_0 ),
        .Q(\rCABufferWAddr_reg_n_0_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rCABufferWEnable_i_1
       (.I0(rCPT_nxt_state__0[2]),
        .I1(rCPT_nxt_state__0[3]),
        .O(rCABufferWEnable_i_1_n_0));
  FDCE rCABufferWEnable_reg
       (.C(iSystemClock),
        .CE(rCABufferWAddr),
        .CLR(iReset),
        .D(rCABufferWEnable_i_1_n_0),
        .Q(rCABufferWEnable));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCAData_B[0]_i_1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(CABuffer_n_8),
        .O(rCAData_B[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCAData_B[1]_i_1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(CABuffer_n_7),
        .O(rCAData_B[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCAData_B[2]_i_1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(CABuffer_n_6),
        .O(rCAData_B[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCAData_B[3]_i_1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(CABuffer_n_5),
        .O(rCAData_B[3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCAData_B[4]_i_1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(CABuffer_n_4),
        .O(rCAData_B[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCAData_B[5]_i_1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(CABuffer_n_3),
        .O(rCAData_B[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCAData_B[6]_i_1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(CABuffer_n_2),
        .O(rCAData_B[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCAData_B[7]_i_1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(CABuffer_n_1),
        .O(rCAData_B[7]));
  FDCE \rCAData_B_reg[0] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(rCAData_B[0]),
        .Q(\rCAData_B_reg_n_0_[0] ));
  FDCE \rCAData_B_reg[1] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(rCAData_B[1]),
        .Q(\rCAData_B_reg_n_0_[1] ));
  FDCE \rCAData_B_reg[2] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(rCAData_B[2]),
        .Q(\rCAData_B_reg_n_0_[2] ));
  FDCE \rCAData_B_reg[3] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(rCAData_B[3]),
        .Q(\rCAData_B_reg_n_0_[3] ));
  FDCE \rCAData_B_reg[4] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(rCAData_B[4]),
        .Q(\rCAData_B_reg_n_0_[4] ));
  FDCE \rCAData_B_reg[5] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(rCAData_B[5]),
        .Q(\rCAData_B_reg_n_0_[5] ));
  FDCE \rCAData_B_reg[6] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(rCAData_B[6]),
        .Q(\rCAData_B_reg_n_0_[6] ));
  FDCE \rCAData_B_reg[7] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(rCAData_B[7]),
        .Q(\rCAData_B_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'hFEEEAAAAFFFFFFFF)) 
    \rCPT_cur_state[1]_i_1 
       (.I0(rTIM_cur_state),
        .I1(rCPT_cur_state[1]),
        .I2(rCPT_cur_state[4]),
        .I3(rLastStep_reg_0),
        .I4(\rCPT_cur_state_reg[2]_0 ),
        .I5(\rCPT_cur_state[4]_i_3_n_0 ),
        .O(rCPT_nxt_state__0[1]));
  LUT5 #(
    .INIT(32'h0000AA80)) 
    \rCPT_cur_state[2]_i_1 
       (.I0(\rCPT_cur_state[4]_i_3_n_0 ),
        .I1(rLastStep_reg_0),
        .I2(rCPT_cur_state[4]),
        .I3(rCPT_cur_state[1]),
        .I4(\rCPT_cur_state_reg[2]_0 ),
        .O(rCPT_nxt_state__0[2]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \rCPT_cur_state[3]_i_1 
       (.I0(\rCPT_cur_state[4]_i_3_n_0 ),
        .I1(rCPT_cur_state[3]),
        .I2(rCPT_cur_state[2]),
        .I3(wCPTDone__6),
        .O(rCPT_nxt_state__0[3]));
  LUT6 #(
    .INIT(64'hFFF2222200000000)) 
    \rCPT_cur_state[4]_i_1 
       (.I0(rCPT_cur_state[4]),
        .I1(rLastStep_reg_0),
        .I2(rCPT_cur_state[2]),
        .I3(rCPT_cur_state[3]),
        .I4(wCPTDone__6),
        .I5(\rCPT_cur_state[4]_i_3_n_0 ),
        .O(rCPT_nxt_state__0[4]));
  LUT5 #(
    .INIT(32'h90090000)) 
    \rCPT_cur_state[4]_i_2 
       (.I0(\rNumOfCommand_reg_n_0_[1] ),
        .I1(\rCABufferWAddr_reg_n_0_[1] ),
        .I2(\rNumOfCommand_reg_n_0_[2] ),
        .I3(\rCABufferWAddr_reg_n_0_[2] ),
        .I4(\rCPT_cur_state[4]_i_4_n_0 ),
        .O(wCPTDone__6));
  LUT5 #(
    .INIT(32'h00010116)) 
    \rCPT_cur_state[4]_i_3 
       (.I0(rTIM_cur_state),
        .I1(rCPT_cur_state[1]),
        .I2(rCPT_cur_state[2]),
        .I3(rCPT_cur_state[3]),
        .I4(rCPT_cur_state[4]),
        .O(\rCPT_cur_state[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \rCPT_cur_state[4]_i_4 
       (.I0(\rCABufferWAddr_reg_n_0_[3] ),
        .I1(\rNumOfCommand_reg_n_0_[3] ),
        .I2(\rCABufferWAddr_reg_n_0_[0] ),
        .I3(\rNumOfCommand_reg_n_0_[0] ),
        .O(\rCPT_cur_state[4]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "CPT_RESET:00001,CPT_SLOOP:01000,CPT_WAITS:10000,CPT_READY:00010,CPT_SFRST:00100" *) 
  FDCE \rCPT_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rCPT_nxt_state__0[1]),
        .Q(rCPT_cur_state[1]));
  (* FSM_ENCODED_STATES = "CPT_RESET:00001,CPT_SLOOP:01000,CPT_WAITS:10000,CPT_READY:00010,CPT_SFRST:00100" *) 
  FDCE \rCPT_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rCPT_nxt_state__0[2]),
        .Q(rCPT_cur_state[2]));
  (* FSM_ENCODED_STATES = "CPT_RESET:00001,CPT_SLOOP:01000,CPT_WAITS:10000,CPT_READY:00010,CPT_SFRST:00100" *) 
  FDCE \rCPT_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rCPT_nxt_state__0[3]),
        .Q(rCPT_cur_state[3]));
  (* FSM_ENCODED_STATES = "CPT_RESET:00001,CPT_SLOOP:01000,CPT_WAITS:10000,CPT_READY:00010,CPT_SFRST:00100" *) 
  FDCE \rCPT_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rCPT_nxt_state__0[4]),
        .Q(rCPT_cur_state[4]));
  LUT4 #(
    .INIT(16'h553F)) 
    rDQOutEnable_buffer_inv_i_1
       (.I0(wCAL_DQOutEnable),
        .I1(wDO_DQOutEnable),
        .I2(rDQOutEnable_buffer_reg_inv[0]),
        .I3(rDQOutEnable_buffer_reg_inv[1]),
        .O(wDQOutEnable_PM_PHY));
  LUT1 #(
    .INIT(2'h1)) 
    rDQOutEnable_i_1
       (.I0(rLCH_nxt_state__0[1]),
        .O(rDQOutEnable));
  FDCE rDQOutEnable_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rDQOutEnable),
        .Q(wCAL_DQOutEnable));
  FDCE rDQSOutEnable_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(1'b1),
        .Q(wCAL_DQSOutEnable));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLCHCounter[0]_i_1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(\rCABufferRAddr_reg_n_0_[0] ),
        .O(\rLCHCounter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLCHCounter[1]_i_1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(\rCABufferRAddr_reg_n_0_[1] ),
        .O(\rLCHCounter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLCHCounter[2]_i_1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(\rCABufferRAddr_reg_n_0_[2] ),
        .O(\rLCHCounter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010016)) 
    \rLCHCounter[3]_i_1 
       (.I0(D),
        .I1(\rLCH_cur_state_reg[2]_0 ),
        .I2(rLCH_nxt_state__0[1]),
        .I3(rLCH_nxt_state__0[7]),
        .I4(rLCH_nxt_state__0[4]),
        .I5(\rLCH_cur_state_reg[3]_0 ),
        .O(rLCHCounter));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rLCHCounter[3]_i_2 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(\rCABufferRAddr_reg_n_0_[3] ),
        .O(\rLCHCounter[3]_i_2_n_0 ));
  FDCE \rLCHCounter_reg[0] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(\rLCHCounter[0]_i_1_n_0 ),
        .Q(\rLCHCounter_reg_n_0_[0] ));
  FDCE \rLCHCounter_reg[1] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(\rLCHCounter[1]_i_1_n_0 ),
        .Q(\rLCHCounter_reg_n_0_[1] ));
  FDCE \rLCHCounter_reg[2] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(\rLCHCounter[2]_i_1_n_0 ),
        .Q(\rLCHCounter_reg_n_0_[2] ));
  FDCE \rLCHCounter_reg[3] 
       (.C(iSystemClock),
        .CE(rLCHCounter),
        .CLR(iReset),
        .D(\rLCHCounter[3]_i_2_n_0 ),
        .Q(\rLCHCounter_reg_n_0_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rLCHSubCounter[0]_i_1 
       (.I0(D),
        .I1(\rLCHSubCounter_reg_n_0_[0] ),
        .O(\rLCHSubCounter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rLCHSubCounter[1]_i_1 
       (.I0(D),
        .I1(\rLCHSubCounter_reg_n_0_[0] ),
        .I2(\rLCHSubCounter_reg_n_0_[1] ),
        .O(\rLCHSubCounter[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040440)) 
    \rLCHSubCounter[2]_i_1 
       (.I0(\rLCH_cur_state_reg[3]_0 ),
        .I1(\rLCHSubCounter[2]_i_4_n_0 ),
        .I2(rLCH_nxt_state__0[1]),
        .I3(\rLCH_cur_state_reg[2]_0 ),
        .I4(D),
        .O(rLCHSubCounter));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rLCHSubCounter[2]_i_2 
       (.I0(D),
        .I1(\rLCHSubCounter_reg_n_0_[1] ),
        .I2(\rLCHSubCounter_reg_n_0_[0] ),
        .I3(\rLCHSubCounter_reg_n_0_[2] ),
        .O(\rLCHSubCounter[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000220)) 
    \rLCHSubCounter[2]_i_3 
       (.I0(\rLCH_cur_state[7]_i_2_n_0 ),
        .I1(rLCH_cur_state[3]),
        .I2(rLCH_cur_state[4]),
        .I3(rLCH_cur_state[5]),
        .I4(rLCH_cur_state[2]),
        .I5(rLCH_cur_state[6]),
        .O(\rLCH_cur_state_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rLCHSubCounter[2]_i_4 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(rLCH_nxt_state__0[7]),
        .O(\rLCHSubCounter[2]_i_4_n_0 ));
  FDCE \rLCHSubCounter_reg[0] 
       (.C(iSystemClock),
        .CE(rLCHSubCounter),
        .CLR(iReset),
        .D(\rLCHSubCounter[0]_i_1_n_0 ),
        .Q(\rLCHSubCounter_reg_n_0_[0] ));
  FDCE \rLCHSubCounter_reg[1] 
       (.C(iSystemClock),
        .CE(rLCHSubCounter),
        .CLR(iReset),
        .D(\rLCHSubCounter[1]_i_1_n_0 ),
        .Q(\rLCHSubCounter_reg_n_0_[1] ));
  FDCE \rLCHSubCounter_reg[2] 
       (.C(iSystemClock),
        .CE(rLCHSubCounter),
        .CLR(iReset),
        .D(\rLCHSubCounter[2]_i_2_n_0 ),
        .Q(\rLCHSubCounter_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFFA888)) 
    \rLCH_cur_state[1]_i_1 
       (.I0(\rCPT_cur_state_reg[2]_0 ),
        .I1(Q),
        .I2(rLastStep_reg_0),
        .I3(rLCH_cur_state[7]),
        .I4(\rLCH_cur_state_reg[3]_1 ),
        .O(rLCH_nxt_state__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEE1)) 
    \rLCH_cur_state[1]_i_3 
       (.I0(rLCH_cur_state[3]),
        .I1(\rLCH_cur_state[4]_i_4_n_0 ),
        .I2(rLCH_cur_state[7]),
        .I3(Q),
        .I4(rTIM_cur_state),
        .I5(\rLCH_cur_state[1]_i_4_n_0 ),
        .O(\rLCH_cur_state_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \rLCH_cur_state[1]_i_4 
       (.I0(rLCH_cur_state[4]),
        .I1(rLCH_cur_state[5]),
        .I2(rLCH_cur_state[2]),
        .I3(rLCH_cur_state[3]),
        .I4(rLCH_cur_state[6]),
        .O(\rLCH_cur_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0001010000000100)) 
    \rLCH_cur_state[2]_i_2 
       (.I0(rTIM_cur_state),
        .I1(\rLCH_cur_state[4]_i_4_n_0 ),
        .I2(rLCH_cur_state[3]),
        .I3(Q),
        .I4(rLCH_cur_state[7]),
        .I5(rLastStep_reg_0),
        .O(\rTIM_cur_state_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000C80)) 
    \rLCH_cur_state[3]_i_1 
       (.I0(\rLCH_cur_state[3]_i_2_n_0 ),
        .I1(\rLCH_cur_state[7]_i_2_n_0 ),
        .I2(rLCH_cur_state[3]),
        .I3(rLCH_cur_state[2]),
        .I4(rLCH_cur_state[6]),
        .I5(\rLCH_cur_state[3]_i_3_n_0 ),
        .O(D));
  LUT3 #(
    .INIT(8'hDF)) 
    \rLCH_cur_state[3]_i_2 
       (.I0(\rLCHSubCounter_reg_n_0_[1] ),
        .I1(\rLCHSubCounter_reg_n_0_[0] ),
        .I2(\rLCHSubCounter_reg_n_0_[2] ),
        .O(\rLCH_cur_state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rLCH_cur_state[3]_i_3 
       (.I0(rLCH_cur_state[5]),
        .I1(rLCH_cur_state[4]),
        .O(\rLCH_cur_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \rLCH_cur_state[4]_i_1 
       (.I0(\rLCH_cur_state[4]_i_2_n_0 ),
        .I1(Q),
        .I2(rLastStep_reg_0),
        .I3(rTIM_cur_state),
        .I4(rLCH_cur_state[7]),
        .I5(\rLCH_cur_state[4]_i_3_n_0 ),
        .O(rLCH_nxt_state__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rLCH_cur_state[4]_i_2 
       (.I0(rLCH_cur_state[5]),
        .I1(rLCH_cur_state[4]),
        .I2(rLCH_cur_state[6]),
        .I3(rLCH_cur_state[2]),
        .I4(rLCH_cur_state[3]),
        .O(\rLCH_cur_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \rLCH_cur_state[4]_i_3 
       (.I0(\rLCH_cur_state[4]_i_4_n_0 ),
        .I1(\rLCHSubCounter_reg_n_0_[1] ),
        .I2(\rLCHSubCounter_reg_n_0_[0] ),
        .I3(\rLCHSubCounter_reg_n_0_[2] ),
        .I4(rLCH_cur_state[3]),
        .I5(\rLCH_cur_state[7]_i_2_n_0 ),
        .O(\rLCH_cur_state[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rLCH_cur_state[4]_i_4 
       (.I0(rLCH_cur_state[2]),
        .I1(rLCH_cur_state[6]),
        .I2(rLCH_cur_state[4]),
        .I3(rLCH_cur_state[5]),
        .O(\rLCH_cur_state[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \rLCH_cur_state[5]_i_1 
       (.I0(rLCH_cur_state[6]),
        .I1(rLCH_cur_state[2]),
        .I2(rLCH_cur_state[5]),
        .I3(rLCH_cur_state[4]),
        .I4(rLCH_cur_state[3]),
        .I5(\rLCH_cur_state[7]_i_2_n_0 ),
        .O(rLCH_nxt_state__0[5]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \rLCH_cur_state[6]_i_1 
       (.I0(rLCH_cur_state[6]),
        .I1(rLCH_cur_state[2]),
        .I2(rLCH_cur_state[4]),
        .I3(rLCH_cur_state[5]),
        .I4(rLCH_cur_state[3]),
        .I5(\rLCH_cur_state[7]_i_2_n_0 ),
        .O(rLCH_nxt_state__0[6]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \rLCH_cur_state[7]_i_1 
       (.I0(rLCH_cur_state[3]),
        .I1(rLCH_cur_state[2]),
        .I2(rLCH_cur_state[6]),
        .I3(rLCH_cur_state[4]),
        .I4(rLCH_cur_state[5]),
        .I5(\rLCH_cur_state[7]_i_2_n_0 ),
        .O(rLCH_nxt_state__0[7]));
  LUT3 #(
    .INIT(8'h01)) 
    \rLCH_cur_state[7]_i_2 
       (.I0(rLCH_cur_state[7]),
        .I1(Q),
        .I2(rTIM_cur_state),
        .O(\rLCH_cur_state[7]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100" *) 
  FDCE \rLCH_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rLCH_nxt_state__0[1]),
        .Q(Q));
  (* FSM_ENCODED_STATES = "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100" *) 
  FDCE \rLCH_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rLCH_cur_state_reg[2]_0 ),
        .Q(rLCH_cur_state[2]));
  (* FSM_ENCODED_STATES = "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100" *) 
  FDCE \rLCH_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(D),
        .Q(rLCH_cur_state[3]));
  (* FSM_ENCODED_STATES = "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100" *) 
  FDCE \rLCH_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rLCH_nxt_state__0[4]),
        .Q(rLCH_cur_state[4]));
  (* FSM_ENCODED_STATES = "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100" *) 
  FDCE \rLCH_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rLCH_nxt_state__0[5]),
        .Q(rLCH_cur_state[5]));
  (* FSM_ENCODED_STATES = "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100" *) 
  FDCE \rLCH_cur_state_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rLCH_nxt_state__0[6]),
        .Q(rLCH_cur_state[6]));
  (* FSM_ENCODED_STATES = "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100" *) 
  FDCE \rLCH_cur_state_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rLCH_nxt_state__0[7]),
        .Q(rLCH_cur_state[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0FFE000E)) 
    rLastStep_i_1
       (.I0(rCABufferREnable_reg_0),
        .I1(rLastStep_i_4_n_0),
        .I2(rLCH_nxt_state__0[7]),
        .I3(rLCH_nxt_state__0[4]),
        .I4(rLastStep_i_5_n_0),
        .I5(rLastStep_i_6_n_0),
        .O(rReady));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h04)) 
    rLastStep_i_10
       (.I0(rLCH_nxt_state__0[5]),
        .I1(rLCH_nxt_state__0[6]),
        .I2(D),
        .O(rLastStep_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rLastStep_i_11
       (.I0(rLCH_cur_state[7]),
        .I1(rLastStep_reg_0),
        .O(\rLCH_cur_state_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    rLastStep_i_12
       (.I0(D),
        .I1(rLCH_nxt_state__0[5]),
        .I2(rLCH_nxt_state__0[6]),
        .I3(\rLCHSubCounter[2]_i_4_n_0 ),
        .O(rLastStep_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    rLastStep_i_13
       (.I0(\rLCHCounter_reg_n_0_[3] ),
        .I1(\rNumOfCommand_reg_n_0_[3] ),
        .I2(\rLCHCounter_reg_n_0_[0] ),
        .I3(\rNumOfCommand_reg_n_0_[0] ),
        .O(rLastStep_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rLastStep_i_2
       (.I0(rLCH_nxt_state__0[7]),
        .I1(rLastStep_i_7_n_0),
        .O(rLastStep));
  LUT6 #(
    .INIT(64'h0000000404040404)) 
    rLastStep_i_4
       (.I0(\rLCH_cur_state_reg[2]_0 ),
        .I1(rLastStep_i_10_n_0),
        .I2(\rLCH_cur_state_reg[3]_1 ),
        .I3(\rLCH_cur_state_reg[7]_0 ),
        .I4(Q),
        .I5(\rCPT_cur_state_reg[2]_0 ),
        .O(rLastStep_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000005700000000)) 
    rLastStep_i_5
       (.I0(\rCPT_cur_state_reg[2]_0 ),
        .I1(Q),
        .I2(\rLCH_cur_state_reg[7]_0 ),
        .I3(\rLCH_cur_state_reg[3]_1 ),
        .I4(\rLCH_cur_state_reg[2]_0 ),
        .I5(\rPO_AddressLatchEnable[3]_i_4_n_0 ),
        .O(rLastStep_i_5_n_0));
  LUT6 #(
    .INIT(64'h000000000000222A)) 
    rLastStep_i_6
       (.I0(rLastStep_i_12_n_0),
        .I1(\rCPT_cur_state_reg[2]_0 ),
        .I2(Q),
        .I3(\rLCH_cur_state_reg[7]_0 ),
        .I4(\rLCH_cur_state_reg[3]_1 ),
        .I5(\rLCH_cur_state_reg[2]_0 ),
        .O(rLastStep_i_6_n_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    rLastStep_i_7
       (.I0(\rLCHCounter_reg_n_0_[1] ),
        .I1(\rNumOfCommand_reg_n_0_[1] ),
        .I2(\rLCHCounter_reg_n_0_[2] ),
        .I3(\rNumOfCommand_reg_n_0_[2] ),
        .I4(rLastStep_i_13_n_0),
        .O(rLastStep_i_7_n_0));
  FDCE rLastStep_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rLastStep),
        .Q(rLastStep_reg_0));
  LUT5 #(
    .INIT(32'h00020200)) 
    \rNumOfCommand[3]_i_1 
       (.I0(\rLCHSubCounter[2]_i_4_n_0 ),
        .I1(\rLCH_cur_state_reg[3]_0 ),
        .I2(D),
        .I3(rLCH_nxt_state__0[1]),
        .I4(\rLCH_cur_state_reg[2]_0 ),
        .O(rNumOfCommand));
  FDCE \rNumOfCommand_reg[0] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[3]_0 [0]),
        .Q(\rNumOfCommand_reg_n_0_[0] ));
  FDCE \rNumOfCommand_reg[1] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[3]_0 [1]),
        .Q(\rNumOfCommand_reg_n_0_[1] ));
  FDCE \rNumOfCommand_reg[2] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[3]_0 [2]),
        .Q(\rNumOfCommand_reg_n_0_[2] ));
  FDCE \rNumOfCommand_reg[3] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[3]_0 [3]),
        .Q(\rNumOfCommand_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'h0000000003003E02)) 
    \rPO_AddressLatchEnable[3]_i_1 
       (.I0(\rPO_AddressLatchEnable[3]_i_3_n_0 ),
        .I1(rLCH_nxt_state__0[1]),
        .I2(\rLCH_cur_state_reg[2]_0 ),
        .I3(\rPO_AddressLatchEnable[3]_i_4_n_0 ),
        .I4(rLCH_nxt_state__0[4]),
        .I5(rLCH_nxt_state__0[7]),
        .O(rPO_AddressLatchEnable));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \rPO_AddressLatchEnable[3]_i_2 
       (.I0(dina[8]),
        .I1(D),
        .I2(rLCH_nxt_state__0[4]),
        .I3(wCABufferRSelect),
        .O(\rPO_AddressLatchEnable[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rPO_AddressLatchEnable[3]_i_3 
       (.I0(\rLCH_cur_state_reg[3]_0 ),
        .I1(\rLCHSubCounter_reg_n_0_[2] ),
        .I2(\rLCHSubCounter_reg_n_0_[1] ),
        .I3(\rLCHSubCounter_reg_n_0_[0] ),
        .I4(D),
        .O(\rPO_AddressLatchEnable[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rPO_AddressLatchEnable[3]_i_4 
       (.I0(\rLCH_cur_state_reg[3]_0 ),
        .I1(D),
        .O(\rPO_AddressLatchEnable[3]_i_4_n_0 ));
  FDCE \rPO_AddressLatchEnable_reg[3] 
       (.C(iSystemClock),
        .CE(rPO_AddressLatchEnable),
        .CLR(iReset),
        .D(\rPO_AddressLatchEnable[3]_i_2_n_0 ),
        .Q(wCAL_PO_AddressLatchEnable));
  FDCE \rPO_ChipEnable_reg[10] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [2]),
        .Q(\rPO_ChipEnable_reg[15]_0 [2]));
  FDCE \rPO_ChipEnable_reg[11] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [3]),
        .Q(\rPO_ChipEnable_reg[15]_0 [3]));
  FDCE \rPO_ChipEnable_reg[12] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [4]),
        .Q(\rPO_ChipEnable_reg[15]_0 [4]));
  FDCE \rPO_ChipEnable_reg[13] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [5]),
        .Q(\rPO_ChipEnable_reg[15]_0 [5]));
  FDCE \rPO_ChipEnable_reg[14] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [6]),
        .Q(\rPO_ChipEnable_reg[15]_0 [6]));
  FDCE \rPO_ChipEnable_reg[15] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [7]),
        .Q(\rPO_ChipEnable_reg[15]_0 [7]));
  FDCE \rPO_ChipEnable_reg[8] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [0]),
        .Q(\rPO_ChipEnable_reg[15]_0 [0]));
  FDCE \rPO_ChipEnable_reg[9] 
       (.C(iSystemClock),
        .CE(rNumOfCommand),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [1]),
        .Q(\rPO_ChipEnable_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4474)) 
    \rPO_CommandLatchEnable[3]_i_1__0 
       (.I0(dina[8]),
        .I1(D),
        .I2(rLCH_nxt_state__0[4]),
        .I3(wCABufferRSelect),
        .O(rPO_CommandLatchEnable));
  FDCE \rPO_CommandLatchEnable_reg[3] 
       (.C(iSystemClock),
        .CE(rPO_AddressLatchEnable),
        .CLR(iReset),
        .D(rPO_CommandLatchEnable),
        .Q(wCAL_PO_CommandLatchEnable));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[24]_i_1__0 
       (.I0(\rLCH_cur_state_reg[3]_0 ),
        .I1(\rCAData_B_reg_n_0_[0] ),
        .O(rPO_DQ[24]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[25]_i_1__0 
       (.I0(\rLCH_cur_state_reg[3]_0 ),
        .I1(\rCAData_B_reg_n_0_[1] ),
        .O(rPO_DQ[25]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[26]_i_1__0 
       (.I0(\rLCH_cur_state_reg[3]_0 ),
        .I1(\rCAData_B_reg_n_0_[2] ),
        .O(rPO_DQ[26]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[27]_i_1__0 
       (.I0(\rLCH_cur_state_reg[3]_0 ),
        .I1(\rCAData_B_reg_n_0_[3] ),
        .O(rPO_DQ[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[28]_i_1__0 
       (.I0(\rLCH_cur_state_reg[3]_0 ),
        .I1(\rCAData_B_reg_n_0_[4] ),
        .O(rPO_DQ[28]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[29]_i_1__0 
       (.I0(\rLCH_cur_state_reg[3]_0 ),
        .I1(\rCAData_B_reg_n_0_[5] ),
        .O(rPO_DQ[29]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[30]_i_1__0 
       (.I0(\rLCH_cur_state_reg[3]_0 ),
        .I1(\rCAData_B_reg_n_0_[6] ),
        .O(rPO_DQ[30]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[31]_i_1__0 
       (.I0(\rLCH_cur_state_reg[3]_0 ),
        .I1(\rCAData_B_reg_n_0_[7] ),
        .O(rPO_DQ[31]));
  FDCE \rPO_DQ_reg[24] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_DQ[24]),
        .Q(\rPO_DQ_reg[31]_0 [0]));
  FDCE \rPO_DQ_reg[25] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_DQ[25]),
        .Q(\rPO_DQ_reg[31]_0 [1]));
  FDCE \rPO_DQ_reg[26] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_DQ[26]),
        .Q(\rPO_DQ_reg[31]_0 [2]));
  FDCE \rPO_DQ_reg[27] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_DQ[27]),
        .Q(\rPO_DQ_reg[31]_0 [3]));
  FDCE \rPO_DQ_reg[28] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_DQ[28]),
        .Q(\rPO_DQ_reg[31]_0 [4]));
  FDCE \rPO_DQ_reg[29] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_DQ[29]),
        .Q(\rPO_DQ_reg[31]_0 [5]));
  FDCE \rPO_DQ_reg[30] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_DQ[30]),
        .Q(\rPO_DQ_reg[31]_0 [6]));
  FDCE \rPO_DQ_reg[31] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_DQ[31]),
        .Q(\rPO_DQ_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rPO_WriteEnable[3]_i_1__1 
       (.I0(rLCH_nxt_state__0[4]),
        .I1(rLCH_nxt_state__0[5]),
        .O(rPO_WriteEnable));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \rPO_WriteEnable[3]_i_2 
       (.I0(wCAL_PO_WriteEnable),
        .I1(Inst_WEOSERDES_0[1]),
        .I2(rDQOutEnable_buffer_reg_inv[1]),
        .I3(rDQOutEnable_buffer_reg_inv[0]),
        .O(\rPO_WriteEnable_reg[3]_1 ));
  FDCE \rPO_WriteEnable_reg[3] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_WriteEnable),
        .Q(wCAL_PO_WriteEnable));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    rReady_i_1
       (.I0(\rLCH_cur_state_reg[2]_0 ),
        .I1(rLCH_nxt_state__0[4]),
        .I2(rLastStep_i_7_n_0),
        .I3(D),
        .I4(\rLCH_cur_state_reg[3]_0 ),
        .I5(rLCH_nxt_state__0[1]),
        .O(rReady_i_1_n_0));
  FDCE rReady_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rReady_i_1_n_0),
        .Q(rReady_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_DI_DDR100
   (doutb,
    rDQIDone_reg_0,
    rDQODone_reg_0,
    rRECDone_reg_0,
    rReady_reg_0,
    wPM_ReadValid_PCG_PM,
    wDI_DQSOutEnable,
    rReady_reg_1,
    rReady_reg_2,
    rLastStep_reg,
    rDQIDone_reg_1,
    D,
    \rPCommand_reg[0] ,
    \rPCommand_reg[0]_0 ,
    \rPCommand_reg[0]_1 ,
    \rPCommand_reg[0]_2 ,
    \rPCommand_reg[0]_3 ,
    \rPCommand_reg[0]_4 ,
    \rPCommand_reg[0]_5 ,
    rDQIDone_reg_2,
    \r_rST_cur_state_reg[10] ,
    rDQIDone_reg_3,
    \FSM_onehot_rCurState_reg[7] ,
    rReady_reg_3,
    \FSM_onehot_rCurState_reg[13] ,
    \FSM_onehot_rCurState_reg[9] ,
    rReady_reg_4,
    rUsePresetC_reg,
    \rREC_cur_state_reg[1]_0 ,
    \rDQI_cur_state_reg[1]_0 ,
    wDQOLoopDone__0__0,
    rReady_reg_5,
    \rDQI_cur_state_reg[2]_0 ,
    \rPO_ReadEnable_reg[2]_0 ,
    \rPO_ReadEnable_reg[3]_0 ,
    rd_en,
    wPI_BUFF_WE_PM_PHY,
    iSystemClock,
    iReset,
    rTIM_cur_state,
    \FSM_onehot_rCurState_reg[9]_0 ,
    \FSM_onehot_rCurState_reg[9]_1 ,
    \FSM_onehot_rCurState_reg[9]_2 ,
    \FSM_onehot_rCurState_reg[9]_3 ,
    Q,
    rPM_ONOFF_reg,
    rPM_ONOFF_reg_0,
    \FSM_onehot_rCurState_reg[12] ,
    rPM_ONOFF_reg_1,
    rPM_ONOFF_reg_2,
    rIN_FIFO_WE_Latch_reg,
    \CEOSERDESBits[7].Inst_CEOSERDES ,
    \CEOSERDESBits[7].Inst_CEOSERDES_0 ,
    \CEOSERDESBits[7].Inst_CEOSERDES_1 ,
    \r_rST_cur_state_reg[11] ,
    \rPM_PCommandOption[2]_i_5 ,
    wPBRReady,
    \FSM_onehot_rCurState_reg[8] ,
    \rCAData[7]_i_10__0 ,
    \FSM_onehot_rCurState_reg[13]_0 ,
    \rCAData_reg[7] ,
    \rCAData_reg[7]_0 ,
    \FSM_onehot_rCurState_reg[9]_4 ,
    \rCAData_reg[7]_1 ,
    rUsePresetC,
    \rCAData[0]_i_3 ,
    \rDQBufferWaddrssA_reg[13]_0 ,
    \rDQBufferWaddrssA_reg[13]_1 ,
    \rDQO_cur_state_reg[2]_0 ,
    wPM_PCommandOption_PCG_PM,
    rDQSOutEnable_reg_0,
    wPM_NumOfData_PCG_PM,
    \rNumOfData_reg[13]_0 ,
    \rNumOfData_reg[11]_0 ,
    \rNumOfData_reg[9]_0 ,
    \rNumOfData_reg[6]_0 ,
    \rNumOfData_reg[5]_0 ,
    wPM_TargetWay_PCG_PM,
    rRECDone_i_2_0,
    rRECDone_i_2_1,
    rRECDone_i_2_2,
    rRECDone_i_2_3,
    wPM_ReadReady_PCG_PM,
    empty,
    \CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 ,
    \CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 ,
    \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ,
    dout,
    out,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ,
    wTM_PO_ReadEnable,
    \rPI_ValidFlag_b_1_reg[3]_0 );
  output [31:0]doutb;
  output rDQIDone_reg_0;
  output rDQODone_reg_0;
  output rRECDone_reg_0;
  output rReady_reg_0;
  output wPM_ReadValid_PCG_PM;
  output wDI_DQSOutEnable;
  output rReady_reg_1;
  output rReady_reg_2;
  output rLastStep_reg;
  output rDQIDone_reg_1;
  output [0:0]D;
  output [0:0]\rPCommand_reg[0] ;
  output [0:0]\rPCommand_reg[0]_0 ;
  output [0:0]\rPCommand_reg[0]_1 ;
  output [0:0]\rPCommand_reg[0]_2 ;
  output [0:0]\rPCommand_reg[0]_3 ;
  output [0:0]\rPCommand_reg[0]_4 ;
  output [0:0]\rPCommand_reg[0]_5 ;
  output rDQIDone_reg_2;
  output \r_rST_cur_state_reg[10] ;
  output [1:0]rDQIDone_reg_3;
  output \FSM_onehot_rCurState_reg[7] ;
  output rReady_reg_3;
  output [1:0]\FSM_onehot_rCurState_reg[13] ;
  output \FSM_onehot_rCurState_reg[9] ;
  output rReady_reg_4;
  output rUsePresetC_reg;
  output [0:0]\rREC_cur_state_reg[1]_0 ;
  output [0:0]\rDQI_cur_state_reg[1]_0 ;
  output wDQOLoopDone__0__0;
  output rReady_reg_5;
  output \rDQI_cur_state_reg[2]_0 ;
  output [1:0]\rPO_ReadEnable_reg[2]_0 ;
  output [0:0]\rPO_ReadEnable_reg[3]_0 ;
  output rd_en;
  output wPI_BUFF_WE_PM_PHY;
  input iSystemClock;
  input iReset;
  input [0:0]rTIM_cur_state;
  input \FSM_onehot_rCurState_reg[9]_0 ;
  input \FSM_onehot_rCurState_reg[9]_1 ;
  input \FSM_onehot_rCurState_reg[9]_2 ;
  input \FSM_onehot_rCurState_reg[9]_3 ;
  input [0:0]Q;
  input rPM_ONOFF_reg;
  input rPM_ONOFF_reg_0;
  input \FSM_onehot_rCurState_reg[12] ;
  input rPM_ONOFF_reg_1;
  input rPM_ONOFF_reg_2;
  input [3:0]rIN_FIFO_WE_Latch_reg;
  input \CEOSERDESBits[7].Inst_CEOSERDES ;
  input \CEOSERDESBits[7].Inst_CEOSERDES_0 ;
  input [7:0]\CEOSERDESBits[7].Inst_CEOSERDES_1 ;
  input [0:0]\r_rST_cur_state_reg[11] ;
  input [0:0]\rPM_PCommandOption[2]_i_5 ;
  input wPBRReady;
  input [2:0]\FSM_onehot_rCurState_reg[8] ;
  input \rCAData[7]_i_10__0 ;
  input [2:0]\FSM_onehot_rCurState_reg[13]_0 ;
  input \rCAData_reg[7] ;
  input [0:0]\rCAData_reg[7]_0 ;
  input \FSM_onehot_rCurState_reg[9]_4 ;
  input \rCAData_reg[7]_1 ;
  input rUsePresetC;
  input \rCAData[0]_i_3 ;
  input \rDQBufferWaddrssA_reg[13]_0 ;
  input \rDQBufferWaddrssA_reg[13]_1 ;
  input \rDQO_cur_state_reg[2]_0 ;
  input [0:0]wPM_PCommandOption_PCG_PM;
  input rDQSOutEnable_reg_0;
  input [10:0]wPM_NumOfData_PCG_PM;
  input \rNumOfData_reg[13]_0 ;
  input \rNumOfData_reg[11]_0 ;
  input \rNumOfData_reg[9]_0 ;
  input \rNumOfData_reg[6]_0 ;
  input \rNumOfData_reg[5]_0 ;
  input [7:0]wPM_TargetWay_PCG_PM;
  input rRECDone_i_2_0;
  input rRECDone_i_2_1;
  input rRECDone_i_2_2;
  input rRECDone_i_2_3;
  input wPM_ReadReady_PCG_PM;
  input empty;
  input [7:0]\CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 ;
  input [7:0]\CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 ;
  input \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 ;
  input [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  input [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ;
  input [15:0]dout;
  input [15:0]out;
  input [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ;
  input [0:0]wTM_PO_ReadEnable;
  input [3:0]\rPI_ValidFlag_b_1_reg[3]_0 ;

  wire \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 ;
  wire \CEOSERDESBits[0].Inst_CEOSERDES_i_3_n_0 ;
  wire \CEOSERDESBits[1].Inst_CEOSERDES_i_2_n_0 ;
  wire \CEOSERDESBits[2].Inst_CEOSERDES_i_2_n_0 ;
  wire \CEOSERDESBits[3].Inst_CEOSERDES_i_2_n_0 ;
  wire \CEOSERDESBits[4].Inst_CEOSERDES_i_2_n_0 ;
  wire \CEOSERDESBits[5].Inst_CEOSERDES_i_2_n_0 ;
  wire \CEOSERDESBits[6].Inst_CEOSERDES_i_2_n_0 ;
  wire \CEOSERDESBits[7].Inst_CEOSERDES ;
  wire \CEOSERDESBits[7].Inst_CEOSERDES_0 ;
  wire [7:0]\CEOSERDESBits[7].Inst_CEOSERDES_1 ;
  wire [7:0]\CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 ;
  wire [7:0]\CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 ;
  wire \CEOSERDESBits[7].Inst_CEOSERDES_i_2_n_0 ;
  wire [0:0]D;
  wire \FSM_onehot_rCurState_reg[12] ;
  wire [1:0]\FSM_onehot_rCurState_reg[13] ;
  wire [2:0]\FSM_onehot_rCurState_reg[13]_0 ;
  wire \FSM_onehot_rCurState_reg[7] ;
  wire [2:0]\FSM_onehot_rCurState_reg[8] ;
  wire \FSM_onehot_rCurState_reg[9] ;
  wire \FSM_onehot_rCurState_reg[9]_0 ;
  wire \FSM_onehot_rCurState_reg[9]_1 ;
  wire \FSM_onehot_rCurState_reg[9]_2 ;
  wire \FSM_onehot_rCurState_reg[9]_3 ;
  wire \FSM_onehot_rCurState_reg[9]_4 ;
  wire PM_DI_DQ_Buffer_i_17_n_0;
  wire PM_DI_DQ_Buffer_i_18_n_0;
  wire PM_DI_DQ_Buffer_i_19_n_0;
  wire PM_DI_DQ_Buffer_i_20_n_0;
  wire PM_DI_DQ_Buffer_i_21_n_0;
  wire PM_DI_DQ_Buffer_i_22_n_0;
  wire PM_DI_DQ_Buffer_i_23_n_0;
  wire PM_DI_DQ_Buffer_i_24_n_0;
  wire PM_DI_DQ_Buffer_i_25_n_0;
  wire PM_DI_DQ_Buffer_i_26_n_0;
  wire PM_DI_DQ_Buffer_i_27_n_0;
  wire PM_DI_DQ_Buffer_i_28_n_0;
  wire PM_DI_DQ_Buffer_i_29_n_0;
  wire PM_DI_DQ_Buffer_i_30_n_0;
  wire PM_DI_DQ_Buffer_i_31_n_0;
  wire PM_DI_DQ_Buffer_i_32_n_0;
  wire PM_DI_DQ_Buffer_i_33_n_0;
  wire PM_DI_DQ_Buffer_i_34_n_0;
  wire PM_DI_DQ_Buffer_i_35_n_0;
  wire PM_DI_DQ_Buffer_i_36_n_0;
  wire PM_DI_DQ_Buffer_i_37_n_0;
  wire PM_DI_DQ_Buffer_i_38_n_0;
  wire PM_DI_DQ_Buffer_i_39_n_0;
  wire PM_DI_DQ_Buffer_i_40_n_0;
  wire PM_DI_DQ_Buffer_i_41_n_0;
  wire PM_DI_DQ_Buffer_i_42_n_0;
  wire PM_DI_DQ_Buffer_i_43_n_0;
  wire PM_DI_DQ_Buffer_i_44_n_0;
  wire PM_DI_DQ_Buffer_i_45_n_0;
  wire PM_DI_DQ_Buffer_i_46_n_0;
  wire PM_DI_DQ_Buffer_i_47_n_0;
  wire PM_DI_DQ_Buffer_i_49_n_0;
  wire PM_DI_DQ_Buffer_i_50_n_0;
  wire PM_DI_DQ_Buffer_i_51_n_0;
  wire PM_DI_DQ_Buffer_i_52_n_0;
  wire [0:0]Q;
  wire [16:1]data0;
  wire [15:0]dout;
  wire [31:0]doutb;
  wire empty;
  wire [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  wire [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ;
  wire [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ;
  wire iReset;
  wire iSystemClock;
  wire i__i_1_n_0;
  wire i__i_2_n_0;
  wire oReadLast_INST_0_i_2_n_0;
  wire oReadLast_INST_0_i_3_n_0;
  wire oReadLast_INST_0_i_4_n_0;
  wire oReadLast_INST_0_i_5_n_0;
  wire oReadLast_INST_0_i_6_n_0;
  wire oReadLast_INST_0_i_7_n_0;
  wire oReadLast_INST_0_i_8_n_0;
  wire [15:0]out;
  wire [16:2]p_0_in__0__0;
  wire [1:1]p_0_in__12;
  wire [15:0]p_1_in;
  wire [3:0]p_3_out;
  wire \rCAData[0]_i_3 ;
  wire \rCAData[7]_i_10__0 ;
  wire \rCAData_reg[7] ;
  wire [0:0]\rCAData_reg[7]_0 ;
  wire \rCAData_reg[7]_1 ;
  wire [13:0]rDQBufferDoneAddress;
  wire rDQBufferDoneAddressReg1_reg_c_n_0;
  wire \rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ;
  wire rDQBufferDoneAddressReg2_reg_c_n_0;
  wire \rDQBufferDoneAddressReg3_reg[0]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[10]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[11]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[12]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[13]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[1]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[2]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[3]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[4]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[5]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[6]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[7]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[8]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire \rDQBufferDoneAddressReg3_reg[9]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ;
  wire rDQBufferDoneAddressReg3_reg_c_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__0_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__10_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__11_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__12_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__1_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__2_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__3_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__4_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__5_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__6_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__7_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__8_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate__9_n_0;
  wire rDQBufferDoneAddressReg3_reg_gate_n_0;
  wire [12:0]rDQBufferRaddressB_new;
  wire \rDQBufferRaddressB_new[10]_i_2_n_0 ;
  wire \rDQBufferRaddressB_new[12]_i_4_n_0 ;
  wire \rDQBufferRaddressB_new[5]_i_2_n_0 ;
  wire \rDQBufferRaddressB_new[9]_i_2_n_0 ;
  wire \rDQBufferRaddressB_new_reg_n_0_[0] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[10] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[11] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[12] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[1] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[2] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[3] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[4] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[5] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[6] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[7] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[8] ;
  wire \rDQBufferRaddressB_new_reg_n_0_[9] ;
  wire [12:0]rDQBufferRaddressB_old;
  wire \rDQBufferRaddressB_old_reg_n_0_[0] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[10] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[11] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[12] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[1] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[2] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[3] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[4] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[5] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[6] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[7] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[8] ;
  wire \rDQBufferRaddressB_old_reg_n_0_[9] ;
  wire rDQBufferWaddrssA;
  wire \rDQBufferWaddrssA[0]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[10]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[10]_i_2_n_0 ;
  wire \rDQBufferWaddrssA[11]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[12]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[13]_i_2_n_0 ;
  wire \rDQBufferWaddrssA[13]_i_3_n_0 ;
  wire \rDQBufferWaddrssA[13]_i_4_n_0 ;
  wire \rDQBufferWaddrssA[13]_i_6_n_0 ;
  wire \rDQBufferWaddrssA[13]_i_8_n_0 ;
  wire \rDQBufferWaddrssA[1]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[2]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[3]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[4]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[5]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[5]_i_2_n_0 ;
  wire \rDQBufferWaddrssA[6]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[7]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[8]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[9]_i_1_n_0 ;
  wire \rDQBufferWaddrssA[9]_i_2_n_0 ;
  wire \rDQBufferWaddrssA_reg[13]_0 ;
  wire \rDQBufferWaddrssA_reg[13]_1 ;
  wire \rDQBufferWaddrssA_reg_n_0_[0] ;
  wire \rDQBufferWaddrssA_reg_n_0_[10] ;
  wire \rDQBufferWaddrssA_reg_n_0_[11] ;
  wire \rDQBufferWaddrssA_reg_n_0_[12] ;
  wire \rDQBufferWaddrssA_reg_n_0_[13] ;
  wire \rDQBufferWaddrssA_reg_n_0_[1] ;
  wire \rDQBufferWaddrssA_reg_n_0_[2] ;
  wire \rDQBufferWaddrssA_reg_n_0_[3] ;
  wire \rDQBufferWaddrssA_reg_n_0_[4] ;
  wire \rDQBufferWaddrssA_reg_n_0_[5] ;
  wire \rDQBufferWaddrssA_reg_n_0_[6] ;
  wire \rDQBufferWaddrssA_reg_n_0_[7] ;
  wire \rDQBufferWaddrssA_reg_n_0_[8] ;
  wire \rDQBufferWaddrssA_reg_n_0_[9] ;
  wire rDQBufferWenableA;
  wire rDQBufferWenableA_reg_n_0;
  wire rDQICounter;
  wire rDQICounter0_carry__0_n_1;
  wire rDQICounter0_carry__0_n_10;
  wire rDQICounter0_carry__0_n_11;
  wire rDQICounter0_carry__0_n_12;
  wire rDQICounter0_carry__0_n_13;
  wire rDQICounter0_carry__0_n_14;
  wire rDQICounter0_carry__0_n_15;
  wire rDQICounter0_carry__0_n_2;
  wire rDQICounter0_carry__0_n_3;
  wire rDQICounter0_carry__0_n_4;
  wire rDQICounter0_carry__0_n_5;
  wire rDQICounter0_carry__0_n_6;
  wire rDQICounter0_carry__0_n_7;
  wire rDQICounter0_carry__0_n_8;
  wire rDQICounter0_carry__0_n_9;
  wire rDQICounter0_carry_n_0;
  wire rDQICounter0_carry_n_1;
  wire rDQICounter0_carry_n_10;
  wire rDQICounter0_carry_n_11;
  wire rDQICounter0_carry_n_12;
  wire rDQICounter0_carry_n_13;
  wire rDQICounter0_carry_n_14;
  wire rDQICounter0_carry_n_15;
  wire rDQICounter0_carry_n_2;
  wire rDQICounter0_carry_n_3;
  wire rDQICounter0_carry_n_4;
  wire rDQICounter0_carry_n_5;
  wire rDQICounter0_carry_n_6;
  wire rDQICounter0_carry_n_7;
  wire rDQICounter0_carry_n_8;
  wire rDQICounter0_carry_n_9;
  wire \rDQICounter[10]_i_1_n_0 ;
  wire \rDQICounter[11]_i_1_n_0 ;
  wire \rDQICounter[12]_i_1_n_0 ;
  wire \rDQICounter[13]_i_1_n_0 ;
  wire \rDQICounter[14]_i_1_n_0 ;
  wire \rDQICounter[15]_i_1_n_0 ;
  wire \rDQICounter[16]_i_1_n_0 ;
  wire \rDQICounter[17]_i_2_n_0 ;
  wire \rDQICounter[1]_i_1_n_0 ;
  wire \rDQICounter[2]_i_1_n_0 ;
  wire \rDQICounter[3]_i_1_n_0 ;
  wire \rDQICounter[4]_i_1_n_0 ;
  wire \rDQICounter[5]_i_1_n_0 ;
  wire \rDQICounter[6]_i_1_n_0 ;
  wire \rDQICounter[7]_i_1_n_0 ;
  wire \rDQICounter[8]_i_1_n_0 ;
  wire \rDQICounter[9]_i_1_n_0 ;
  wire \rDQICounter_reg_n_0_[1] ;
  wire rDQIDone_reg_0;
  wire rDQIDone_reg_1;
  wire rDQIDone_reg_2;
  wire [1:0]rDQIDone_reg_3;
  wire [8:2]rDQI_cur_state;
  wire \rDQI_cur_state[3]_i_10_n_0 ;
  wire \rDQI_cur_state[3]_i_12_n_0 ;
  wire \rDQI_cur_state[3]_i_13_n_0 ;
  wire \rDQI_cur_state[3]_i_3_n_0 ;
  wire \rDQI_cur_state[3]_i_4_n_0 ;
  wire \rDQI_cur_state[3]_i_5_n_0 ;
  wire \rDQI_cur_state[3]_i_6_n_0 ;
  wire \rDQI_cur_state[3]_i_7_n_0 ;
  wire \rDQI_cur_state[3]_i_8_n_0 ;
  wire \rDQI_cur_state[3]_i_9_n_0 ;
  wire \rDQI_cur_state[4]_i_2_n_0 ;
  wire \rDQI_cur_state[4]_i_3_n_0 ;
  wire \rDQI_cur_state[5]_i_10_n_0 ;
  wire \rDQI_cur_state[5]_i_11_n_0 ;
  wire \rDQI_cur_state[5]_i_12_n_0 ;
  wire \rDQI_cur_state[5]_i_2_n_0 ;
  wire \rDQI_cur_state[5]_i_4_n_0 ;
  wire \rDQI_cur_state[5]_i_5_n_0 ;
  wire \rDQI_cur_state[5]_i_6_n_0 ;
  wire \rDQI_cur_state[5]_i_7_n_0 ;
  wire \rDQI_cur_state[5]_i_8_n_0 ;
  wire \rDQI_cur_state[5]_i_9_n_0 ;
  wire \rDQI_cur_state[6]_i_3_n_0 ;
  wire \rDQI_cur_state[6]_i_4_n_0 ;
  wire \rDQI_cur_state[7]_i_10_n_0 ;
  wire \rDQI_cur_state[7]_i_11_n_0 ;
  wire \rDQI_cur_state[7]_i_12_n_0 ;
  wire \rDQI_cur_state[7]_i_13_n_0 ;
  wire \rDQI_cur_state[7]_i_14_n_0 ;
  wire \rDQI_cur_state[7]_i_15_n_0 ;
  wire \rDQI_cur_state[7]_i_16_n_0 ;
  wire \rDQI_cur_state[7]_i_2_n_0 ;
  wire \rDQI_cur_state[7]_i_3_n_0 ;
  wire \rDQI_cur_state[7]_i_4_n_0 ;
  wire \rDQI_cur_state[7]_i_5_n_0 ;
  wire \rDQI_cur_state[7]_i_6_n_0 ;
  wire \rDQI_cur_state[7]_i_7_n_0 ;
  wire \rDQI_cur_state[7]_i_8_n_0 ;
  wire \rDQI_cur_state[7]_i_9_n_0 ;
  wire [0:0]\rDQI_cur_state_reg[1]_0 ;
  wire \rDQI_cur_state_reg[2]_0 ;
  wire [8:1]rDQI_nxt_state__0;
  wire rDQI_nxt_state_i_1_n_0;
  wire rDQI_nxt_state_i_2_n_0;
  wire rDQI_nxt_state_i_3_n_0;
  wire rDQI_nxt_state_i_4_n_0;
  wire rDQI_nxt_state_n_0;
  wire rDQOCounter;
  wire \rDQOCounter[10]_i_1_n_0 ;
  wire \rDQOCounter[11]_i_1_n_0 ;
  wire \rDQOCounter[12]_i_1_n_0 ;
  wire \rDQOCounter[13]_i_1_n_0 ;
  wire \rDQOCounter[14]_i_1_n_0 ;
  wire \rDQOCounter[2]_i_1_n_0 ;
  wire \rDQOCounter[3]_i_1_n_0 ;
  wire \rDQOCounter[4]_i_1_n_0 ;
  wire \rDQOCounter[5]_i_1_n_0 ;
  wire \rDQOCounter[6]_i_1_n_0 ;
  wire \rDQOCounter[7]_i_1_n_0 ;
  wire \rDQOCounter[8]_i_1_n_0 ;
  wire \rDQOCounter[9]_i_1_n_0 ;
  wire \rDQOCounter_reg_n_0_[10] ;
  wire \rDQOCounter_reg_n_0_[11] ;
  wire \rDQOCounter_reg_n_0_[12] ;
  wire \rDQOCounter_reg_n_0_[13] ;
  wire \rDQOCounter_reg_n_0_[14] ;
  wire \rDQOCounter_reg_n_0_[2] ;
  wire \rDQOCounter_reg_n_0_[3] ;
  wire \rDQOCounter_reg_n_0_[4] ;
  wire \rDQOCounter_reg_n_0_[5] ;
  wire \rDQOCounter_reg_n_0_[6] ;
  wire \rDQOCounter_reg_n_0_[7] ;
  wire \rDQOCounter_reg_n_0_[8] ;
  wire \rDQOCounter_reg_n_0_[9] ;
  wire rDQODone_reg_0;
  wire [6:1]rDQO_cur_state;
  wire \rDQO_cur_state[4]_i_2_n_0 ;
  wire \rDQO_cur_state[6]_i_2_n_0 ;
  wire \rDQO_cur_state_reg[2]_0 ;
  wire [4:4]rDQO_nxt_state;
  wire [6:1]rDQO_nxt_state__0;
  wire \rDQO_nxt_state_inferred__2/i__n_0 ;
  wire rDQSOutEnable;
  wire rDQSOutEnable_i_2_n_0;
  wire rDQSOutEnable_i_3_n_0;
  wire rDQSOutEnable_i_4_n_0;
  wire rDQSOutEnable_reg_0;
  wire [3:0]rIN_FIFO_WE_Latch_reg;
  wire rLastStep_reg;
  wire \rNumOfData[0]_i_1_n_0 ;
  wire \rNumOfData[10]_i_1_n_0 ;
  wire \rNumOfData[11]_i_1_n_0 ;
  wire \rNumOfData[12]_i_1_n_0 ;
  wire \rNumOfData[13]_i_1_n_0 ;
  wire \rNumOfData[14]_i_1_n_0 ;
  wire \rNumOfData[15]_i_2_n_0 ;
  wire \rNumOfData[15]_i_3_n_0 ;
  wire \rNumOfData[1]_i_1_n_0 ;
  wire \rNumOfData[2]_i_1_n_0 ;
  wire \rNumOfData[3]_i_1_n_0 ;
  wire \rNumOfData[4]_i_1_n_0 ;
  wire \rNumOfData[5]_i_1_n_0 ;
  wire \rNumOfData[6]_i_1_n_0 ;
  wire \rNumOfData[7]_i_1_n_0 ;
  wire \rNumOfData[8]_i_1_n_0 ;
  wire \rNumOfData[9]_i_1_n_0 ;
  wire \rNumOfData_reg[11]_0 ;
  wire \rNumOfData_reg[13]_0 ;
  wire \rNumOfData_reg[5]_0 ;
  wire \rNumOfData_reg[6]_0 ;
  wire \rNumOfData_reg[9]_0 ;
  wire \rNumOfData_reg_n_0_[0] ;
  wire \rNumOfData_reg_n_0_[10] ;
  wire \rNumOfData_reg_n_0_[11] ;
  wire \rNumOfData_reg_n_0_[12] ;
  wire \rNumOfData_reg_n_0_[13] ;
  wire \rNumOfData_reg_n_0_[14] ;
  wire \rNumOfData_reg_n_0_[15] ;
  wire \rNumOfData_reg_n_0_[1] ;
  wire \rNumOfData_reg_n_0_[2] ;
  wire \rNumOfData_reg_n_0_[3] ;
  wire \rNumOfData_reg_n_0_[4] ;
  wire \rNumOfData_reg_n_0_[5] ;
  wire \rNumOfData_reg_n_0_[6] ;
  wire \rNumOfData_reg_n_0_[7] ;
  wire \rNumOfData_reg_n_0_[8] ;
  wire \rNumOfData_reg_n_0_[9] ;
  wire rOption;
  wire rOption_i_1_n_0;
  wire rOption_reg_n_0;
  wire [0:0]\rPCommand_reg[0] ;
  wire [0:0]\rPCommand_reg[0]_0 ;
  wire [0:0]\rPCommand_reg[0]_1 ;
  wire [0:0]\rPCommand_reg[0]_2 ;
  wire [0:0]\rPCommand_reg[0]_3 ;
  wire [0:0]\rPCommand_reg[0]_4 ;
  wire [0:0]\rPCommand_reg[0]_5 ;
  (* DONT_TOUCH *) wire [2:0]rPI_BUFF_OutSel;
  wire \rPI_BUFF_OutSel[1]_i_2_n_0 ;
  wire \rPI_BUFF_OutSel[1]_i_3_n_0 ;
  wire [2:0]rPI_BUFF_OutSel__0;
  (* DONT_TOUCH *) wire rPI_BUFF_RE;
  wire rPI_BUFF_RE__0;
  (* DONT_TOUCH *) wire rPI_BUFF_WE;
  wire rPI_BUFF_WE__0;
  wire rPI_BUFF_WE_i_2_n_0;
  (* DONT_TOUCH *) wire [3:0]rPI_ValidFlag;
  (* DONT_TOUCH *) wire [3:0]rPI_ValidFlag_b_1;
  wire [3:0]\rPI_ValidFlag_b_1_reg[3]_0 ;
  (* DONT_TOUCH *) wire [3:0]rPI_ValidFlag_b_2;
  (* DONT_TOUCH *) wire [3:0]rPI_ValidFlag_b_3;
  (* DONT_TOUCH *) wire [3:0]rPI_ValidFlag_b_4;
  wire rPM_ONOFF_reg;
  wire rPM_ONOFF_reg_0;
  wire rPM_ONOFF_reg_1;
  wire rPM_ONOFF_reg_2;
  wire [0:0]\rPM_PCommandOption[2]_i_5 ;
  wire \rPO_ChipEnable[10]_i_1__0_n_0 ;
  wire \rPO_ChipEnable[11]_i_1__0_n_0 ;
  wire \rPO_ChipEnable[12]_i_1__0_n_0 ;
  wire \rPO_ChipEnable[13]_i_1__0_n_0 ;
  wire \rPO_ChipEnable[14]_i_1__0_n_0 ;
  wire \rPO_ChipEnable[15]_i_1__0_n_0 ;
  wire \rPO_ChipEnable[8]_i_1__0_n_0 ;
  wire \rPO_ChipEnable[9]_i_1__0_n_0 ;
  wire [3:0]rPO_ReadEnable;
  wire \rPO_ReadEnable[0]_i_2_n_0 ;
  wire [1:0]\rPO_ReadEnable_reg[2]_0 ;
  wire [0:0]\rPO_ReadEnable_reg[3]_0 ;
  wire rRECCounter;
  wire rRECCounter0_carry__0_n_1;
  wire rRECCounter0_carry__0_n_2;
  wire rRECCounter0_carry__0_n_3;
  wire rRECCounter0_carry__0_n_4;
  wire rRECCounter0_carry__0_n_5;
  wire rRECCounter0_carry__0_n_6;
  wire rRECCounter0_carry__0_n_7;
  wire rRECCounter0_carry_n_0;
  wire rRECCounter0_carry_n_1;
  wire rRECCounter0_carry_n_2;
  wire rRECCounter0_carry_n_3;
  wire rRECCounter0_carry_n_4;
  wire rRECCounter0_carry_n_5;
  wire rRECCounter0_carry_n_6;
  wire rRECCounter0_carry_n_7;
  wire \rRECCounter[10]_i_1_n_0 ;
  wire \rRECCounter[11]_i_1_n_0 ;
  wire \rRECCounter[12]_i_1_n_0 ;
  wire \rRECCounter[13]_i_1_n_0 ;
  wire \rRECCounter[14]_i_1_n_0 ;
  wire \rRECCounter[15]_i_1_n_0 ;
  wire \rRECCounter[16]_i_1_n_0 ;
  wire \rRECCounter[17]_i_2_n_0 ;
  wire \rRECCounter[1]_i_1_n_0 ;
  wire \rRECCounter[2]_i_1_n_0 ;
  wire \rRECCounter[3]_i_1_n_0 ;
  wire \rRECCounter[4]_i_1_n_0 ;
  wire \rRECCounter[5]_i_1_n_0 ;
  wire \rRECCounter[6]_i_1_n_0 ;
  wire \rRECCounter[7]_i_1_n_0 ;
  wire \rRECCounter[8]_i_1_n_0 ;
  wire \rRECCounter[9]_i_1_n_0 ;
  wire \rRECCounter_reg_n_0_[10] ;
  wire \rRECCounter_reg_n_0_[11] ;
  wire \rRECCounter_reg_n_0_[12] ;
  wire \rRECCounter_reg_n_0_[13] ;
  wire \rRECCounter_reg_n_0_[14] ;
  wire \rRECCounter_reg_n_0_[15] ;
  wire \rRECCounter_reg_n_0_[16] ;
  wire \rRECCounter_reg_n_0_[17] ;
  wire \rRECCounter_reg_n_0_[1] ;
  wire \rRECCounter_reg_n_0_[2] ;
  wire \rRECCounter_reg_n_0_[3] ;
  wire \rRECCounter_reg_n_0_[4] ;
  wire \rRECCounter_reg_n_0_[5] ;
  wire \rRECCounter_reg_n_0_[6] ;
  wire \rRECCounter_reg_n_0_[7] ;
  wire \rRECCounter_reg_n_0_[8] ;
  wire \rRECCounter_reg_n_0_[9] ;
  wire rRECDone_i_2_0;
  wire rRECDone_i_2_1;
  wire rRECDone_i_2_2;
  wire rRECDone_i_2_3;
  wire rRECDone_i_2_n_0;
  wire rRECDone_i_3_n_0;
  wire rRECDone_i_4_n_0;
  wire rRECDone_i_5_n_0;
  wire rRECDone_i_6_n_0;
  wire rRECDone_i_7_n_0;
  wire rRECDone_i_8_n_0;
  wire rRECDone_reg_0;
  wire rRECSubCounter;
  wire \rRECSubCounter[0]_i_1_n_0 ;
  wire \rRECSubCounter[1]_i_1_n_0 ;
  wire \rRECSubCounter[2]_i_1_n_0 ;
  wire \rRECSubCounter[3]_i_1_n_0 ;
  wire \rRECSubCounter[4]_i_1_n_0 ;
  wire \rRECSubCounter[5]_i_2_n_0 ;
  wire \rRECSubCounter[5]_i_3_n_0 ;
  wire \rRECSubCounter[5]_i_4_n_0 ;
  wire \rRECSubCounter[5]_i_5_n_0 ;
  wire \rRECSubCounter_reg_n_0_[0] ;
  wire \rRECSubCounter_reg_n_0_[1] ;
  wire \rRECSubCounter_reg_n_0_[2] ;
  wire \rRECSubCounter_reg_n_0_[3] ;
  wire \rRECSubCounter_reg_n_0_[4] ;
  wire \rRECSubCounter_reg_n_0_[5] ;
  wire [7:2]rREC_cur_state;
  wire [0:0]\rREC_cur_state_reg[1]_0 ;
  wire [7:1]rREC_nxt_state__0;
  wire rREC_nxt_state_i_1_n_0;
  wire rREC_nxt_state_i_2_n_0;
  wire rREC_nxt_state_i_3_n_0;
  wire rREC_nxt_state_i_4_n_0;
  wire rREC_nxt_state_n_0;
  wire rReadValid;
  wire rReadValid_i_1_n_0;
  wire rReady;
  wire rReady_reg_0;
  wire rReady_reg_1;
  wire rReady_reg_2;
  wire rReady_reg_3;
  wire rReady_reg_4;
  wire rReady_reg_5;
  wire [0:0]rTIM_cur_state;
  (* DONT_TOUCH *) wire rUpperPI_DQ;
  wire rUpperPI_DQ__0;
  wire rUpperPI_DQ_i_3_n_0;
  wire rUpperPI_DQ_i_4_n_0;
  wire rUpperPI_DQ_i_5_n_0;
  wire rUpperPI_DQ_i_6_n_0;
  wire rUpperPI_DQ_i_7_n_0;
  wire rUpperPI_DQ_i_8_n_0;
  wire rUsePresetC;
  wire rUsePresetC_reg;
  wire \r_rST_cur_state_reg[10] ;
  wire [0:0]\r_rST_cur_state_reg[11] ;
  wire rd_en;
  wire wDI_DQSOutEnable;
  wire [15:8]wDI_PO_ChipEnable;
  wire [2:0]wDI_PO_ReadEnable;
  wire wDQBufferRaddressB_01__0;
  wire wDQBufferValid;
  wire [15:0]wDQBufferW_DATA_A;
  wire wDQILoopDone__30;
  wire wDQIOStart__15;
  wire wDQOLoopDone__0__0;
  wire wJOB_9BorMore__13;
  wire wPBRReady;
  wire wPI_BUFF_WE_PM_PHY;
  wire [10:0]wPM_NumOfData_PCG_PM;
  wire [0:0]wPM_PCommandOption_PCG_PM;
  wire wPM_ReadReady_PCG_PM;
  wire wPM_ReadValid_PCG_PM;
  wire [7:0]wPM_TargetWay_PCG_PM;
  wire wRELoopDone;
  wire wRELoopDone_carry_i_10_n_0;
  wire wRELoopDone_carry_i_19_n_0;
  wire wRELoopDone_carry_i_1_n_0;
  wire wRELoopDone_carry_i_2_n_0;
  wire wRELoopDone_carry_i_3_n_0;
  wire wRELoopDone_carry_i_4_n_0;
  wire wRELoopDone_carry_i_5_n_0;
  wire wRELoopDone_carry_i_6_n_0;
  wire wRELoopDone_carry_i_7_n_0;
  wire wRELoopDone_carry_n_3;
  wire wRELoopDone_carry_n_4;
  wire wRELoopDone_carry_n_5;
  wire wRELoopDone_carry_n_6;
  wire wRELoopDone_carry_n_7;
  wire wSResult0_carry__0_i_1_n_0;
  wire wSResult0_carry__0_i_2_n_0;
  wire wSResult0_carry__0_i_3_n_0;
  wire wSResult0_carry__0_i_4_n_0;
  wire wSResult0_carry__0_i_5_n_0;
  wire wSResult0_carry__0_n_4;
  wire wSResult0_carry__0_n_5;
  wire wSResult0_carry__0_n_6;
  wire wSResult0_carry__0_n_7;
  wire wSResult0_carry_i_1_n_0;
  wire wSResult0_carry_i_2_n_0;
  wire wSResult0_carry_i_3_n_0;
  wire wSResult0_carry_i_4_n_0;
  wire wSResult0_carry_i_5_n_0;
  wire wSResult0_carry_i_6_n_0;
  wire wSResult0_carry_i_7_n_0;
  wire wSResult0_carry_i_8_n_0;
  wire wSResult0_carry_n_0;
  wire wSResult0_carry_n_1;
  wire wSResult0_carry_n_2;
  wire wSResult0_carry_n_3;
  wire wSResult0_carry_n_4;
  wire wSResult0_carry_n_5;
  wire wSResult0_carry_n_6;
  wire wSResult0_carry_n_7;
  wire [0:0]wTM_PO_ReadEnable;
  wire wtCRxxDone__3;
  wire wtRPREDone__4;
  wire wtRPSTDone__1;
  wire NLW_PM_DI_DQ_Buffer_dbiterrb_UNCONNECTED;
  wire NLW_PM_DI_DQ_Buffer_sbiterrb_UNCONNECTED;
  wire [7:7]NLW_rDQICounter0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_rRECCounter0_carry__0_CO_UNCONNECTED;
  wire [7:6]NLW_wRELoopDone_carry_CO_UNCONNECTED;
  wire [7:0]NLW_wRELoopDone_carry_O_UNCONNECTED;
  wire [7:0]NLW_wSResult0_carry_O_UNCONNECTED;
  wire [7:5]NLW_wSResult0_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_wSResult0_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \CEOSERDESBits[0].Inst_CEOSERDES_i_1 
       (.I0(rIN_FIFO_WE_Latch_reg[0]),
        .I1(rIN_FIFO_WE_Latch_reg[1]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES ),
        .I3(\CEOSERDESBits[0].Inst_CEOSERDES_i_3_n_0 ),
        .I4(\CEOSERDESBits[7].Inst_CEOSERDES_0 ),
        .I5(\CEOSERDESBits[7].Inst_CEOSERDES_1 [0]),
        .O(D));
  LUT6 #(
    .INIT(64'h00FF22220F0F2222)) 
    \CEOSERDESBits[0].Inst_CEOSERDES_i_3 
       (.I0(rIN_FIFO_WE_Latch_reg[1]),
        .I1(wDI_PO_ChipEnable[8]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 [0]),
        .I3(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 [0]),
        .I4(\CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 ),
        .I5(rIN_FIFO_WE_Latch_reg[2]),
        .O(\CEOSERDESBits[0].Inst_CEOSERDES_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \CEOSERDESBits[1].Inst_CEOSERDES_i_1 
       (.I0(rIN_FIFO_WE_Latch_reg[0]),
        .I1(rIN_FIFO_WE_Latch_reg[1]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES ),
        .I3(\CEOSERDESBits[1].Inst_CEOSERDES_i_2_n_0 ),
        .I4(\CEOSERDESBits[7].Inst_CEOSERDES_0 ),
        .I5(\CEOSERDESBits[7].Inst_CEOSERDES_1 [1]),
        .O(\rPCommand_reg[0] ));
  LUT6 #(
    .INIT(64'h00FF22220F0F2222)) 
    \CEOSERDESBits[1].Inst_CEOSERDES_i_2 
       (.I0(rIN_FIFO_WE_Latch_reg[1]),
        .I1(wDI_PO_ChipEnable[9]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 [1]),
        .I3(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 [1]),
        .I4(\CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 ),
        .I5(rIN_FIFO_WE_Latch_reg[2]),
        .O(\CEOSERDESBits[1].Inst_CEOSERDES_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \CEOSERDESBits[2].Inst_CEOSERDES_i_1 
       (.I0(rIN_FIFO_WE_Latch_reg[0]),
        .I1(rIN_FIFO_WE_Latch_reg[1]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES ),
        .I3(\CEOSERDESBits[2].Inst_CEOSERDES_i_2_n_0 ),
        .I4(\CEOSERDESBits[7].Inst_CEOSERDES_0 ),
        .I5(\CEOSERDESBits[7].Inst_CEOSERDES_1 [2]),
        .O(\rPCommand_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00FF22220F0F2222)) 
    \CEOSERDESBits[2].Inst_CEOSERDES_i_2 
       (.I0(rIN_FIFO_WE_Latch_reg[1]),
        .I1(wDI_PO_ChipEnable[10]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 [2]),
        .I3(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 [2]),
        .I4(\CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 ),
        .I5(rIN_FIFO_WE_Latch_reg[2]),
        .O(\CEOSERDESBits[2].Inst_CEOSERDES_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \CEOSERDESBits[3].Inst_CEOSERDES_i_1 
       (.I0(rIN_FIFO_WE_Latch_reg[0]),
        .I1(rIN_FIFO_WE_Latch_reg[1]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES ),
        .I3(\CEOSERDESBits[3].Inst_CEOSERDES_i_2_n_0 ),
        .I4(\CEOSERDESBits[7].Inst_CEOSERDES_0 ),
        .I5(\CEOSERDESBits[7].Inst_CEOSERDES_1 [3]),
        .O(\rPCommand_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00FF22220F0F2222)) 
    \CEOSERDESBits[3].Inst_CEOSERDES_i_2 
       (.I0(rIN_FIFO_WE_Latch_reg[1]),
        .I1(wDI_PO_ChipEnable[11]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 [3]),
        .I3(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 [3]),
        .I4(\CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 ),
        .I5(rIN_FIFO_WE_Latch_reg[2]),
        .O(\CEOSERDESBits[3].Inst_CEOSERDES_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \CEOSERDESBits[4].Inst_CEOSERDES_i_1 
       (.I0(rIN_FIFO_WE_Latch_reg[0]),
        .I1(rIN_FIFO_WE_Latch_reg[1]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES ),
        .I3(\CEOSERDESBits[4].Inst_CEOSERDES_i_2_n_0 ),
        .I4(\CEOSERDESBits[7].Inst_CEOSERDES_0 ),
        .I5(\CEOSERDESBits[7].Inst_CEOSERDES_1 [4]),
        .O(\rPCommand_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00FF22220F0F2222)) 
    \CEOSERDESBits[4].Inst_CEOSERDES_i_2 
       (.I0(rIN_FIFO_WE_Latch_reg[1]),
        .I1(wDI_PO_ChipEnable[12]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 [4]),
        .I3(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 [4]),
        .I4(\CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 ),
        .I5(rIN_FIFO_WE_Latch_reg[2]),
        .O(\CEOSERDESBits[4].Inst_CEOSERDES_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \CEOSERDESBits[5].Inst_CEOSERDES_i_1 
       (.I0(rIN_FIFO_WE_Latch_reg[0]),
        .I1(rIN_FIFO_WE_Latch_reg[1]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES ),
        .I3(\CEOSERDESBits[5].Inst_CEOSERDES_i_2_n_0 ),
        .I4(\CEOSERDESBits[7].Inst_CEOSERDES_0 ),
        .I5(\CEOSERDESBits[7].Inst_CEOSERDES_1 [5]),
        .O(\rPCommand_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h00FF22220F0F2222)) 
    \CEOSERDESBits[5].Inst_CEOSERDES_i_2 
       (.I0(rIN_FIFO_WE_Latch_reg[1]),
        .I1(wDI_PO_ChipEnable[13]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 [5]),
        .I3(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 [5]),
        .I4(\CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 ),
        .I5(rIN_FIFO_WE_Latch_reg[2]),
        .O(\CEOSERDESBits[5].Inst_CEOSERDES_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \CEOSERDESBits[6].Inst_CEOSERDES_i_1 
       (.I0(rIN_FIFO_WE_Latch_reg[0]),
        .I1(rIN_FIFO_WE_Latch_reg[1]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES ),
        .I3(\CEOSERDESBits[6].Inst_CEOSERDES_i_2_n_0 ),
        .I4(\CEOSERDESBits[7].Inst_CEOSERDES_0 ),
        .I5(\CEOSERDESBits[7].Inst_CEOSERDES_1 [6]),
        .O(\rPCommand_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h00FF22220F0F2222)) 
    \CEOSERDESBits[6].Inst_CEOSERDES_i_2 
       (.I0(rIN_FIFO_WE_Latch_reg[1]),
        .I1(wDI_PO_ChipEnable[14]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 [6]),
        .I3(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 [6]),
        .I4(\CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 ),
        .I5(rIN_FIFO_WE_Latch_reg[2]),
        .O(\CEOSERDESBits[6].Inst_CEOSERDES_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \CEOSERDESBits[7].Inst_CEOSERDES_i_1 
       (.I0(rIN_FIFO_WE_Latch_reg[0]),
        .I1(rIN_FIFO_WE_Latch_reg[1]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES ),
        .I3(\CEOSERDESBits[7].Inst_CEOSERDES_i_2_n_0 ),
        .I4(\CEOSERDESBits[7].Inst_CEOSERDES_0 ),
        .I5(\CEOSERDESBits[7].Inst_CEOSERDES_1 [7]),
        .O(\rPCommand_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h00FF22220F0F2222)) 
    \CEOSERDESBits[7].Inst_CEOSERDES_i_2 
       (.I0(rIN_FIFO_WE_Latch_reg[1]),
        .I1(wDI_PO_ChipEnable[15]),
        .I2(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 [7]),
        .I3(\CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 [7]),
        .I4(\CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 ),
        .I5(rIN_FIFO_WE_Latch_reg[2]),
        .O(\CEOSERDESBits[7].Inst_CEOSERDES_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \FSM_onehot_rCurState[12]_i_1__0 
       (.I0(rDQIDone_reg_0),
        .I1(rDQODone_reg_0),
        .I2(rRECDone_reg_0),
        .I3(\FSM_onehot_rCurState_reg[13]_0 [1]),
        .I4(\FSM_onehot_rCurState_reg[12] ),
        .I5(\FSM_onehot_rCurState_reg[13]_0 [0]),
        .O(\FSM_onehot_rCurState_reg[13] [0]));
  LUT6 #(
    .INIT(64'hF222222222222222)) 
    \FSM_onehot_rCurState[13]_i_1 
       (.I0(\FSM_onehot_rCurState_reg[13]_0 [2]),
        .I1(\FSM_onehot_rCurState_reg[12] ),
        .I2(rDQIDone_reg_0),
        .I3(rDQODone_reg_0),
        .I4(rRECDone_reg_0),
        .I5(\FSM_onehot_rCurState_reg[13]_0 [1]),
        .O(\FSM_onehot_rCurState_reg[13] [1]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \FSM_onehot_rCurState[1]_i_2__3 
       (.I0(Q),
        .I1(rReady_reg_2),
        .I2(\FSM_onehot_rCurState_reg[9]_0 ),
        .I3(\FSM_onehot_rCurState_reg[9]_1 ),
        .I4(\FSM_onehot_rCurState_reg[9]_2 ),
        .I5(\FSM_onehot_rCurState_reg[9]_3 ),
        .O(\FSM_onehot_rCurState_reg[7] ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \FSM_onehot_rCurState[7]_i_1 
       (.I0(\FSM_onehot_rCurState_reg[12] ),
        .I1(\FSM_onehot_rCurState_reg[8] [0]),
        .I2(rDQIDone_reg_0),
        .I3(rDQODone_reg_0),
        .I4(rRECDone_reg_0),
        .I5(\FSM_onehot_rCurState_reg[8] [1]),
        .O(rDQIDone_reg_3[0]));
  LUT6 #(
    .INIT(64'h111111111FFFFFFF)) 
    \FSM_onehot_rCurState[7]_i_4 
       (.I0(\FSM_onehot_rCurState_reg[12] ),
        .I1(\rCAData[7]_i_10__0 ),
        .I2(rDQIDone_reg_0),
        .I3(rDQODone_reg_0),
        .I4(rRECDone_reg_0),
        .I5(rReady_reg_0),
        .O(rReady_reg_2));
  LUT6 #(
    .INIT(64'h80008000FFFF8000)) 
    \FSM_onehot_rCurState[8]_i_1 
       (.I0(rDQIDone_reg_0),
        .I1(rDQODone_reg_0),
        .I2(rRECDone_reg_0),
        .I3(\FSM_onehot_rCurState_reg[8] [1]),
        .I4(\FSM_onehot_rCurState_reg[8] [2]),
        .I5(\FSM_onehot_rCurState_reg[12] ),
        .O(rDQIDone_reg_3[1]));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \FSM_onehot_rCurState[9]_i_2 
       (.I0(\FSM_onehot_rCurState_reg[9]_4 ),
        .I1(\FSM_onehot_rCurState_reg[9]_2 ),
        .I2(\FSM_onehot_rCurState_reg[9]_3 ),
        .I3(\FSM_onehot_rCurState_reg[9]_1 ),
        .I4(\FSM_onehot_rCurState_reg[9]_0 ),
        .O(rReady_reg_4));
  LUT3 #(
    .INIT(8'h40)) 
    Inst_DQINFIFO16x16_i_2
       (.I0(rIN_FIFO_WE_Latch_reg[3]),
        .I1(rIN_FIFO_WE_Latch_reg[1]),
        .I2(rPI_BUFF_RE),
        .O(rd_en));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    Inst_REOSERDES_i_2
       (.I0(wDI_PO_ReadEnable[2]),
        .I1(wTM_PO_ReadEnable),
        .I2(rIN_FIFO_WE_Latch_reg[0]),
        .I3(rIN_FIFO_WE_Latch_reg[1]),
        .O(\rPO_ReadEnable_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    Inst_REOSERDES_i_3
       (.I0(wDI_PO_ReadEnable[0]),
        .I1(wTM_PO_ReadEnable),
        .I2(rIN_FIFO_WE_Latch_reg[0]),
        .I3(rIN_FIFO_WE_Latch_reg[1]),
        .O(\rPO_ReadEnable_reg[2]_0 [0]));
  (* ADDR_WIDTH_A = "14" *) 
  (* ADDR_WIDTH_B = "13" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "16" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "262144" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_B = "1" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "16" *) 
  (* WRITE_MODE_B = "read_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0 PM_DI_DQ_Buffer
       (.addra({\rDQBufferWaddrssA_reg_n_0_[13] ,\rDQBufferWaddrssA_reg_n_0_[12] ,\rDQBufferWaddrssA_reg_n_0_[11] ,\rDQBufferWaddrssA_reg_n_0_[10] ,\rDQBufferWaddrssA_reg_n_0_[9] ,\rDQBufferWaddrssA_reg_n_0_[8] ,\rDQBufferWaddrssA_reg_n_0_[7] ,\rDQBufferWaddrssA_reg_n_0_[6] ,\rDQBufferWaddrssA_reg_n_0_[5] ,\rDQBufferWaddrssA_reg_n_0_[4] ,\rDQBufferWaddrssA_reg_n_0_[3] ,\rDQBufferWaddrssA_reg_n_0_[2] ,\rDQBufferWaddrssA_reg_n_0_[1] ,\rDQBufferWaddrssA_reg_n_0_[0] }),
        .addrb({PM_DI_DQ_Buffer_i_17_n_0,PM_DI_DQ_Buffer_i_18_n_0,PM_DI_DQ_Buffer_i_19_n_0,PM_DI_DQ_Buffer_i_20_n_0,PM_DI_DQ_Buffer_i_21_n_0,PM_DI_DQ_Buffer_i_22_n_0,PM_DI_DQ_Buffer_i_23_n_0,PM_DI_DQ_Buffer_i_24_n_0,PM_DI_DQ_Buffer_i_25_n_0,PM_DI_DQ_Buffer_i_26_n_0,PM_DI_DQ_Buffer_i_27_n_0,PM_DI_DQ_Buffer_i_28_n_0,PM_DI_DQ_Buffer_i_29_n_0}),
        .clka(iSystemClock),
        .clkb(iSystemClock),
        .dbiterrb(NLW_PM_DI_DQ_Buffer_dbiterrb_UNCONNECTED),
        .dina(wDQBufferW_DATA_A),
        .doutb(doutb),
        .ena(rDQBufferWenableA_reg_n_0),
        .enb(wDQBufferValid),
        .injectdbiterra(1'b0),
        .injectsbiterra(1'b0),
        .regceb(1'b1),
        .rstb(1'b0),
        .sbiterrb(NLW_PM_DI_DQ_Buffer_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(rDQBufferWenableA_reg_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_1
       (.I0(PM_DI_DQ_Buffer_i_30_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [15]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [15]),
        .O(wDQBufferW_DATA_A[15]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_10
       (.I0(PM_DI_DQ_Buffer_i_41_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [6]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [6]),
        .O(wDQBufferW_DATA_A[6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_11
       (.I0(PM_DI_DQ_Buffer_i_42_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [5]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [5]),
        .O(wDQBufferW_DATA_A[5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_12
       (.I0(PM_DI_DQ_Buffer_i_43_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [4]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [4]),
        .O(wDQBufferW_DATA_A[4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_13
       (.I0(PM_DI_DQ_Buffer_i_44_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [3]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [3]),
        .O(wDQBufferW_DATA_A[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_14
       (.I0(PM_DI_DQ_Buffer_i_45_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [2]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [2]),
        .O(wDQBufferW_DATA_A[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_15
       (.I0(PM_DI_DQ_Buffer_i_46_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [1]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [1]),
        .O(wDQBufferW_DATA_A[1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_16
       (.I0(PM_DI_DQ_Buffer_i_47_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [0]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [0]),
        .O(wDQBufferW_DATA_A[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_17
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[12] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[12] ),
        .O(PM_DI_DQ_Buffer_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_18
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[11] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[11] ),
        .O(PM_DI_DQ_Buffer_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_19
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[10] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[10] ),
        .O(PM_DI_DQ_Buffer_i_19_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_2
       (.I0(PM_DI_DQ_Buffer_i_33_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [14]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [14]),
        .O(wDQBufferW_DATA_A[14]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_20
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[9] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[9] ),
        .O(PM_DI_DQ_Buffer_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_21
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[8] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[8] ),
        .O(PM_DI_DQ_Buffer_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_22
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[7] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[7] ),
        .O(PM_DI_DQ_Buffer_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_23
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[6] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[6] ),
        .O(PM_DI_DQ_Buffer_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_24
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[5] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[5] ),
        .O(PM_DI_DQ_Buffer_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_25
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[4] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[4] ),
        .O(PM_DI_DQ_Buffer_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_26
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[3] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[3] ),
        .O(PM_DI_DQ_Buffer_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_27
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[2] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[2] ),
        .O(PM_DI_DQ_Buffer_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_28
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[1] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[1] ),
        .O(PM_DI_DQ_Buffer_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PM_DI_DQ_Buffer_i_29
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[0] ),
        .I1(wDQBufferRaddressB_01__0),
        .I2(\rDQBufferRaddressB_old_reg_n_0_[0] ),
        .O(PM_DI_DQ_Buffer_i_29_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_3
       (.I0(PM_DI_DQ_Buffer_i_34_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [13]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [13]),
        .O(wDQBufferW_DATA_A[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_30
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[3]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[15]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [15]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_30_n_0));
  LUT5 #(
    .INIT(32'h18000000)) 
    PM_DI_DQ_Buffer_i_31
       (.I0(rUpperPI_DQ),
        .I1(rPI_BUFF_OutSel[0]),
        .I2(rPI_BUFF_OutSel[1]),
        .I3(rPI_BUFF_OutSel[2]),
        .I4(rIN_FIFO_WE_Latch_reg[1]),
        .O(PM_DI_DQ_Buffer_i_31_n_0));
  LUT5 #(
    .INIT(32'h04004000)) 
    PM_DI_DQ_Buffer_i_32
       (.I0(rPI_BUFF_OutSel[1]),
        .I1(rPI_BUFF_OutSel[2]),
        .I2(rUpperPI_DQ),
        .I3(rIN_FIFO_WE_Latch_reg[1]),
        .I4(rPI_BUFF_OutSel[0]),
        .O(PM_DI_DQ_Buffer_i_32_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_33
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[2]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[14]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [14]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_34
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[1]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[13]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [13]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_34_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_35
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[0]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[12]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [12]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_35_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_36
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[7]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[11]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [11]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_37
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[6]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[10]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [10]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_38
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[5]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[9]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [9]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_39
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[4]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[8]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [8]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_39_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_4
       (.I0(PM_DI_DQ_Buffer_i_35_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [12]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [12]),
        .O(wDQBufferW_DATA_A[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_40
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[11]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[7]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [7]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_41
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[10]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[6]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [6]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_42
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[9]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[5]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [5]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_42_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_43
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[8]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[4]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [4]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_44
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[15]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[3]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [3]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_45
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[14]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[2]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [2]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_46
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[13]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[1]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [1]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    PM_DI_DQ_Buffer_i_47
       (.I0(PM_DI_DQ_Buffer_i_49_n_0),
        .I1(dout[12]),
        .I2(PM_DI_DQ_Buffer_i_50_n_0),
        .I3(out[0]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 [0]),
        .I5(PM_DI_DQ_Buffer_i_51_n_0),
        .O(PM_DI_DQ_Buffer_i_47_n_0));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    PM_DI_DQ_Buffer_i_48
       (.I0(rDQO_cur_state[2]),
        .I1(rDQO_cur_state[1]),
        .I2(rTIM_cur_state),
        .I3(PM_DI_DQ_Buffer_i_52_n_0),
        .I4(wPM_ReadReady_PCG_PM),
        .O(wDQBufferRaddressB_01__0));
  LUT3 #(
    .INIT(8'h07)) 
    PM_DI_DQ_Buffer_i_49
       (.I0(rPI_BUFF_OutSel[2]),
        .I1(rIN_FIFO_WE_Latch_reg[1]),
        .I2(rUpperPI_DQ),
        .O(PM_DI_DQ_Buffer_i_49_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_5
       (.I0(PM_DI_DQ_Buffer_i_36_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [11]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [11]),
        .O(wDQBufferW_DATA_A[11]));
  LUT5 #(
    .INIT(32'h00100000)) 
    PM_DI_DQ_Buffer_i_50
       (.I0(rUpperPI_DQ),
        .I1(rPI_BUFF_OutSel[0]),
        .I2(rIN_FIFO_WE_Latch_reg[1]),
        .I3(rPI_BUFF_OutSel[1]),
        .I4(rPI_BUFF_OutSel[2]),
        .O(PM_DI_DQ_Buffer_i_50_n_0));
  LUT5 #(
    .INIT(32'h08008000)) 
    PM_DI_DQ_Buffer_i_51
       (.I0(rPI_BUFF_OutSel[1]),
        .I1(rPI_BUFF_OutSel[2]),
        .I2(rUpperPI_DQ),
        .I3(rIN_FIFO_WE_Latch_reg[1]),
        .I4(rPI_BUFF_OutSel[0]),
        .O(PM_DI_DQ_Buffer_i_51_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    PM_DI_DQ_Buffer_i_52
       (.I0(rDQO_cur_state[6]),
        .I1(rDQO_cur_state[3]),
        .I2(rDQO_cur_state[4]),
        .I3(rDQO_cur_state[5]),
        .O(PM_DI_DQ_Buffer_i_52_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_6
       (.I0(PM_DI_DQ_Buffer_i_37_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [10]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [10]),
        .O(wDQBufferW_DATA_A[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_7
       (.I0(PM_DI_DQ_Buffer_i_38_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [9]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [9]),
        .O(wDQBufferW_DATA_A[9]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_8
       (.I0(PM_DI_DQ_Buffer_i_39_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [8]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [8]),
        .O(wDQBufferW_DATA_A[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    PM_DI_DQ_Buffer_i_9
       (.I0(PM_DI_DQ_Buffer_i_40_n_0),
        .I1(PM_DI_DQ_Buffer_i_31_n_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 [7]),
        .I3(PM_DI_DQ_Buffer_i_32_n_0),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 [7]),
        .O(wDQBufferW_DATA_A[7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    i__i_1
       (.I0(rDQO_cur_state[3]),
        .I1(rDQO_cur_state[4]),
        .I2(rDQO_cur_state[5]),
        .I3(rDQO_cur_state[6]),
        .O(i__i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    i__i_2
       (.I0(rDQO_cur_state[3]),
        .I1(rDQO_cur_state[4]),
        .I2(rDQO_cur_state[5]),
        .I3(rDQO_cur_state[6]),
        .O(i__i_2_n_0));
  LUT5 #(
    .INIT(32'h00000100)) 
    oReadLast_INST_0_i_1
       (.I0(oReadLast_INST_0_i_2_n_0),
        .I1(oReadLast_INST_0_i_3_n_0),
        .I2(oReadLast_INST_0_i_4_n_0),
        .I3(oReadLast_INST_0_i_5_n_0),
        .I4(oReadLast_INST_0_i_6_n_0),
        .O(wDQOLoopDone__0__0));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    oReadLast_INST_0_i_2
       (.I0(\rDQOCounter_reg_n_0_[12] ),
        .I1(\rNumOfData_reg_n_0_[10] ),
        .I2(rOption_reg_n_0),
        .I3(\rNumOfData_reg_n_0_[12] ),
        .I4(\rDQOCounter_reg_n_0_[11] ),
        .I5(p_0_in__0__0[10]),
        .O(oReadLast_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    oReadLast_INST_0_i_3
       (.I0(\rDQOCounter_reg_n_0_[9] ),
        .I1(\rNumOfData_reg_n_0_[7] ),
        .I2(rOption_reg_n_0),
        .I3(\rNumOfData_reg_n_0_[9] ),
        .I4(\rDQOCounter_reg_n_0_[8] ),
        .I5(p_0_in__0__0[7]),
        .O(oReadLast_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFF656A656AFFFF)) 
    oReadLast_INST_0_i_4
       (.I0(\rDQOCounter_reg_n_0_[13] ),
        .I1(\rNumOfData_reg_n_0_[11] ),
        .I2(rOption_reg_n_0),
        .I3(\rNumOfData_reg_n_0_[13] ),
        .I4(\rDQOCounter_reg_n_0_[10] ),
        .I5(wRELoopDone_carry_i_10_n_0),
        .O(oReadLast_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000505010010505)) 
    oReadLast_INST_0_i_5
       (.I0(\rNumOfData_reg_n_0_[15] ),
        .I1(\rNumOfData_reg_n_0_[13] ),
        .I2(\rDQOCounter_reg_n_0_[14] ),
        .I3(\rNumOfData_reg_n_0_[12] ),
        .I4(rOption_reg_n_0),
        .I5(\rNumOfData_reg_n_0_[14] ),
        .O(oReadLast_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    oReadLast_INST_0_i_6
       (.I0(oReadLast_INST_0_i_7_n_0),
        .I1(\rDQOCounter_reg_n_0_[3] ),
        .I2(p_0_in__0__0[2]),
        .I3(\rDQOCounter_reg_n_0_[2] ),
        .I4(p_0_in__12),
        .I5(oReadLast_INST_0_i_8_n_0),
        .O(oReadLast_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    oReadLast_INST_0_i_7
       (.I0(\rDQOCounter_reg_n_0_[6] ),
        .I1(\rNumOfData_reg_n_0_[4] ),
        .I2(rOption_reg_n_0),
        .I3(\rNumOfData_reg_n_0_[6] ),
        .I4(\rDQOCounter_reg_n_0_[5] ),
        .I5(p_0_in__0__0[4]),
        .O(oReadLast_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    oReadLast_INST_0_i_8
       (.I0(\rDQOCounter_reg_n_0_[7] ),
        .I1(\rNumOfData_reg_n_0_[5] ),
        .I2(rOption_reg_n_0),
        .I3(\rNumOfData_reg_n_0_[7] ),
        .I4(\rDQOCounter_reg_n_0_[4] ),
        .I5(p_0_in__0__0[3]),
        .O(oReadLast_INST_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h111FFFFFFFFFFFFF)) 
    \rCAData[6]_i_6 
       (.I0(rReady_reg_0),
        .I1(rDQIDone_reg_1),
        .I2(\rCAData[7]_i_10__0 ),
        .I3(\FSM_onehot_rCurState_reg[12] ),
        .I4(\FSM_onehot_rCurState_reg[9]_0 ),
        .I5(\FSM_onehot_rCurState_reg[9]_1 ),
        .O(rReady_reg_3));
  LUT6 #(
    .INIT(64'h0000000054000000)) 
    \rCAData[7]_i_11__0 
       (.I0(rUsePresetC),
        .I1(rDQIDone_reg_1),
        .I2(rReady_reg_0),
        .I3(\FSM_onehot_rCurState_reg[9]_1 ),
        .I4(\FSM_onehot_rCurState_reg[9]_0 ),
        .I5(\rCAData[0]_i_3 ),
        .O(rUsePresetC_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \rCAData[7]_i_5__0 
       (.I0(\rCAData_reg[7] ),
        .I1(\rCAData_reg[7]_0 ),
        .I2(\FSM_onehot_rCurState_reg[9]_4 ),
        .I3(\FSM_onehot_rCurState_reg[9]_2 ),
        .I4(\FSM_onehot_rCurState_reg[9]_3 ),
        .I5(\rCAData_reg[7]_1 ),
        .O(\FSM_onehot_rCurState_reg[9] ));
  LUT6 #(
    .INIT(64'hBFFFFFFF00000000)) 
    \rCAData[7]_i_8__0 
       (.I0(rReady_reg_2),
        .I1(\FSM_onehot_rCurState_reg[9]_0 ),
        .I2(\FSM_onehot_rCurState_reg[9]_1 ),
        .I3(\FSM_onehot_rCurState_reg[9]_2 ),
        .I4(\FSM_onehot_rCurState_reg[9]_3 ),
        .I5(Q),
        .O(rReady_reg_1));
  FDCE rDQBufferDoneAddressReg1_reg_c
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(1'b1),
        .Q(rDQBufferDoneAddressReg1_reg_c_n_0));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[0] ),
        .Q(\rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[10] ),
        .Q(\rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[11] ),
        .Q(\rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[12] ),
        .Q(\rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[13] ),
        .Q(\rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[1] ),
        .Q(\rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[2] ),
        .Q(\rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[3] ),
        .Q(\rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[4] ),
        .Q(\rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[5] ),
        .Q(\rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[6] ),
        .Q(\rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[7] ),
        .Q(\rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[8] ),
        .Q(\rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  (* srl_bus_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg " *) 
  (* srl_name = "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c " *) 
  SRL16E \rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(iSystemClock),
        .D(\rDQBufferWaddrssA_reg_n_0_[9] ),
        .Q(\rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ));
  FDCE rDQBufferDoneAddressReg2_reg_c
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg1_reg_c_n_0),
        .Q(rDQBufferDoneAddressReg2_reg_c_n_0));
  FDRE \rDQBufferDoneAddressReg3_reg[0]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[0]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[10]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[10]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[11]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[11]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[12]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[12]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[13]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[13]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[1]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[1]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[2]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[2]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[3]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[3]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[4]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[4]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[5]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[5]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[6]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[6]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[7]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[7]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[8]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[8]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rDQBufferDoneAddressReg3_reg[9]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(\rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0 ),
        .Q(\rDQBufferDoneAddressReg3_reg[9]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .R(1'b0));
  FDCE rDQBufferDoneAddressReg3_reg_c
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg2_reg_c_n_0),
        .Q(rDQBufferDoneAddressReg3_reg_c_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate
       (.I0(\rDQBufferDoneAddressReg3_reg[13]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__0
       (.I0(\rDQBufferDoneAddressReg3_reg[12]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__1
       (.I0(\rDQBufferDoneAddressReg3_reg[11]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__10
       (.I0(\rDQBufferDoneAddressReg3_reg[2]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__11
       (.I0(\rDQBufferDoneAddressReg3_reg[1]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__12
       (.I0(\rDQBufferDoneAddressReg3_reg[0]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__2
       (.I0(\rDQBufferDoneAddressReg3_reg[10]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__3
       (.I0(\rDQBufferDoneAddressReg3_reg[9]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__4
       (.I0(\rDQBufferDoneAddressReg3_reg[8]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__5
       (.I0(\rDQBufferDoneAddressReg3_reg[7]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__6
       (.I0(\rDQBufferDoneAddressReg3_reg[6]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__7
       (.I0(\rDQBufferDoneAddressReg3_reg[5]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__8
       (.I0(\rDQBufferDoneAddressReg3_reg[4]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rDQBufferDoneAddressReg3_reg_gate__9
       (.I0(\rDQBufferDoneAddressReg3_reg[3]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0 ),
        .I1(rDQBufferDoneAddressReg3_reg_c_n_0),
        .O(rDQBufferDoneAddressReg3_reg_gate__9_n_0));
  FDCE \rDQBufferDoneAddress_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__12_n_0),
        .Q(rDQBufferDoneAddress[0]));
  FDCE \rDQBufferDoneAddress_reg[10] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__2_n_0),
        .Q(rDQBufferDoneAddress[10]));
  FDCE \rDQBufferDoneAddress_reg[11] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__1_n_0),
        .Q(rDQBufferDoneAddress[11]));
  FDCE \rDQBufferDoneAddress_reg[12] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__0_n_0),
        .Q(rDQBufferDoneAddress[12]));
  FDCE \rDQBufferDoneAddress_reg[13] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate_n_0),
        .Q(rDQBufferDoneAddress[13]));
  FDCE \rDQBufferDoneAddress_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__11_n_0),
        .Q(rDQBufferDoneAddress[1]));
  FDCE \rDQBufferDoneAddress_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__10_n_0),
        .Q(rDQBufferDoneAddress[2]));
  FDCE \rDQBufferDoneAddress_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__9_n_0),
        .Q(rDQBufferDoneAddress[3]));
  FDCE \rDQBufferDoneAddress_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__8_n_0),
        .Q(rDQBufferDoneAddress[4]));
  FDCE \rDQBufferDoneAddress_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__7_n_0),
        .Q(rDQBufferDoneAddress[5]));
  FDCE \rDQBufferDoneAddress_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__6_n_0),
        .Q(rDQBufferDoneAddress[6]));
  FDCE \rDQBufferDoneAddress_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__5_n_0),
        .Q(rDQBufferDoneAddress[7]));
  FDCE \rDQBufferDoneAddress_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__4_n_0),
        .Q(rDQBufferDoneAddress[8]));
  FDCE \rDQBufferDoneAddress_reg[9] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQBufferDoneAddressReg3_reg_gate__3_n_0),
        .Q(rDQBufferDoneAddress[9]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rDQBufferRaddressB_new[0]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[0] ),
        .O(rDQBufferRaddressB_new[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rDQBufferRaddressB_new[10]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new[10]_i_2_n_0 ),
        .I2(\rDQBufferRaddressB_new_reg_n_0_[10] ),
        .O(rDQBufferRaddressB_new[10]));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \rDQBufferRaddressB_new[10]_i_2 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[9] ),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[6] ),
        .I2(\rDQBufferRaddressB_new[9]_i_2_n_0 ),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[7] ),
        .I4(\rDQBufferRaddressB_new_reg_n_0_[8] ),
        .O(\rDQBufferRaddressB_new[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \rDQBufferRaddressB_new[11]_i_1 
       (.I0(\rDQBufferRaddressB_new[12]_i_4_n_0 ),
        .I1(rDQO_nxt_state),
        .I2(\rDQBufferRaddressB_new_reg_n_0_[11] ),
        .O(rDQBufferRaddressB_new[11]));
  LUT6 #(
    .INIT(64'h0000000100010100)) 
    \rDQBufferRaddressB_new[12]_i_1 
       (.I0(rDQO_nxt_state__0[3]),
        .I1(rDQO_nxt_state__0[6]),
        .I2(rDQO_nxt_state__0[5]),
        .I3(rDQO_nxt_state),
        .I4(rDQO_nxt_state__0[2]),
        .I5(rDQO_nxt_state__0[1]),
        .O(rDQOCounter));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rDQBufferRaddressB_new[12]_i_2 
       (.I0(\rDQBufferRaddressB_new[12]_i_4_n_0 ),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[11] ),
        .I2(rDQO_nxt_state),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[12] ),
        .O(rDQBufferRaddressB_new[12]));
  LUT3 #(
    .INIT(8'h80)) 
    \rDQBufferRaddressB_new[12]_i_3 
       (.I0(\rDQO_nxt_state_inferred__2/i__n_0 ),
        .I1(wDQBufferValid),
        .I2(\rDQO_cur_state[4]_i_2_n_0 ),
        .O(rDQO_nxt_state));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \rDQBufferRaddressB_new[12]_i_4 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[8] ),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[7] ),
        .I2(\rDQBufferRaddressB_new[9]_i_2_n_0 ),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[6] ),
        .I4(\rDQBufferRaddressB_new_reg_n_0_[9] ),
        .I5(\rDQBufferRaddressB_new_reg_n_0_[10] ),
        .O(\rDQBufferRaddressB_new[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rDQBufferRaddressB_new[1]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[0] ),
        .I2(\rDQBufferRaddressB_new_reg_n_0_[1] ),
        .O(rDQBufferRaddressB_new[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rDQBufferRaddressB_new[2]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[0] ),
        .I2(\rDQBufferRaddressB_new_reg_n_0_[1] ),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[2] ),
        .O(rDQBufferRaddressB_new[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rDQBufferRaddressB_new[3]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[2] ),
        .I2(\rDQBufferRaddressB_new_reg_n_0_[1] ),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[0] ),
        .I4(\rDQBufferRaddressB_new_reg_n_0_[3] ),
        .O(rDQBufferRaddressB_new[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rDQBufferRaddressB_new[4]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[3] ),
        .I2(\rDQBufferRaddressB_new_reg_n_0_[0] ),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[1] ),
        .I4(\rDQBufferRaddressB_new_reg_n_0_[2] ),
        .I5(\rDQBufferRaddressB_new_reg_n_0_[4] ),
        .O(rDQBufferRaddressB_new[4]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rDQBufferRaddressB_new[5]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new[5]_i_2_n_0 ),
        .I2(\rDQBufferRaddressB_new_reg_n_0_[5] ),
        .O(rDQBufferRaddressB_new[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rDQBufferRaddressB_new[5]_i_2 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[4] ),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[3] ),
        .I2(\rDQBufferRaddressB_new_reg_n_0_[0] ),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[1] ),
        .I4(\rDQBufferRaddressB_new_reg_n_0_[2] ),
        .O(\rDQBufferRaddressB_new[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rDQBufferRaddressB_new[6]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new[9]_i_2_n_0 ),
        .I2(\rDQBufferRaddressB_new_reg_n_0_[6] ),
        .O(rDQBufferRaddressB_new[6]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \rDQBufferRaddressB_new[7]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[6] ),
        .I2(\rDQBufferRaddressB_new[9]_i_2_n_0 ),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[7] ),
        .O(rDQBufferRaddressB_new[7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    \rDQBufferRaddressB_new[8]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[7] ),
        .I2(\rDQBufferRaddressB_new[9]_i_2_n_0 ),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[6] ),
        .I4(\rDQBufferRaddressB_new_reg_n_0_[8] ),
        .O(rDQBufferRaddressB_new[8]));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \rDQBufferRaddressB_new[9]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[6] ),
        .I2(\rDQBufferRaddressB_new[9]_i_2_n_0 ),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[7] ),
        .I4(\rDQBufferRaddressB_new_reg_n_0_[8] ),
        .I5(\rDQBufferRaddressB_new_reg_n_0_[9] ),
        .O(rDQBufferRaddressB_new[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rDQBufferRaddressB_new[9]_i_2 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[5] ),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[2] ),
        .I2(\rDQBufferRaddressB_new_reg_n_0_[1] ),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[0] ),
        .I4(\rDQBufferRaddressB_new_reg_n_0_[3] ),
        .I5(\rDQBufferRaddressB_new_reg_n_0_[4] ),
        .O(\rDQBufferRaddressB_new[9]_i_2_n_0 ));
  FDCE \rDQBufferRaddressB_new_reg[0] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[0]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[0] ));
  FDCE \rDQBufferRaddressB_new_reg[10] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[10]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[10] ));
  FDCE \rDQBufferRaddressB_new_reg[11] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[11]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[11] ));
  FDCE \rDQBufferRaddressB_new_reg[12] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[12]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[12] ));
  FDCE \rDQBufferRaddressB_new_reg[1] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[1]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[1] ));
  FDCE \rDQBufferRaddressB_new_reg[2] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[2]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[2] ));
  FDCE \rDQBufferRaddressB_new_reg[3] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[3]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[3] ));
  FDCE \rDQBufferRaddressB_new_reg[4] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[4]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[4] ));
  FDCE \rDQBufferRaddressB_new_reg[5] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[5]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[5] ));
  FDCE \rDQBufferRaddressB_new_reg[6] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[6]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[6] ));
  FDCE \rDQBufferRaddressB_new_reg[7] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[7]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[7] ));
  FDCE \rDQBufferRaddressB_new_reg[8] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[8]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[8] ));
  FDCE \rDQBufferRaddressB_new_reg[9] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_new[9]),
        .Q(\rDQBufferRaddressB_new_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[0]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[0] ),
        .O(rDQBufferRaddressB_old[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[10]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[10] ),
        .O(rDQBufferRaddressB_old[10]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[11]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[11] ),
        .O(rDQBufferRaddressB_old[11]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[12]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[12] ),
        .O(rDQBufferRaddressB_old[12]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[1]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[1] ),
        .O(rDQBufferRaddressB_old[1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[2]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[2] ),
        .O(rDQBufferRaddressB_old[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[3]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[3] ),
        .O(rDQBufferRaddressB_old[3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[4]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[4] ),
        .O(rDQBufferRaddressB_old[4]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[5]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[5] ),
        .O(rDQBufferRaddressB_old[5]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[6]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[6] ),
        .O(rDQBufferRaddressB_old[6]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[7]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[7] ),
        .O(rDQBufferRaddressB_old[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[8]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[8] ),
        .O(rDQBufferRaddressB_old[8]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQBufferRaddressB_old[9]_i_1 
       (.I0(rDQO_nxt_state),
        .I1(\rDQBufferRaddressB_new_reg_n_0_[9] ),
        .O(rDQBufferRaddressB_old[9]));
  FDCE \rDQBufferRaddressB_old_reg[0] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[0]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[0] ));
  FDCE \rDQBufferRaddressB_old_reg[10] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[10]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[10] ));
  FDCE \rDQBufferRaddressB_old_reg[11] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[11]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[11] ));
  FDCE \rDQBufferRaddressB_old_reg[12] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[12]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[12] ));
  FDCE \rDQBufferRaddressB_old_reg[1] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[1]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[1] ));
  FDCE \rDQBufferRaddressB_old_reg[2] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[2]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[2] ));
  FDCE \rDQBufferRaddressB_old_reg[3] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[3]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[3] ));
  FDCE \rDQBufferRaddressB_old_reg[4] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[4]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[4] ));
  FDCE \rDQBufferRaddressB_old_reg[5] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[5]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[5] ));
  FDCE \rDQBufferRaddressB_old_reg[6] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[6]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[6] ));
  FDCE \rDQBufferRaddressB_old_reg[7] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[7]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[7] ));
  FDCE \rDQBufferRaddressB_old_reg[8] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[8]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[8] ));
  FDCE \rDQBufferRaddressB_old_reg[9] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(rDQBufferRaddressB_old[9]),
        .Q(\rDQBufferRaddressB_old_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rDQBufferWaddrssA[0]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[0] ),
        .O(\rDQBufferWaddrssA[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rDQBufferWaddrssA[10]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA[10]_i_2_n_0 ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[10] ),
        .O(\rDQBufferWaddrssA[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \rDQBufferWaddrssA[10]_i_2 
       (.I0(\rDQBufferWaddrssA_reg_n_0_[9] ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[6] ),
        .I2(\rDQBufferWaddrssA[9]_i_2_n_0 ),
        .I3(\rDQBufferWaddrssA_reg_n_0_[7] ),
        .I4(\rDQBufferWaddrssA_reg_n_0_[8] ),
        .O(\rDQBufferWaddrssA[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rDQBufferWaddrssA[11]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA[13]_i_4_n_0 ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[11] ),
        .O(\rDQBufferWaddrssA[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rDQBufferWaddrssA[12]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA[13]_i_4_n_0 ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[11] ),
        .I3(\rDQBufferWaddrssA_reg_n_0_[12] ),
        .O(\rDQBufferWaddrssA[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001170016)) 
    \rDQBufferWaddrssA[13]_i_1 
       (.I0(rDQI_nxt_state__0[2]),
        .I1(rDQI_nxt_state__0[1]),
        .I2(rDQI_nxt_state__0[3]),
        .I3(rPI_BUFF_OutSel__0[2]),
        .I4(rUpperPI_DQ_i_3_n_0),
        .I5(rDQI_nxt_state__0[8]),
        .O(rDQBufferWaddrssA));
  LUT6 #(
    .INIT(64'h0202020200020202)) 
    \rDQBufferWaddrssA[13]_i_11 
       (.I0(rDQI_cur_state[2]),
        .I1(\rDQI_cur_state[7]_i_3_n_0 ),
        .I2(\rDQI_cur_state[6]_i_4_n_0 ),
        .I3(wJOB_9BorMore__13),
        .I4(\rDQI_cur_state[7]_i_10_n_0 ),
        .I5(empty),
        .O(\rDQI_cur_state_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rDQBufferWaddrssA[13]_i_2 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[12] ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[11] ),
        .I3(\rDQBufferWaddrssA[13]_i_4_n_0 ),
        .I4(\rDQBufferWaddrssA_reg_n_0_[13] ),
        .O(\rDQBufferWaddrssA[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rDQBufferWaddrssA[13]_i_3 
       (.I0(\rDQBufferWaddrssA_reg[13]_0 ),
        .I1(rDQI_nxt_state_n_0),
        .I2(rTIM_cur_state),
        .I3(\rDQBufferWaddrssA[13]_i_6_n_0 ),
        .I4(\rDQBufferWaddrssA_reg[13]_1 ),
        .I5(\rDQBufferWaddrssA[13]_i_8_n_0 ),
        .O(\rDQBufferWaddrssA[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \rDQBufferWaddrssA[13]_i_4 
       (.I0(\rDQBufferWaddrssA_reg_n_0_[10] ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[8] ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[7] ),
        .I3(\rDQBufferWaddrssA[9]_i_2_n_0 ),
        .I4(\rDQBufferWaddrssA_reg_n_0_[6] ),
        .I5(\rDQBufferWaddrssA_reg_n_0_[9] ),
        .O(\rDQBufferWaddrssA[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rDQBufferWaddrssA[13]_i_6 
       (.I0(rDQI_cur_state[8]),
        .I1(rRECDone_reg_0),
        .I2(rDQODone_reg_0),
        .I3(rDQIDone_reg_0),
        .O(\rDQBufferWaddrssA[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \rDQBufferWaddrssA[13]_i_8 
       (.I0(rDQI_cur_state[7]),
        .I1(rDQI_cur_state[6]),
        .I2(rUpperPI_DQ_i_8_n_0),
        .I3(\rDQI_cur_state_reg[1]_0 ),
        .I4(rDQI_cur_state[2]),
        .I5(rDQI_cur_state[3]),
        .O(\rDQBufferWaddrssA[13]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rDQBufferWaddrssA[1]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[0] ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[1] ),
        .O(\rDQBufferWaddrssA[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rDQBufferWaddrssA[2]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[0] ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[1] ),
        .I3(\rDQBufferWaddrssA_reg_n_0_[2] ),
        .O(\rDQBufferWaddrssA[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rDQBufferWaddrssA[3]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[2] ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[1] ),
        .I3(\rDQBufferWaddrssA_reg_n_0_[0] ),
        .I4(\rDQBufferWaddrssA_reg_n_0_[3] ),
        .O(\rDQBufferWaddrssA[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rDQBufferWaddrssA[4]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[3] ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[0] ),
        .I3(\rDQBufferWaddrssA_reg_n_0_[1] ),
        .I4(\rDQBufferWaddrssA_reg_n_0_[2] ),
        .I5(\rDQBufferWaddrssA_reg_n_0_[4] ),
        .O(\rDQBufferWaddrssA[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rDQBufferWaddrssA[5]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA[5]_i_2_n_0 ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[5] ),
        .O(\rDQBufferWaddrssA[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rDQBufferWaddrssA[5]_i_2 
       (.I0(\rDQBufferWaddrssA_reg_n_0_[4] ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[3] ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[0] ),
        .I3(\rDQBufferWaddrssA_reg_n_0_[1] ),
        .I4(\rDQBufferWaddrssA_reg_n_0_[2] ),
        .O(\rDQBufferWaddrssA[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rDQBufferWaddrssA[6]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA[9]_i_2_n_0 ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[6] ),
        .O(\rDQBufferWaddrssA[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \rDQBufferWaddrssA[7]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[6] ),
        .I2(\rDQBufferWaddrssA[9]_i_2_n_0 ),
        .I3(\rDQBufferWaddrssA_reg_n_0_[7] ),
        .O(\rDQBufferWaddrssA[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    \rDQBufferWaddrssA[8]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[7] ),
        .I2(\rDQBufferWaddrssA[9]_i_2_n_0 ),
        .I3(\rDQBufferWaddrssA_reg_n_0_[6] ),
        .I4(\rDQBufferWaddrssA_reg_n_0_[8] ),
        .O(\rDQBufferWaddrssA[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \rDQBufferWaddrssA[9]_i_1 
       (.I0(\rDQBufferWaddrssA[13]_i_3_n_0 ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[6] ),
        .I2(\rDQBufferWaddrssA[9]_i_2_n_0 ),
        .I3(\rDQBufferWaddrssA_reg_n_0_[7] ),
        .I4(\rDQBufferWaddrssA_reg_n_0_[8] ),
        .I5(\rDQBufferWaddrssA_reg_n_0_[9] ),
        .O(\rDQBufferWaddrssA[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rDQBufferWaddrssA[9]_i_2 
       (.I0(\rDQBufferWaddrssA_reg_n_0_[5] ),
        .I1(\rDQBufferWaddrssA_reg_n_0_[2] ),
        .I2(\rDQBufferWaddrssA_reg_n_0_[1] ),
        .I3(\rDQBufferWaddrssA_reg_n_0_[0] ),
        .I4(\rDQBufferWaddrssA_reg_n_0_[3] ),
        .I5(\rDQBufferWaddrssA_reg_n_0_[4] ),
        .O(\rDQBufferWaddrssA[9]_i_2_n_0 ));
  FDCE \rDQBufferWaddrssA_reg[0] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[0]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[0] ));
  FDCE \rDQBufferWaddrssA_reg[10] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[10]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[10] ));
  FDCE \rDQBufferWaddrssA_reg[11] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[11]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[11] ));
  FDCE \rDQBufferWaddrssA_reg[12] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[12]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[12] ));
  FDCE \rDQBufferWaddrssA_reg[13] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[13]_i_2_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[13] ));
  FDCE \rDQBufferWaddrssA_reg[1] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[1]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[1] ));
  FDCE \rDQBufferWaddrssA_reg[2] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[2]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[2] ));
  FDCE \rDQBufferWaddrssA_reg[3] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[3]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[3] ));
  FDCE \rDQBufferWaddrssA_reg[4] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[4]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[4] ));
  FDCE \rDQBufferWaddrssA_reg[5] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[5]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[5] ));
  FDCE \rDQBufferWaddrssA_reg[6] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[6]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[6] ));
  FDCE \rDQBufferWaddrssA_reg[7] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[7]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[7] ));
  FDCE \rDQBufferWaddrssA_reg[8] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[8]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[8] ));
  FDCE \rDQBufferWaddrssA_reg[9] 
       (.C(iSystemClock),
        .CE(rDQBufferWaddrssA),
        .CLR(iReset),
        .D(\rDQBufferWaddrssA[9]_i_1_n_0 ),
        .Q(\rDQBufferWaddrssA_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rDQBufferWenableA_i_1
       (.I0(rPI_BUFF_OutSel__0[1]),
        .I1(rDQI_nxt_state__0[5]),
        .I2(rDQI_nxt_state__0[4]),
        .I3(rDQI_nxt_state__0[3]),
        .O(rDQBufferWenableA));
  FDCE rDQBufferWenableA_reg
       (.C(iSystemClock),
        .CE(rPI_BUFF_RE__0),
        .CLR(iReset),
        .D(rDQBufferWenableA),
        .Q(rDQBufferWenableA_reg_n_0));
  CARRY8 rDQICounter0_carry
       (.CI(\rDQICounter_reg_n_0_[1] ),
        .CI_TOP(1'b0),
        .CO({rDQICounter0_carry_n_0,rDQICounter0_carry_n_1,rDQICounter0_carry_n_2,rDQICounter0_carry_n_3,rDQICounter0_carry_n_4,rDQICounter0_carry_n_5,rDQICounter0_carry_n_6,rDQICounter0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({rDQICounter0_carry_n_8,rDQICounter0_carry_n_9,rDQICounter0_carry_n_10,rDQICounter0_carry_n_11,rDQICounter0_carry_n_12,rDQICounter0_carry_n_13,rDQICounter0_carry_n_14,rDQICounter0_carry_n_15}),
        .S(p_1_in[7:0]));
  CARRY8 rDQICounter0_carry__0
       (.CI(rDQICounter0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rDQICounter0_carry__0_CO_UNCONNECTED[7],rDQICounter0_carry__0_n_1,rDQICounter0_carry__0_n_2,rDQICounter0_carry__0_n_3,rDQICounter0_carry__0_n_4,rDQICounter0_carry__0_n_5,rDQICounter0_carry__0_n_6,rDQICounter0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({rDQICounter0_carry__0_n_8,rDQICounter0_carry__0_n_9,rDQICounter0_carry__0_n_10,rDQICounter0_carry__0_n_11,rDQICounter0_carry__0_n_12,rDQICounter0_carry__0_n_13,rDQICounter0_carry__0_n_14,rDQICounter0_carry__0_n_15}),
        .S(p_1_in[15:8]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[10]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry__0_n_15),
        .O(\rDQICounter[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[11]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry__0_n_14),
        .O(\rDQICounter[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[12]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry__0_n_13),
        .O(\rDQICounter[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[13]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry__0_n_12),
        .O(\rDQICounter[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[14]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry__0_n_11),
        .O(\rDQICounter[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[15]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry__0_n_10),
        .O(\rDQICounter[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[16]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry__0_n_9),
        .O(\rDQICounter[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010110)) 
    \rDQICounter[17]_i_1 
       (.I0(rDQI_nxt_state__0[8]),
        .I1(rPI_BUFF_OutSel__0[2]),
        .I2(rDQI_nxt_state__0[2]),
        .I3(rDQI_nxt_state__0[1]),
        .I4(rDQI_nxt_state__0[3]),
        .O(rDQICounter));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[17]_i_2 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry__0_n_8),
        .O(\rDQICounter[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rDQICounter[1]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(\rDQICounter_reg_n_0_[1] ),
        .O(\rDQICounter[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rDQICounter[2]_i_1 
       (.I0(rDQI_nxt_state__0[2]),
        .I1(rDQI_nxt_state__0[1]),
        .I2(rDQICounter0_carry_n_15),
        .O(\rDQICounter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[3]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry_n_14),
        .O(\rDQICounter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[4]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry_n_13),
        .O(\rDQICounter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[5]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry_n_12),
        .O(\rDQICounter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[6]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry_n_11),
        .O(\rDQICounter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[7]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry_n_10),
        .O(\rDQICounter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[8]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry_n_9),
        .O(\rDQICounter[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rDQICounter[9]_i_1 
       (.I0(rDQI_nxt_state__0[3]),
        .I1(rDQICounter0_carry_n_8),
        .O(\rDQICounter[9]_i_1_n_0 ));
  FDCE \rDQICounter_reg[10] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[10]_i_1_n_0 ),
        .Q(p_1_in[8]));
  FDCE \rDQICounter_reg[11] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[11]_i_1_n_0 ),
        .Q(p_1_in[9]));
  FDCE \rDQICounter_reg[12] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[12]_i_1_n_0 ),
        .Q(p_1_in[10]));
  FDCE \rDQICounter_reg[13] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[13]_i_1_n_0 ),
        .Q(p_1_in[11]));
  FDCE \rDQICounter_reg[14] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[14]_i_1_n_0 ),
        .Q(p_1_in[12]));
  FDCE \rDQICounter_reg[15] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[15]_i_1_n_0 ),
        .Q(p_1_in[13]));
  FDCE \rDQICounter_reg[16] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[16]_i_1_n_0 ),
        .Q(p_1_in[14]));
  FDCE \rDQICounter_reg[17] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[17]_i_2_n_0 ),
        .Q(p_1_in[15]));
  FDCE \rDQICounter_reg[1] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[1]_i_1_n_0 ),
        .Q(\rDQICounter_reg_n_0_[1] ));
  FDPE \rDQICounter_reg[2] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .D(\rDQICounter[2]_i_1_n_0 ),
        .PRE(iReset),
        .Q(p_1_in[0]));
  FDCE \rDQICounter_reg[3] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[3]_i_1_n_0 ),
        .Q(p_1_in[1]));
  FDCE \rDQICounter_reg[4] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[4]_i_1_n_0 ),
        .Q(p_1_in[2]));
  FDCE \rDQICounter_reg[5] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[5]_i_1_n_0 ),
        .Q(p_1_in[3]));
  FDCE \rDQICounter_reg[6] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[6]_i_1_n_0 ),
        .Q(p_1_in[4]));
  FDCE \rDQICounter_reg[7] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[7]_i_1_n_0 ),
        .Q(p_1_in[5]));
  FDCE \rDQICounter_reg[8] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[8]_i_1_n_0 ),
        .Q(p_1_in[6]));
  FDCE \rDQICounter_reg[9] 
       (.C(iSystemClock),
        .CE(rDQICounter),
        .CLR(iReset),
        .D(\rDQICounter[9]_i_1_n_0 ),
        .Q(p_1_in[7]));
  FDCE rDQIDone_reg
       (.C(iSystemClock),
        .CE(rPI_BUFF_RE__0),
        .CLR(iReset),
        .D(rDQI_nxt_state__0[8]),
        .Q(rDQIDone_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFDDDFDDDFDDD)) 
    \rDQI_cur_state[1]_i_1 
       (.I0(rDQI_nxt_state_n_0),
        .I1(rTIM_cur_state),
        .I2(rDQI_cur_state[8]),
        .I3(rDQIDone_reg_1),
        .I4(\rDQO_cur_state_reg[2]_0 ),
        .I5(\rDQI_cur_state_reg[1]_0 ),
        .O(rDQI_nxt_state__0[1]));
  LUT5 #(
    .INIT(32'h22F20000)) 
    \rDQI_cur_state[2]_i_1 
       (.I0(rDQI_cur_state[2]),
        .I1(wDQIOStart__15),
        .I2(\rDQI_cur_state_reg[1]_0 ),
        .I3(\rDQO_cur_state_reg[2]_0 ),
        .I4(rDQI_nxt_state_n_0),
        .O(rDQI_nxt_state__0[2]));
  LUT6 #(
    .INIT(64'hF222222200000000)) 
    \rDQI_cur_state[3]_i_1 
       (.I0(rDQI_cur_state[3]),
        .I1(wDQILoopDone__30),
        .I2(rDQI_cur_state[2]),
        .I3(wJOB_9BorMore__13),
        .I4(wDQIOStart__15),
        .I5(rDQI_nxt_state_n_0),
        .O(rDQI_nxt_state__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \rDQI_cur_state[3]_i_10 
       (.I0(p_1_in[12]),
        .I1(\rNumOfData_reg_n_0_[14] ),
        .I2(rOption_reg_n_0),
        .I3(\rNumOfData_reg_n_0_[12] ),
        .O(\rDQI_cur_state[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rDQI_cur_state[3]_i_11 
       (.I0(rOption_reg_n_0),
        .I1(\rNumOfData_reg_n_0_[15] ),
        .O(p_0_in__0__0[16]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \rDQI_cur_state[3]_i_12 
       (.I0(\rNumOfData_reg_n_0_[5] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[3] ),
        .I3(p_1_in[3]),
        .O(\rDQI_cur_state[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \rDQI_cur_state[3]_i_13 
       (.I0(\rNumOfData_reg_n_0_[6] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[4] ),
        .I3(p_1_in[4]),
        .O(\rDQI_cur_state[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \rDQI_cur_state[3]_i_2 
       (.I0(\rDQI_cur_state[3]_i_3_n_0 ),
        .I1(\rDQI_cur_state[3]_i_4_n_0 ),
        .I2(\rDQI_cur_state[3]_i_5_n_0 ),
        .I3(\rDQI_cur_state[3]_i_6_n_0 ),
        .I4(\rDQI_cur_state[3]_i_7_n_0 ),
        .I5(\rDQI_cur_state[3]_i_8_n_0 ),
        .O(wDQILoopDone__30));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    \rDQI_cur_state[3]_i_3 
       (.I0(\rNumOfData_reg_n_0_[10] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[12] ),
        .I3(p_1_in[10]),
        .I4(p_0_in__0__0[10]),
        .I5(p_1_in[9]),
        .O(\rDQI_cur_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    \rDQI_cur_state[3]_i_4 
       (.I0(\rNumOfData_reg_n_0_[7] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[9] ),
        .I3(p_1_in[7]),
        .I4(p_0_in__0__0[7]),
        .I5(p_1_in[6]),
        .O(\rDQI_cur_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF656A656AFFFF)) 
    \rDQI_cur_state[3]_i_5 
       (.I0(p_1_in[11]),
        .I1(\rNumOfData_reg_n_0_[11] ),
        .I2(rOption_reg_n_0),
        .I3(\rNumOfData_reg_n_0_[13] ),
        .I4(p_1_in[8]),
        .I5(wRELoopDone_carry_i_10_n_0),
        .O(\rDQI_cur_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \rDQI_cur_state[3]_i_6 
       (.I0(\rDQI_cur_state[3]_i_9_n_0 ),
        .I1(p_0_in__0__0[14]),
        .I2(p_1_in[13]),
        .I3(\rDQI_cur_state[3]_i_10_n_0 ),
        .I4(p_0_in__0__0[16]),
        .I5(p_1_in[15]),
        .O(\rDQI_cur_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    \rDQI_cur_state[3]_i_7 
       (.I0(p_1_in[5]),
        .I1(\rNumOfData_reg_n_0_[5] ),
        .I2(rOption_reg_n_0),
        .I3(\rNumOfData_reg_n_0_[7] ),
        .I4(p_1_in[2]),
        .I5(p_0_in__0__0[3]),
        .O(\rDQI_cur_state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \rDQI_cur_state[3]_i_8 
       (.I0(p_0_in__12),
        .I1(p_1_in[0]),
        .I2(p_0_in__0__0[2]),
        .I3(p_1_in[1]),
        .I4(\rDQI_cur_state[3]_i_12_n_0 ),
        .I5(\rDQI_cur_state[3]_i_13_n_0 ),
        .O(\rDQI_cur_state[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \rDQI_cur_state[3]_i_9 
       (.I0(p_1_in[14]),
        .I1(\rNumOfData_reg_n_0_[14] ),
        .I2(rOption_reg_n_0),
        .O(\rDQI_cur_state[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAFFEA00000000)) 
    \rDQI_cur_state[4]_i_1 
       (.I0(\rDQI_cur_state[4]_i_2_n_0 ),
        .I1(wDQIOStart__15),
        .I2(\rDQI_cur_state[4]_i_3_n_0 ),
        .I3(rDQI_cur_state[4]),
        .I4(rUpperPI_DQ),
        .I5(rDQI_nxt_state_n_0),
        .O(rDQI_nxt_state__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hA8000000)) 
    \rDQI_cur_state[4]_i_2 
       (.I0(wJOB_9BorMore__13),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[1] ),
        .I3(rDQI_cur_state[3]),
        .I4(wDQILoopDone__30),
        .O(\rDQI_cur_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2222200000002000)) 
    \rDQI_cur_state[4]_i_3 
       (.I0(rDQI_cur_state[2]),
        .I1(wJOB_9BorMore__13),
        .I2(\rNumOfData_reg_n_0_[1] ),
        .I3(\rNumOfData_reg_n_0_[2] ),
        .I4(rOption_reg_n_0),
        .I5(\rNumOfData_reg_n_0_[0] ),
        .O(\rDQI_cur_state[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABAFFBA00000000)) 
    \rDQI_cur_state[5]_i_1 
       (.I0(\rDQI_cur_state[5]_i_2_n_0 ),
        .I1(wJOB_9BorMore__13),
        .I2(\rDQI_cur_state[5]_i_4_n_0 ),
        .I3(rDQI_cur_state[5]),
        .I4(rUpperPI_DQ),
        .I5(rDQI_nxt_state_n_0),
        .O(rDQI_nxt_state__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \rDQI_cur_state[5]_i_10 
       (.I0(\rNumOfData_reg_n_0_[4] ),
        .I1(\rNumOfData_reg_n_0_[2] ),
        .I2(\rNumOfData_reg_n_0_[5] ),
        .I3(rOption_reg_n_0),
        .I4(\rNumOfData_reg_n_0_[3] ),
        .O(\rDQI_cur_state[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rDQI_cur_state[5]_i_11 
       (.I0(empty),
        .I1(\rDQI_cur_state[7]_i_10_n_0 ),
        .I2(wJOB_9BorMore__13),
        .O(\rDQI_cur_state[5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \rDQI_cur_state[5]_i_12 
       (.I0(rDQI_cur_state[2]),
        .I1(wJOB_9BorMore__13),
        .I2(\rNumOfData_reg_n_0_[2] ),
        .I3(rOption_reg_n_0),
        .I4(\rNumOfData_reg_n_0_[1] ),
        .O(\rDQI_cur_state[5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \rDQI_cur_state[5]_i_2 
       (.I0(\rNumOfData_reg_n_0_[1] ),
        .I1(rOption_reg_n_0),
        .I2(rDQI_cur_state[3]),
        .I3(wDQILoopDone__30),
        .O(\rDQI_cur_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rDQI_cur_state[5]_i_3 
       (.I0(\rDQI_cur_state[5]_i_5_n_0 ),
        .I1(\rDQI_cur_state[5]_i_6_n_0 ),
        .I2(\rDQI_cur_state[5]_i_7_n_0 ),
        .I3(\rDQI_cur_state[5]_i_8_n_0 ),
        .I4(\rDQI_cur_state[5]_i_9_n_0 ),
        .I5(\rDQI_cur_state[5]_i_10_n_0 ),
        .O(wJOB_9BorMore__13));
  LUT6 #(
    .INIT(64'hFFFFFE00FE00FE00)) 
    \rDQI_cur_state[5]_i_4 
       (.I0(\rDQI_cur_state[5]_i_11_n_0 ),
        .I1(\rDQI_cur_state[6]_i_4_n_0 ),
        .I2(\rDQI_cur_state[7]_i_3_n_0 ),
        .I3(\rDQI_cur_state[5]_i_12_n_0 ),
        .I4(wDQILoopDone__30),
        .I5(rDQI_cur_state[3]),
        .O(\rDQI_cur_state[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \rDQI_cur_state[5]_i_5 
       (.I0(\rNumOfData_reg_n_0_[11] ),
        .I1(\rNumOfData_reg_n_0_[9] ),
        .I2(\rNumOfData_reg_n_0_[8] ),
        .I3(rOption_reg_n_0),
        .I4(\rNumOfData_reg_n_0_[6] ),
        .O(\rDQI_cur_state[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \rDQI_cur_state[5]_i_6 
       (.I0(\rNumOfData_reg_n_0_[9] ),
        .I1(\rNumOfData_reg_n_0_[7] ),
        .I2(\rNumOfData_reg_n_0_[6] ),
        .I3(rOption_reg_n_0),
        .I4(\rNumOfData_reg_n_0_[4] ),
        .O(\rDQI_cur_state[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFAFFCA)) 
    \rDQI_cur_state[5]_i_7 
       (.I0(\rNumOfData_reg_n_0_[14] ),
        .I1(\rNumOfData_reg_n_0_[10] ),
        .I2(rOption_reg_n_0),
        .I3(\rNumOfData_reg_n_0_[12] ),
        .I4(\rNumOfData_reg_n_0_[13] ),
        .I5(\rNumOfData_reg_n_0_[15] ),
        .O(\rDQI_cur_state[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFAFAFFCCFFCC)) 
    \rDQI_cur_state[5]_i_8 
       (.I0(\rNumOfData_reg_n_0_[11] ),
        .I1(\rNumOfData_reg_n_0_[13] ),
        .I2(\rNumOfData_reg_n_0_[8] ),
        .I3(\rNumOfData_reg_n_0_[10] ),
        .I4(\rNumOfData_reg_n_0_[14] ),
        .I5(rOption_reg_n_0),
        .O(\rDQI_cur_state[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \rDQI_cur_state[5]_i_9 
       (.I0(\rNumOfData_reg_n_0_[7] ),
        .I1(\rNumOfData_reg_n_0_[5] ),
        .I2(\rNumOfData_reg_n_0_[3] ),
        .I3(rOption_reg_n_0),
        .I4(\rNumOfData_reg_n_0_[1] ),
        .O(\rDQI_cur_state[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88F8800000000)) 
    \rDQI_cur_state[6]_i_1 
       (.I0(wDQIOStart__15),
        .I1(\rDQI_cur_state[6]_i_3_n_0 ),
        .I2(rUpperPI_DQ),
        .I3(rDQI_cur_state[6]),
        .I4(rDQI_cur_state[4]),
        .I5(rDQI_nxt_state_n_0),
        .O(rDQI_nxt_state__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \rDQI_cur_state[6]_i_2 
       (.I0(empty),
        .I1(\rDQI_cur_state[7]_i_10_n_0 ),
        .I2(wJOB_9BorMore__13),
        .I3(\rDQI_cur_state[6]_i_4_n_0 ),
        .I4(\rDQI_cur_state[7]_i_3_n_0 ),
        .O(wDQIOStart__15));
  LUT6 #(
    .INIT(64'h0000474400000000)) 
    \rDQI_cur_state[6]_i_3 
       (.I0(\rNumOfData_reg_n_0_[0] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[2] ),
        .I3(\rNumOfData_reg_n_0_[1] ),
        .I4(wJOB_9BorMore__13),
        .I5(rDQI_cur_state[2]),
        .O(\rDQI_cur_state[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00C8000000080000)) 
    \rDQI_cur_state[6]_i_4 
       (.I0(rPI_ValidFlag[1]),
        .I1(p_0_in__12),
        .I2(wRELoopDone_carry_i_19_n_0),
        .I3(wJOB_9BorMore__13),
        .I4(\rDQI_cur_state[7]_i_10_n_0 ),
        .I5(rPI_ValidFlag[0]),
        .O(\rDQI_cur_state[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE000000000)) 
    \rDQI_cur_state[7]_i_1 
       (.I0(\rDQI_cur_state[7]_i_2_n_0 ),
        .I1(\rDQI_cur_state[7]_i_3_n_0 ),
        .I2(\rDQI_cur_state[7]_i_4_n_0 ),
        .I3(\rDQI_cur_state[7]_i_5_n_0 ),
        .I4(\rDQI_cur_state[7]_i_6_n_0 ),
        .I5(rDQI_nxt_state_n_0),
        .O(rDQI_nxt_state__0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFB)) 
    \rDQI_cur_state[7]_i_10 
       (.I0(\rDQI_cur_state[7]_i_15_n_0 ),
        .I1(\rREC_cur_state_reg[1]_0 ),
        .I2(rREC_cur_state[6]),
        .I3(rTIM_cur_state),
        .I4(rREC_cur_state[7]),
        .I5(\rDQI_cur_state[7]_i_16_n_0 ),
        .O(\rDQI_cur_state[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rDQI_cur_state[7]_i_11 
       (.I0(rTIM_cur_state),
        .I1(rREC_cur_state[7]),
        .I2(rREC_cur_state[2]),
        .I3(rREC_cur_state[3]),
        .O(\rDQI_cur_state[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rDQI_cur_state[7]_i_12 
       (.I0(rREC_cur_state[4]),
        .I1(rREC_cur_state[5]),
        .I2(\rREC_cur_state_reg[1]_0 ),
        .I3(rREC_cur_state[6]),
        .O(\rDQI_cur_state[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rDQI_cur_state[7]_i_13 
       (.I0(rREC_cur_state[2]),
        .I1(rREC_cur_state[3]),
        .I2(rREC_cur_state[7]),
        .I3(\rREC_cur_state_reg[1]_0 ),
        .O(\rDQI_cur_state[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rDQI_cur_state[7]_i_14 
       (.I0(rREC_cur_state[4]),
        .I1(rREC_cur_state[5]),
        .I2(rTIM_cur_state),
        .I3(rREC_cur_state[6]),
        .O(\rDQI_cur_state[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rDQI_cur_state[7]_i_15 
       (.I0(rREC_cur_state[5]),
        .I1(rREC_cur_state[4]),
        .O(\rDQI_cur_state[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rDQI_cur_state[7]_i_16 
       (.I0(rREC_cur_state[3]),
        .I1(rREC_cur_state[2]),
        .O(\rDQI_cur_state[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB0800000B080)) 
    \rDQI_cur_state[7]_i_2 
       (.I0(\rDQI_cur_state[7]_i_7_n_0 ),
        .I1(wRELoopDone_carry_i_19_n_0),
        .I2(p_0_in__12),
        .I3(\rDQI_cur_state[7]_i_8_n_0 ),
        .I4(wJOB_9BorMore__13),
        .I5(\rDQI_cur_state[7]_i_9_n_0 ),
        .O(\rDQI_cur_state[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0032000000020000)) 
    \rDQI_cur_state[7]_i_3 
       (.I0(rPI_ValidFlag[3]),
        .I1(p_0_in__12),
        .I2(wRELoopDone_carry_i_19_n_0),
        .I3(wJOB_9BorMore__13),
        .I4(\rDQI_cur_state[7]_i_10_n_0 ),
        .I5(rPI_ValidFlag[2]),
        .O(\rDQI_cur_state[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rDQI_cur_state[7]_i_4 
       (.I0(rOption_reg_n_0),
        .I1(\rNumOfData_reg_n_0_[2] ),
        .I2(\rNumOfData_reg_n_0_[1] ),
        .I3(wJOB_9BorMore__13),
        .I4(rDQI_cur_state[2]),
        .O(\rDQI_cur_state[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rDQI_cur_state[7]_i_5 
       (.I0(rDQI_cur_state[7]),
        .I1(rUpperPI_DQ),
        .O(\rDQI_cur_state[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rDQI_cur_state[7]_i_6 
       (.I0(rDQI_cur_state[5]),
        .I1(rUpperPI_DQ),
        .O(\rDQI_cur_state[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \rDQI_cur_state[7]_i_7 
       (.I0(\rDQI_cur_state[7]_i_11_n_0 ),
        .I1(\rDQI_cur_state[7]_i_12_n_0 ),
        .I2(\rDQI_cur_state[7]_i_13_n_0 ),
        .I3(\rDQI_cur_state[7]_i_14_n_0 ),
        .I4(rPI_ValidFlag[0]),
        .O(\rDQI_cur_state[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \rDQI_cur_state[7]_i_8 
       (.I0(\rDQI_cur_state[7]_i_11_n_0 ),
        .I1(\rDQI_cur_state[7]_i_12_n_0 ),
        .I2(\rDQI_cur_state[7]_i_13_n_0 ),
        .I3(\rDQI_cur_state[7]_i_14_n_0 ),
        .I4(rPI_ValidFlag[1]),
        .O(\rDQI_cur_state[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    \rDQI_cur_state[7]_i_9 
       (.I0(\rDQI_cur_state[7]_i_11_n_0 ),
        .I1(\rDQI_cur_state[7]_i_12_n_0 ),
        .I2(\rDQI_cur_state[7]_i_13_n_0 ),
        .I3(\rDQI_cur_state[7]_i_14_n_0 ),
        .I4(empty),
        .O(\rDQI_cur_state[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2222200000000)) 
    \rDQI_cur_state[8]_i_1 
       (.I0(rDQI_cur_state[8]),
        .I1(rDQIDone_reg_1),
        .I2(rDQI_cur_state[6]),
        .I3(rDQI_cur_state[7]),
        .I4(rUpperPI_DQ),
        .I5(rDQI_nxt_state_n_0),
        .O(rDQI_nxt_state__0[8]));
  (* FSM_ENCODED_STATES = "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000" *) 
  FDCE \rDQI_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQI_nxt_state__0[1]),
        .Q(\rDQI_cur_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000" *) 
  FDCE \rDQI_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQI_nxt_state__0[2]),
        .Q(rDQI_cur_state[2]));
  (* FSM_ENCODED_STATES = "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000" *) 
  FDCE \rDQI_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQI_nxt_state__0[3]),
        .Q(rDQI_cur_state[3]));
  (* FSM_ENCODED_STATES = "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000" *) 
  FDCE \rDQI_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQI_nxt_state__0[4]),
        .Q(rDQI_cur_state[4]));
  (* FSM_ENCODED_STATES = "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000" *) 
  FDCE \rDQI_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQI_nxt_state__0[5]),
        .Q(rDQI_cur_state[5]));
  (* FSM_ENCODED_STATES = "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000" *) 
  FDCE \rDQI_cur_state_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQI_nxt_state__0[6]),
        .Q(rDQI_cur_state[6]));
  (* FSM_ENCODED_STATES = "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000" *) 
  FDCE \rDQI_cur_state_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQI_nxt_state__0[7]),
        .Q(rDQI_cur_state[7]));
  (* FSM_ENCODED_STATES = "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000" *) 
  FDCE \rDQI_cur_state_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQI_nxt_state__0[8]),
        .Q(rDQI_cur_state[8]));
  LUT4 #(
    .INIT(16'h0012)) 
    rDQI_nxt_state
       (.I0(rDQI_nxt_state_i_1_n_0),
        .I1(rDQI_nxt_state_i_2_n_0),
        .I2(rDQI_nxt_state_i_3_n_0),
        .I3(rDQI_nxt_state_i_4_n_0),
        .O(rDQI_nxt_state_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    rDQI_nxt_state_i_1
       (.I0(rTIM_cur_state),
        .I1(\rDQI_cur_state_reg[1]_0 ),
        .I2(rDQI_cur_state[2]),
        .I3(rDQI_cur_state[3]),
        .O(rDQI_nxt_state_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    rDQI_nxt_state_i_2
       (.I0(rTIM_cur_state),
        .I1(\rDQI_cur_state_reg[1]_0 ),
        .I2(rDQI_cur_state[2]),
        .I3(rDQI_cur_state[3]),
        .O(rDQI_nxt_state_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    rDQI_nxt_state_i_3
       (.I0(rDQI_cur_state[4]),
        .I1(rDQI_cur_state[5]),
        .I2(rDQI_cur_state[6]),
        .I3(rDQI_cur_state[7]),
        .I4(rDQI_cur_state[8]),
        .O(rDQI_nxt_state_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    rDQI_nxt_state_i_4
       (.I0(rDQI_cur_state[4]),
        .I1(rDQI_cur_state[5]),
        .I2(rDQI_cur_state[6]),
        .I3(rDQI_cur_state[7]),
        .I4(rDQI_cur_state[8]),
        .O(rDQI_nxt_state_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[10]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[8] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[8] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[11]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[9] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[9] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[12]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[10] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[10] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[13]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[11] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[11] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[14]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[12] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[12] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[2]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[0] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[0] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[3]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[1] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[1] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[4]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[2] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[2] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[5]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[3] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[3] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[6]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[4] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[4] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[7]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[5] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[5] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[8]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[6] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[6] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \rDQOCounter[9]_i_1 
       (.I0(\rDQBufferRaddressB_new_reg_n_0_[7] ),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[7] ),
        .I2(rDQO_nxt_state),
        .I3(wDQBufferRaddressB_01__0),
        .O(\rDQOCounter[9]_i_1_n_0 ));
  FDCE \rDQOCounter_reg[10] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[10]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[10] ));
  FDCE \rDQOCounter_reg[11] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[11]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[11] ));
  FDCE \rDQOCounter_reg[12] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[12]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[12] ));
  FDCE \rDQOCounter_reg[13] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[13]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[13] ));
  FDCE \rDQOCounter_reg[14] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[14]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[14] ));
  FDCE \rDQOCounter_reg[2] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[2]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[2] ));
  FDCE \rDQOCounter_reg[3] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[3]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[3] ));
  FDCE \rDQOCounter_reg[4] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[4]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[4] ));
  FDCE \rDQOCounter_reg[5] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[5]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[5] ));
  FDCE \rDQOCounter_reg[6] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[6]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[6] ));
  FDCE \rDQOCounter_reg[7] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[7]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[7] ));
  FDCE \rDQOCounter_reg[8] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[8]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[8] ));
  FDCE \rDQOCounter_reg[9] 
       (.C(iSystemClock),
        .CE(rDQOCounter),
        .CLR(iReset),
        .D(\rDQOCounter[9]_i_1_n_0 ),
        .Q(\rDQOCounter_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    rDQODone_i_1
       (.I0(rDQO_nxt_state__0[1]),
        .I1(rDQO_nxt_state__0[2]),
        .I2(rDQO_nxt_state),
        .I3(rDQO_nxt_state__0[5]),
        .I4(rDQO_nxt_state__0[6]),
        .I5(rDQO_nxt_state__0[3]),
        .O(rReadValid));
  FDCE rDQODone_reg
       (.C(iSystemClock),
        .CE(rReadValid),
        .CLR(iReset),
        .D(rDQO_nxt_state__0[6]),
        .Q(rDQODone_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFDDDFDDDFDDD)) 
    \rDQO_cur_state[1]_i_1 
       (.I0(\rDQO_nxt_state_inferred__2/i__n_0 ),
        .I1(rTIM_cur_state),
        .I2(rDQO_cur_state[6]),
        .I3(rDQIDone_reg_1),
        .I4(\rDQO_cur_state_reg[2]_0 ),
        .I5(rDQO_cur_state[1]),
        .O(rDQO_nxt_state__0[1]));
  LUT5 #(
    .INIT(32'h22F20000)) 
    \rDQO_cur_state[2]_i_1 
       (.I0(rDQO_cur_state[2]),
        .I1(wDQIOStart__15),
        .I2(rDQO_cur_state[1]),
        .I3(\rDQO_cur_state_reg[2]_0 ),
        .I4(\rDQO_nxt_state_inferred__2/i__n_0 ),
        .O(rDQO_nxt_state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    \rDQO_cur_state[3]_i_1 
       (.I0(\rDQO_cur_state[4]_i_2_n_0 ),
        .I1(wDQBufferValid),
        .I2(rDQO_cur_state[2]),
        .I3(wDQIOStart__15),
        .I4(\rDQO_nxt_state_inferred__2/i__n_0 ),
        .O(rDQO_nxt_state__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rDQO_cur_state[4]_i_1 
       (.I0(wDQBufferValid),
        .I1(\rDQO_nxt_state_inferred__2/i__n_0 ),
        .I2(\rDQO_cur_state[4]_i_2_n_0 ),
        .O(rDQO_nxt_state__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFFF5400)) 
    \rDQO_cur_state[4]_i_2 
       (.I0(wDQOLoopDone__0__0),
        .I1(rDQO_cur_state[4]),
        .I2(rDQO_cur_state[5]),
        .I3(wPM_ReadReady_PCG_PM),
        .I4(rDQO_cur_state[3]),
        .O(\rDQO_cur_state[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    \rDQO_cur_state[5]_i_1 
       (.I0(wPM_ReadReady_PCG_PM),
        .I1(\rDQO_nxt_state_inferred__2/i__n_0 ),
        .I2(rDQO_cur_state[4]),
        .I3(rDQO_cur_state[5]),
        .O(rDQO_nxt_state__0[5]));
  LUT5 #(
    .INIT(32'hF2220000)) 
    \rDQO_cur_state[6]_i_1 
       (.I0(rDQO_cur_state[6]),
        .I1(rDQIDone_reg_1),
        .I2(\rDQO_cur_state[6]_i_2_n_0 ),
        .I3(wDQOLoopDone__0__0),
        .I4(\rDQO_nxt_state_inferred__2/i__n_0 ),
        .O(rDQO_nxt_state__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \rDQO_cur_state[6]_i_2 
       (.I0(rDQO_cur_state[4]),
        .I1(rDQO_cur_state[5]),
        .I2(wPM_ReadReady_PCG_PM),
        .O(\rDQO_cur_state[6]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010" *) 
  FDCE \rDQO_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQO_nxt_state__0[1]),
        .Q(rDQO_cur_state[1]));
  (* FSM_ENCODED_STATES = "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010" *) 
  FDCE \rDQO_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQO_nxt_state__0[2]),
        .Q(rDQO_cur_state[2]));
  (* FSM_ENCODED_STATES = "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010" *) 
  FDCE \rDQO_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQO_nxt_state__0[3]),
        .Q(rDQO_cur_state[3]));
  (* FSM_ENCODED_STATES = "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010" *) 
  FDCE \rDQO_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQO_nxt_state__0[4]),
        .Q(rDQO_cur_state[4]));
  (* FSM_ENCODED_STATES = "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010" *) 
  FDCE \rDQO_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQO_nxt_state__0[5]),
        .Q(rDQO_cur_state[5]));
  (* FSM_ENCODED_STATES = "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010" *) 
  FDCE \rDQO_cur_state_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rDQO_nxt_state__0[6]),
        .Q(rDQO_cur_state[6]));
  LUT5 #(
    .INIT(32'h00000116)) 
    \rDQO_nxt_state_inferred__2/i_ 
       (.I0(rTIM_cur_state),
        .I1(rDQO_cur_state[1]),
        .I2(rDQO_cur_state[2]),
        .I3(i__i_1_n_0),
        .I4(i__i_2_n_0),
        .O(\rDQO_nxt_state_inferred__2/i__n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    rDQSOutEnable_i_1__0
       (.I0(rDQSOutEnable_i_2_n_0),
        .I1(\rREC_cur_state_reg[1]_0 ),
        .I2(rDQSOutEnable_i_3_n_0),
        .I3(rTIM_cur_state),
        .I4(rREC_nxt_state_n_0),
        .O(rDQSOutEnable));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    rDQSOutEnable_i_2
       (.I0(rREC_cur_state[2]),
        .I1(rDQSOutEnable_i_4_n_0),
        .I2(\rRECSubCounter_reg_n_0_[3] ),
        .I3(\rRECSubCounter_reg_n_0_[2] ),
        .I4(\rRECSubCounter_reg_n_0_[5] ),
        .I5(\rRECSubCounter_reg_n_0_[4] ),
        .O(rDQSOutEnable_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    rDQSOutEnable_i_3
       (.I0(rREC_cur_state[7]),
        .I1(rRECDone_reg_0),
        .I2(rDQODone_reg_0),
        .I3(rDQIDone_reg_0),
        .O(rDQSOutEnable_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rDQSOutEnable_i_4
       (.I0(\rRECSubCounter_reg_n_0_[1] ),
        .I1(\rRECSubCounter_reg_n_0_[0] ),
        .O(rDQSOutEnable_i_4_n_0));
  FDCE rDQSOutEnable_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rDQSOutEnable),
        .Q(wDI_DQSOutEnable));
  LUT3 #(
    .INIT(8'h40)) 
    rIN_FIFO_WE_Latch_i_1
       (.I0(rIN_FIFO_WE_Latch_reg[3]),
        .I1(rPI_BUFF_WE),
        .I2(rIN_FIFO_WE_Latch_reg[1]),
        .O(wPI_BUFF_WE_PM_PHY));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[0]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_NumOfData_PCG_PM[0]),
        .O(\rNumOfData[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[10]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_NumOfData_PCG_PM[7]),
        .O(\rNumOfData[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[11]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(\rNumOfData_reg[11]_0 ),
        .O(\rNumOfData[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[12]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_NumOfData_PCG_PM[8]),
        .O(\rNumOfData[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[13]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(\rNumOfData_reg[13]_0 ),
        .O(\rNumOfData[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[14]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_NumOfData_PCG_PM[9]),
        .O(\rNumOfData[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001010000000100)) 
    \rNumOfData[15]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(rREC_nxt_state__0[3]),
        .I2(\rRECSubCounter[5]_i_3_n_0 ),
        .I3(rREC_nxt_state__0[1]),
        .I4(rREC_nxt_state__0[2]),
        .I5(\rNumOfData[15]_i_3_n_0 ),
        .O(rOption));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[15]_i_2 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_NumOfData_PCG_PM[10]),
        .O(\rNumOfData[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rNumOfData[15]_i_3 
       (.I0(\rRECSubCounter_reg_n_0_[4] ),
        .I1(\rRECSubCounter_reg_n_0_[5] ),
        .I2(\rRECSubCounter_reg_n_0_[2] ),
        .I3(\rRECSubCounter_reg_n_0_[3] ),
        .I4(\rRECSubCounter_reg_n_0_[0] ),
        .I5(\rRECSubCounter_reg_n_0_[1] ),
        .O(\rNumOfData[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[1]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_NumOfData_PCG_PM[1]),
        .O(\rNumOfData[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[2]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_NumOfData_PCG_PM[2]),
        .O(\rNumOfData[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[3]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_NumOfData_PCG_PM[3]),
        .O(\rNumOfData[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[4]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_NumOfData_PCG_PM[4]),
        .O(\rNumOfData[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[5]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(\rNumOfData_reg[5]_0 ),
        .O(\rNumOfData[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[6]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(\rNumOfData_reg[6]_0 ),
        .O(\rNumOfData[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[7]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_NumOfData_PCG_PM[5]),
        .O(\rNumOfData[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[8]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_NumOfData_PCG_PM[6]),
        .O(\rNumOfData[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rNumOfData[9]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(\rNumOfData_reg[9]_0 ),
        .O(\rNumOfData[9]_i_1_n_0 ));
  FDCE \rNumOfData_reg[0] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[0]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[0] ));
  FDCE \rNumOfData_reg[10] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[10]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[10] ));
  FDCE \rNumOfData_reg[11] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[11]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[11] ));
  FDCE \rNumOfData_reg[12] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[12]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[12] ));
  FDCE \rNumOfData_reg[13] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[13]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[13] ));
  FDCE \rNumOfData_reg[14] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[14]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[14] ));
  FDCE \rNumOfData_reg[15] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[15]_i_2_n_0 ),
        .Q(\rNumOfData_reg_n_0_[15] ));
  FDCE \rNumOfData_reg[1] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[1]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[1] ));
  FDCE \rNumOfData_reg[2] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[2]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[2] ));
  FDCE \rNumOfData_reg[3] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[3]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[3] ));
  FDCE \rNumOfData_reg[4] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[4]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[4] ));
  FDCE \rNumOfData_reg[5] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[5]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[5] ));
  FDCE \rNumOfData_reg[6] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[6]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[6] ));
  FDCE \rNumOfData_reg[7] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[7]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[7] ));
  FDCE \rNumOfData_reg[8] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[8]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[8] ));
  FDCE \rNumOfData_reg[9] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rNumOfData[9]_i_1_n_0 ),
        .Q(\rNumOfData_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rOption_i_1
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_PCommandOption_PCG_PM),
        .O(rOption_i_1_n_0));
  FDCE rOption_reg
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(rOption_i_1_n_0),
        .Q(rOption_reg_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEEAEEEA)) 
    \rPI_BUFF_OutSel[0]_i_1 
       (.I0(rDQI_nxt_state__0[5]),
        .I1(rDQI_nxt_state_n_0),
        .I2(\rDQI_cur_state[7]_i_6_n_0 ),
        .I3(\rDQI_cur_state[7]_i_5_n_0 ),
        .I4(\rDQI_cur_state[7]_i_4_n_0 ),
        .I5(wDQIOStart__15),
        .O(rPI_BUFF_OutSel__0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA8A8A8)) 
    \rPI_BUFF_OutSel[1]_i_1 
       (.I0(rDQI_nxt_state_n_0),
        .I1(\rPI_BUFF_OutSel[1]_i_2_n_0 ),
        .I2(\rPI_BUFF_OutSel[1]_i_3_n_0 ),
        .I3(\rDQI_cur_state[6]_i_3_n_0 ),
        .I4(wDQIOStart__15),
        .I5(rDQI_nxt_state__0[7]),
        .O(rPI_BUFF_OutSel__0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \rPI_BUFF_OutSel[1]_i_2 
       (.I0(rDQI_cur_state[4]),
        .I1(rUpperPI_DQ),
        .O(\rPI_BUFF_OutSel[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rPI_BUFF_OutSel[1]_i_3 
       (.I0(rDQI_cur_state[6]),
        .I1(rUpperPI_DQ),
        .O(\rPI_BUFF_OutSel[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rPI_BUFF_OutSel[2]_i_1 
       (.I0(rDQI_nxt_state__0[4]),
        .I1(rDQI_nxt_state__0[5]),
        .I2(rPI_BUFF_OutSel__0[1]),
        .O(rPI_BUFF_OutSel__0[2]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_BUFF_OutSel_reg[0] 
       (.C(iSystemClock),
        .CE(rPI_BUFF_RE__0),
        .CLR(iReset),
        .D(rPI_BUFF_OutSel__0[0]),
        .Q(rPI_BUFF_OutSel[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_BUFF_OutSel_reg[1] 
       (.C(iSystemClock),
        .CE(rPI_BUFF_RE__0),
        .CLR(iReset),
        .D(rPI_BUFF_OutSel__0[1]),
        .Q(rPI_BUFF_OutSel[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_BUFF_OutSel_reg[2] 
       (.C(iSystemClock),
        .CE(rPI_BUFF_RE__0),
        .CLR(iReset),
        .D(rPI_BUFF_OutSel__0[2]),
        .Q(rPI_BUFF_OutSel[2]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE rPI_BUFF_RE_reg
       (.C(iSystemClock),
        .CE(rPI_BUFF_RE__0),
        .CLR(iReset),
        .D(rDQI_nxt_state__0[3]),
        .Q(rPI_BUFF_RE));
  LUT6 #(
    .INIT(64'hAAAA8888FFFA8888)) 
    rPI_BUFF_WE_i_1
       (.I0(rDQI_nxt_state__0[2]),
        .I1(rPI_BUFF_WE_i_2_n_0),
        .I2(rDQBufferWenableA),
        .I3(rDQI_nxt_state__0[8]),
        .I4(rPI_BUFF_WE),
        .I5(wtRPSTDone__1),
        .O(rPI_BUFF_WE__0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    rPI_BUFF_WE_i_2
       (.I0(\rRECSubCounter_reg_n_0_[4] ),
        .I1(\rRECSubCounter_reg_n_0_[5] ),
        .I2(\rRECSubCounter_reg_n_0_[2] ),
        .I3(\rRECSubCounter_reg_n_0_[3] ),
        .I4(\rRECSubCounter_reg_n_0_[0] ),
        .I5(\rRECSubCounter_reg_n_0_[1] ),
        .O(rPI_BUFF_WE_i_2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE rPI_BUFF_WE_reg
       (.C(iSystemClock),
        .CE(rPI_BUFF_RE__0),
        .CLR(iReset),
        .D(rPI_BUFF_WE__0),
        .Q(rPI_BUFF_WE));
  LUT2 #(
    .INIT(4'h8)) 
    \rPI_ValidFlag[0]_i_1 
       (.I0(rPI_ValidFlag_b_3[0]),
        .I1(rPI_ValidFlag_b_4[0]),
        .O(p_3_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \rPI_ValidFlag[1]_i_1 
       (.I0(rPI_ValidFlag_b_3[1]),
        .I1(rPI_ValidFlag_b_4[1]),
        .O(p_3_out[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \rPI_ValidFlag[2]_i_1 
       (.I0(rPI_ValidFlag_b_3[2]),
        .I1(rPI_ValidFlag_b_4[2]),
        .O(p_3_out[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \rPI_ValidFlag[3]_i_1 
       (.I0(rPI_ValidFlag_b_3[3]),
        .I1(rPI_ValidFlag_b_4[3]),
        .O(p_3_out[3]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_1_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rPI_ValidFlag_b_1_reg[3]_0 [0]),
        .Q(rPI_ValidFlag_b_1[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_1_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rPI_ValidFlag_b_1_reg[3]_0 [1]),
        .Q(rPI_ValidFlag_b_1[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_1_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rPI_ValidFlag_b_1_reg[3]_0 [2]),
        .Q(rPI_ValidFlag_b_1[2]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_1_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rPI_ValidFlag_b_1_reg[3]_0 [3]),
        .Q(rPI_ValidFlag_b_1[3]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_2_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_1[0]),
        .Q(rPI_ValidFlag_b_2[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_2_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_1[1]),
        .Q(rPI_ValidFlag_b_2[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_2_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_1[2]),
        .Q(rPI_ValidFlag_b_2[2]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_2_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_1[3]),
        .Q(rPI_ValidFlag_b_2[3]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_3_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_2[0]),
        .Q(rPI_ValidFlag_b_3[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_3_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_2[1]),
        .Q(rPI_ValidFlag_b_3[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_3_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_2[2]),
        .Q(rPI_ValidFlag_b_3[2]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_3_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_2[3]),
        .Q(rPI_ValidFlag_b_3[3]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_4_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_3[0]),
        .Q(rPI_ValidFlag_b_4[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_4_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_3[1]),
        .Q(rPI_ValidFlag_b_4[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_4_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_3[2]),
        .Q(rPI_ValidFlag_b_4[2]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_b_4_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPI_ValidFlag_b_3[3]),
        .Q(rPI_ValidFlag_b_4[3]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(p_3_out[0]),
        .Q(rPI_ValidFlag[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(p_3_out[1]),
        .Q(rPI_ValidFlag[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(p_3_out[2]),
        .Q(rPI_ValidFlag[2]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE \rPI_ValidFlag_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(p_3_out[3]),
        .Q(rPI_ValidFlag[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    rPM_ONOFF_i_4
       (.I0(rDQIDone_reg_1),
        .I1(rPM_ONOFF_reg),
        .I2(rPM_ONOFF_reg_0),
        .I3(\FSM_onehot_rCurState_reg[12] ),
        .I4(rPM_ONOFF_reg_1),
        .I5(rPM_ONOFF_reg_2),
        .O(rLastStep_reg));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \rPM_PCommandOption[2]_i_10 
       (.I0(rDQIDone_reg_0),
        .I1(rDQODone_reg_0),
        .I2(rRECDone_reg_0),
        .I3(\r_rST_cur_state_reg[11] ),
        .I4(\rPM_PCommandOption[2]_i_5 ),
        .I5(wPBRReady),
        .O(rDQIDone_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[10]_i_1__0 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_TargetWay_PCG_PM[2]),
        .O(\rPO_ChipEnable[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[11]_i_1__0 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_TargetWay_PCG_PM[3]),
        .O(\rPO_ChipEnable[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[12]_i_1__0 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_TargetWay_PCG_PM[4]),
        .O(\rPO_ChipEnable[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[13]_i_1__0 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_TargetWay_PCG_PM[5]),
        .O(\rPO_ChipEnable[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[14]_i_1__0 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_TargetWay_PCG_PM[6]),
        .O(\rPO_ChipEnable[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[15]_i_1__0 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_TargetWay_PCG_PM[7]),
        .O(\rPO_ChipEnable[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[8]_i_1__0 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_TargetWay_PCG_PM[0]),
        .O(\rPO_ChipEnable[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[9]_i_1__0 
       (.I0(rREC_nxt_state__0[2]),
        .I1(wPM_TargetWay_PCG_PM[1]),
        .O(\rPO_ChipEnable[9]_i_1__0_n_0 ));
  FDCE \rPO_ChipEnable_reg[10] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rPO_ChipEnable[10]_i_1__0_n_0 ),
        .Q(wDI_PO_ChipEnable[10]));
  FDCE \rPO_ChipEnable_reg[11] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rPO_ChipEnable[11]_i_1__0_n_0 ),
        .Q(wDI_PO_ChipEnable[11]));
  FDCE \rPO_ChipEnable_reg[12] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rPO_ChipEnable[12]_i_1__0_n_0 ),
        .Q(wDI_PO_ChipEnable[12]));
  FDCE \rPO_ChipEnable_reg[13] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rPO_ChipEnable[13]_i_1__0_n_0 ),
        .Q(wDI_PO_ChipEnable[13]));
  FDCE \rPO_ChipEnable_reg[14] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rPO_ChipEnable[14]_i_1__0_n_0 ),
        .Q(wDI_PO_ChipEnable[14]));
  FDCE \rPO_ChipEnable_reg[15] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rPO_ChipEnable[15]_i_1__0_n_0 ),
        .Q(wDI_PO_ChipEnable[15]));
  FDCE \rPO_ChipEnable_reg[8] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rPO_ChipEnable[8]_i_1__0_n_0 ),
        .Q(wDI_PO_ChipEnable[8]));
  FDCE \rPO_ChipEnable_reg[9] 
       (.C(iSystemClock),
        .CE(rOption),
        .CLR(iReset),
        .D(\rPO_ChipEnable[9]_i_1__0_n_0 ),
        .Q(wDI_PO_ChipEnable[9]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \rPO_ReadEnable[0]_i_1 
       (.I0(\rPO_ReadEnable[0]_i_2_n_0 ),
        .I1(\rNumOfData_reg_n_0_[0] ),
        .I2(rOption_reg_n_0),
        .I3(rREC_nxt_state__0[3]),
        .O(rPO_ReadEnable[0]));
  LUT5 #(
    .INIT(32'hC8CCC8C8)) 
    \rPO_ReadEnable[0]_i_2 
       (.I0(rREC_cur_state[5]),
        .I1(rREC_nxt_state_n_0),
        .I2(rREC_cur_state[6]),
        .I3(rDQIDone_reg_1),
        .I4(rREC_cur_state[7]),
        .O(\rPO_ReadEnable[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \rPO_ReadEnable[2]_i_1 
       (.I0(\rRECSubCounter[5]_i_3_n_0 ),
        .I1(\rNumOfData_reg_n_0_[0] ),
        .I2(rOption_reg_n_0),
        .I3(rREC_nxt_state__0[3]),
        .O(rPO_ReadEnable[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFFFFFFA8)) 
    \rPO_ReadEnable[3]_i_1__0 
       (.I0(\rRECSubCounter[5]_i_3_n_0 ),
        .I1(\rNumOfData_reg_n_0_[0] ),
        .I2(rOption_reg_n_0),
        .I3(rREC_nxt_state__0[3]),
        .I4(rREC_nxt_state__0[4]),
        .O(rPO_ReadEnable[3]));
  FDCE \rPO_ReadEnable_reg[0] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_ReadEnable[0]),
        .Q(wDI_PO_ReadEnable[0]));
  FDCE \rPO_ReadEnable_reg[2] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_ReadEnable[2]),
        .Q(wDI_PO_ReadEnable[2]));
  FDCE \rPO_ReadEnable_reg[3] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_ReadEnable[3]),
        .Q(\rPO_ReadEnable_reg[3]_0 ));
  CARRY8 rRECCounter0_carry
       (.CI(\rRECCounter_reg_n_0_[1] ),
        .CI_TOP(1'b0),
        .CO({rRECCounter0_carry_n_0,rRECCounter0_carry_n_1,rRECCounter0_carry_n_2,rRECCounter0_carry_n_3,rRECCounter0_carry_n_4,rRECCounter0_carry_n_5,rRECCounter0_carry_n_6,rRECCounter0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:1]),
        .S({\rRECCounter_reg_n_0_[9] ,\rRECCounter_reg_n_0_[8] ,\rRECCounter_reg_n_0_[7] ,\rRECCounter_reg_n_0_[6] ,\rRECCounter_reg_n_0_[5] ,\rRECCounter_reg_n_0_[4] ,\rRECCounter_reg_n_0_[3] ,\rRECCounter_reg_n_0_[2] }));
  CARRY8 rRECCounter0_carry__0
       (.CI(rRECCounter0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rRECCounter0_carry__0_CO_UNCONNECTED[7],rRECCounter0_carry__0_n_1,rRECCounter0_carry__0_n_2,rRECCounter0_carry__0_n_3,rRECCounter0_carry__0_n_4,rRECCounter0_carry__0_n_5,rRECCounter0_carry__0_n_6,rRECCounter0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:9]),
        .S({\rRECCounter_reg_n_0_[17] ,\rRECCounter_reg_n_0_[16] ,\rRECCounter_reg_n_0_[15] ,\rRECCounter_reg_n_0_[14] ,\rRECCounter_reg_n_0_[13] ,\rRECCounter_reg_n_0_[12] ,\rRECCounter_reg_n_0_[11] ,\rRECCounter_reg_n_0_[10] }));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[10]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[9]),
        .O(\rRECCounter[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[11]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[10]),
        .O(\rRECCounter[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[12]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[11]),
        .O(\rRECCounter[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[13]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[12]),
        .O(\rRECCounter[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[14]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[13]),
        .O(\rRECCounter[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[15]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[14]),
        .O(\rRECCounter[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[16]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[15]),
        .O(\rRECCounter[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010016)) 
    \rRECCounter[17]_i_1 
       (.I0(rREC_nxt_state__0[2]),
        .I1(rREC_nxt_state__0[1]),
        .I2(rREC_nxt_state__0[3]),
        .I3(\rRECSubCounter[5]_i_3_n_0 ),
        .I4(rREC_nxt_state__0[4]),
        .O(rRECCounter));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[17]_i_2 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[16]),
        .O(\rRECCounter[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rRECCounter[1]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(\rRECCounter_reg_n_0_[1] ),
        .O(\rRECCounter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[2]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[1]),
        .O(\rRECCounter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[3]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[2]),
        .O(\rRECCounter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[4]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[3]),
        .O(\rRECCounter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[5]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[4]),
        .O(\rRECCounter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[6]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[5]),
        .O(\rRECCounter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[7]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[6]),
        .O(\rRECCounter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[8]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[7]),
        .O(\rRECCounter[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rRECCounter[9]_i_1 
       (.I0(rREC_nxt_state__0[4]),
        .I1(data0[8]),
        .O(\rRECCounter[9]_i_1_n_0 ));
  FDCE \rRECCounter_reg[10] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[10]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[10] ));
  FDCE \rRECCounter_reg[11] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[11]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[11] ));
  FDCE \rRECCounter_reg[12] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[12]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[12] ));
  FDCE \rRECCounter_reg[13] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[13]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[13] ));
  FDCE \rRECCounter_reg[14] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[14]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[14] ));
  FDCE \rRECCounter_reg[15] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[15]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[15] ));
  FDCE \rRECCounter_reg[16] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[16]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[16] ));
  FDCE \rRECCounter_reg[17] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[17]_i_2_n_0 ),
        .Q(\rRECCounter_reg_n_0_[17] ));
  FDCE \rRECCounter_reg[1] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[1]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[1] ));
  FDCE \rRECCounter_reg[2] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[2]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[2] ));
  FDCE \rRECCounter_reg[3] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[3]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[3] ));
  FDCE \rRECCounter_reg[4] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[4]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[4] ));
  FDCE \rRECCounter_reg[5] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[5]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[5] ));
  FDCE \rRECCounter_reg[6] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[6]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[6] ));
  FDCE \rRECCounter_reg[7] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[7]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[7] ));
  FDCE \rRECCounter_reg[8] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[8]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[8] ));
  FDCE \rRECCounter_reg[9] 
       (.C(iSystemClock),
        .CE(rRECCounter),
        .CLR(iReset),
        .D(\rRECCounter[9]_i_1_n_0 ),
        .Q(\rRECCounter_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hABAABBBBABAAABAA)) 
    rRECDone_i_1
       (.I0(rRECDone_i_2_n_0),
        .I1(rREC_nxt_state__0[4]),
        .I2(rREC_nxt_state__0[1]),
        .I3(rRECDone_i_3_n_0),
        .I4(\rRECSubCounter[5]_i_3_n_0 ),
        .I5(rRECDone_i_4_n_0),
        .O(rReady));
  LUT6 #(
    .INIT(64'h0003000000020000)) 
    rRECDone_i_2
       (.I0(rRECDone_i_5_n_0),
        .I1(rRECDone_i_6_n_0),
        .I2(rRECDone_i_7_n_0),
        .I3(rTIM_cur_state),
        .I4(rREC_nxt_state_n_0),
        .I5(rRECDone_i_8_n_0),
        .O(rRECDone_i_2_n_0));
  LUT6 #(
    .INIT(64'hA2AA2222A2AAA2AA)) 
    rRECDone_i_3
       (.I0(\rRECSubCounter[5]_i_4_n_0 ),
        .I1(rREC_nxt_state_n_0),
        .I2(wtCRxxDone__3),
        .I3(rREC_cur_state[2]),
        .I4(\rDQO_cur_state_reg[2]_0 ),
        .I5(\rREC_cur_state_reg[1]_0 ),
        .O(rRECDone_i_3_n_0));
  LUT6 #(
    .INIT(64'h0101015655555555)) 
    rRECDone_i_4
       (.I0(rREC_nxt_state__0[3]),
        .I1(rDQSOutEnable_i_2_n_0),
        .I2(rDQSOutEnable_reg_0),
        .I3(rRECDone_i_7_n_0),
        .I4(rTIM_cur_state),
        .I5(rREC_nxt_state_n_0),
        .O(rRECDone_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h00000006)) 
    rRECDone_i_5
       (.I0(rREC_nxt_state__0[5]),
        .I1(rREC_nxt_state__0[7]),
        .I2(rREC_nxt_state__0[6]),
        .I3(rREC_nxt_state__0[3]),
        .I4(rREC_nxt_state__0[4]),
        .O(rRECDone_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFAEAAAAAAAAAAAA)) 
    rRECDone_i_6
       (.I0(rDQSOutEnable_i_2_n_0),
        .I1(rRECDone_i_2_0),
        .I2(rRECDone_i_2_1),
        .I3(rRECDone_i_2_2),
        .I4(rRECDone_i_2_3),
        .I5(\rREC_cur_state_reg[1]_0 ),
        .O(rRECDone_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00A2AAAA)) 
    rRECDone_i_7
       (.I0(\rREC_cur_state_reg[1]_0 ),
        .I1(rRECDone_i_2_0),
        .I2(rRECDone_i_2_1),
        .I3(rRECDone_i_2_2),
        .I4(rRECDone_i_2_3),
        .I5(rDQSOutEnable_i_3_n_0),
        .O(rRECDone_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h10)) 
    rRECDone_i_8
       (.I0(rREC_nxt_state__0[3]),
        .I1(\rRECSubCounter[5]_i_3_n_0 ),
        .I2(rREC_nxt_state__0[4]),
        .O(rRECDone_i_8_n_0));
  FDCE rRECDone_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rREC_nxt_state__0[7]),
        .Q(rRECDone_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rRECSubCounter[0]_i_1 
       (.I0(rREC_nxt_state__0[1]),
        .I1(\rRECSubCounter_reg_n_0_[0] ),
        .O(\rRECSubCounter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \rRECSubCounter[1]_i_1 
       (.I0(rREC_nxt_state__0[1]),
        .I1(\rRECSubCounter_reg_n_0_[0] ),
        .I2(\rRECSubCounter_reg_n_0_[1] ),
        .O(\rRECSubCounter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \rRECSubCounter[2]_i_1 
       (.I0(rREC_nxt_state__0[1]),
        .I1(\rRECSubCounter_reg_n_0_[0] ),
        .I2(\rRECSubCounter_reg_n_0_[1] ),
        .I3(\rRECSubCounter_reg_n_0_[2] ),
        .O(\rRECSubCounter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \rRECSubCounter[3]_i_1 
       (.I0(rREC_nxt_state__0[1]),
        .I1(\rRECSubCounter_reg_n_0_[2] ),
        .I2(\rRECSubCounter_reg_n_0_[1] ),
        .I3(\rRECSubCounter_reg_n_0_[0] ),
        .I4(\rRECSubCounter_reg_n_0_[3] ),
        .O(\rRECSubCounter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \rRECSubCounter[4]_i_1 
       (.I0(rREC_nxt_state__0[1]),
        .I1(\rRECSubCounter_reg_n_0_[3] ),
        .I2(\rRECSubCounter_reg_n_0_[0] ),
        .I3(\rRECSubCounter_reg_n_0_[1] ),
        .I4(\rRECSubCounter_reg_n_0_[2] ),
        .I5(\rRECSubCounter_reg_n_0_[4] ),
        .O(\rRECSubCounter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011170016)) 
    \rRECSubCounter[5]_i_1 
       (.I0(rREC_nxt_state__0[1]),
        .I1(rREC_nxt_state__0[2]),
        .I2(rREC_nxt_state__0[3]),
        .I3(\rRECSubCounter[5]_i_3_n_0 ),
        .I4(\rRECSubCounter[5]_i_4_n_0 ),
        .I5(rREC_nxt_state__0[4]),
        .O(rRECSubCounter));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \rRECSubCounter[5]_i_2 
       (.I0(rREC_nxt_state__0[1]),
        .I1(\rRECSubCounter_reg_n_0_[4] ),
        .I2(\rRECSubCounter[5]_i_5_n_0 ),
        .I3(\rRECSubCounter_reg_n_0_[5] ),
        .O(\rRECSubCounter[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rRECSubCounter[5]_i_3 
       (.I0(\rPO_ReadEnable[0]_i_2_n_0 ),
        .I1(rREC_nxt_state__0[5]),
        .O(\rRECSubCounter[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rRECSubCounter[5]_i_4 
       (.I0(rREC_nxt_state__0[3]),
        .I1(rREC_nxt_state__0[6]),
        .I2(rREC_nxt_state__0[7]),
        .I3(rREC_nxt_state__0[5]),
        .O(\rRECSubCounter[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rRECSubCounter[5]_i_5 
       (.I0(\rRECSubCounter_reg_n_0_[2] ),
        .I1(\rRECSubCounter_reg_n_0_[1] ),
        .I2(\rRECSubCounter_reg_n_0_[0] ),
        .I3(\rRECSubCounter_reg_n_0_[3] ),
        .O(\rRECSubCounter[5]_i_5_n_0 ));
  FDCE \rRECSubCounter_reg[0] 
       (.C(iSystemClock),
        .CE(rRECSubCounter),
        .CLR(iReset),
        .D(\rRECSubCounter[0]_i_1_n_0 ),
        .Q(\rRECSubCounter_reg_n_0_[0] ));
  FDCE \rRECSubCounter_reg[1] 
       (.C(iSystemClock),
        .CE(rRECSubCounter),
        .CLR(iReset),
        .D(\rRECSubCounter[1]_i_1_n_0 ),
        .Q(\rRECSubCounter_reg_n_0_[1] ));
  FDCE \rRECSubCounter_reg[2] 
       (.C(iSystemClock),
        .CE(rRECSubCounter),
        .CLR(iReset),
        .D(\rRECSubCounter[2]_i_1_n_0 ),
        .Q(\rRECSubCounter_reg_n_0_[2] ));
  FDCE \rRECSubCounter_reg[3] 
       (.C(iSystemClock),
        .CE(rRECSubCounter),
        .CLR(iReset),
        .D(\rRECSubCounter[3]_i_1_n_0 ),
        .Q(\rRECSubCounter_reg_n_0_[3] ));
  FDCE \rRECSubCounter_reg[4] 
       (.C(iSystemClock),
        .CE(rRECSubCounter),
        .CLR(iReset),
        .D(\rRECSubCounter[4]_i_1_n_0 ),
        .Q(\rRECSubCounter_reg_n_0_[4] ));
  FDCE \rRECSubCounter_reg[5] 
       (.C(iSystemClock),
        .CE(rRECSubCounter),
        .CLR(iReset),
        .D(\rRECSubCounter[5]_i_2_n_0 ),
        .Q(\rRECSubCounter_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'hFFFFFDDDFDDDFDDD)) 
    \rREC_cur_state[1]_i_1 
       (.I0(rREC_nxt_state_n_0),
        .I1(rTIM_cur_state),
        .I2(rREC_cur_state[7]),
        .I3(rDQIDone_reg_1),
        .I4(\rDQO_cur_state_reg[2]_0 ),
        .I5(\rREC_cur_state_reg[1]_0 ),
        .O(rREC_nxt_state__0[1]));
  LUT5 #(
    .INIT(32'h22F20000)) 
    \rREC_cur_state[2]_i_1 
       (.I0(\rREC_cur_state_reg[1]_0 ),
        .I1(\rDQO_cur_state_reg[2]_0 ),
        .I2(rREC_cur_state[2]),
        .I3(wtCRxxDone__3),
        .I4(rREC_nxt_state_n_0),
        .O(rREC_nxt_state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h88F80000)) 
    \rREC_cur_state[3]_i_1 
       (.I0(wtCRxxDone__3),
        .I1(rREC_cur_state[2]),
        .I2(rREC_cur_state[3]),
        .I3(wtRPREDone__4),
        .I4(rREC_nxt_state_n_0),
        .O(rREC_nxt_state__0[3]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rREC_cur_state[3]_i_2 
       (.I0(\rRECSubCounter_reg_n_0_[4] ),
        .I1(\rRECSubCounter_reg_n_0_[5] ),
        .I2(\rRECSubCounter_reg_n_0_[2] ),
        .I3(\rRECSubCounter_reg_n_0_[3] ),
        .I4(\rRECSubCounter_reg_n_0_[0] ),
        .I5(\rRECSubCounter_reg_n_0_[1] ),
        .O(wtCRxxDone__3));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h44404040)) 
    \rREC_cur_state[4]_i_1 
       (.I0(wRELoopDone),
        .I1(rREC_nxt_state_n_0),
        .I2(rREC_cur_state[4]),
        .I3(wtRPREDone__4),
        .I4(rREC_cur_state[3]),
        .O(rREC_nxt_state__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h88808080)) 
    \rREC_cur_state[5]_i_1 
       (.I0(wRELoopDone),
        .I1(rREC_nxt_state_n_0),
        .I2(rREC_cur_state[4]),
        .I3(wtRPREDone__4),
        .I4(rREC_cur_state[3]),
        .O(rREC_nxt_state__0[5]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rREC_cur_state[5]_i_2 
       (.I0(\rRECSubCounter_reg_n_0_[5] ),
        .I1(\rRECSubCounter_reg_n_0_[4] ),
        .I2(\rRECSubCounter_reg_n_0_[2] ),
        .I3(\rRECSubCounter_reg_n_0_[3] ),
        .I4(\rRECSubCounter_reg_n_0_[0] ),
        .I5(\rRECSubCounter_reg_n_0_[1] ),
        .O(wtRPREDone__4));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \rREC_cur_state[6]_i_1 
       (.I0(rREC_cur_state[5]),
        .I1(rREC_cur_state[6]),
        .I2(wtRPSTDone__1),
        .I3(rREC_nxt_state_n_0),
        .O(rREC_nxt_state__0[6]));
  LUT5 #(
    .INIT(32'hF2220000)) 
    \rREC_cur_state[7]_i_1 
       (.I0(rREC_cur_state[7]),
        .I1(rDQIDone_reg_1),
        .I2(wtRPSTDone__1),
        .I3(rREC_cur_state[6]),
        .I4(rREC_nxt_state_n_0),
        .O(rREC_nxt_state__0[7]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \rREC_cur_state[7]_i_2 
       (.I0(\rRECSubCounter_reg_n_0_[4] ),
        .I1(\rRECSubCounter_reg_n_0_[5] ),
        .I2(\rRECSubCounter_reg_n_0_[2] ),
        .I3(\rRECSubCounter_reg_n_0_[3] ),
        .I4(\rRECSubCounter_reg_n_0_[0] ),
        .I5(\rRECSubCounter_reg_n_0_[1] ),
        .O(wtRPSTDone__1));
  (* FSM_ENCODED_STATES = "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010" *) 
  FDCE \rREC_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rREC_nxt_state__0[1]),
        .Q(\rREC_cur_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010" *) 
  FDCE \rREC_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rREC_nxt_state__0[2]),
        .Q(rREC_cur_state[2]));
  (* FSM_ENCODED_STATES = "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010" *) 
  FDCE \rREC_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rREC_nxt_state__0[3]),
        .Q(rREC_cur_state[3]));
  (* FSM_ENCODED_STATES = "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010" *) 
  FDCE \rREC_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rREC_nxt_state__0[4]),
        .Q(rREC_cur_state[4]));
  (* FSM_ENCODED_STATES = "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010" *) 
  FDCE \rREC_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rREC_nxt_state__0[5]),
        .Q(rREC_cur_state[5]));
  (* FSM_ENCODED_STATES = "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010" *) 
  FDCE \rREC_cur_state_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rREC_nxt_state__0[6]),
        .Q(rREC_cur_state[6]));
  (* FSM_ENCODED_STATES = "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010" *) 
  FDCE \rREC_cur_state_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rREC_nxt_state__0[7]),
        .Q(rREC_cur_state[7]));
  LUT4 #(
    .INIT(16'h0012)) 
    rREC_nxt_state
       (.I0(rREC_nxt_state_i_1_n_0),
        .I1(rREC_nxt_state_i_2_n_0),
        .I2(rREC_nxt_state_i_3_n_0),
        .I3(rREC_nxt_state_i_4_n_0),
        .O(rREC_nxt_state_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    rREC_nxt_state_i_1
       (.I0(rTIM_cur_state),
        .I1(\rREC_cur_state_reg[1]_0 ),
        .I2(rREC_cur_state[2]),
        .I3(rREC_cur_state[3]),
        .O(rREC_nxt_state_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    rREC_nxt_state_i_2
       (.I0(rTIM_cur_state),
        .I1(\rREC_cur_state_reg[1]_0 ),
        .I2(rREC_cur_state[2]),
        .I3(rREC_cur_state[3]),
        .O(rREC_nxt_state_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    rREC_nxt_state_i_3
       (.I0(rREC_cur_state[4]),
        .I1(rREC_cur_state[5]),
        .I2(rREC_cur_state[6]),
        .I3(rREC_cur_state[7]),
        .O(rREC_nxt_state_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    rREC_nxt_state_i_4
       (.I0(rREC_cur_state[4]),
        .I1(rREC_cur_state[5]),
        .I2(rREC_cur_state[6]),
        .I3(rREC_cur_state[7]),
        .O(rREC_nxt_state_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rReadValid_i_1
       (.I0(rDQO_nxt_state),
        .I1(rDQO_nxt_state__0[5]),
        .O(rReadValid_i_1_n_0));
  FDCE rReadValid_reg
       (.C(iSystemClock),
        .CE(rReadValid),
        .CLR(iReset),
        .D(rReadValid_i_1_n_0),
        .Q(wPM_ReadValid_PCG_PM));
  FDCE rReady_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rREC_nxt_state__0[1]),
        .Q(rReady_reg_0));
  LUT6 #(
    .INIT(64'h000000050005054E)) 
    rUpperPI_DQ_i_1
       (.I0(rDQI_nxt_state__0[8]),
        .I1(rUpperPI_DQ_i_3_n_0),
        .I2(rPI_BUFF_OutSel__0[2]),
        .I3(rDQI_nxt_state__0[3]),
        .I4(rDQI_nxt_state__0[1]),
        .I5(rDQI_nxt_state__0[2]),
        .O(rPI_BUFF_RE__0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0AC00000)) 
    rUpperPI_DQ_i_2
       (.I0(rDQI_nxt_state__0[5]),
        .I1(rDQI_nxt_state__0[4]),
        .I2(rDQI_cur_state[4]),
        .I3(rDQI_cur_state[5]),
        .I4(rUpperPI_DQ_i_4_n_0),
        .I5(rUpperPI_DQ_i_5_n_0),
        .O(rUpperPI_DQ__0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    rUpperPI_DQ_i_3
       (.I0(rDQI_nxt_state__0[6]),
        .I1(rDQI_nxt_state__0[7]),
        .I2(rDQI_nxt_state__0[5]),
        .I3(rDQI_nxt_state__0[4]),
        .O(rUpperPI_DQ_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    rUpperPI_DQ_i_4
       (.I0(rUpperPI_DQ_i_6_n_0),
        .I1(rDQI_cur_state[8]),
        .I2(rTIM_cur_state),
        .I3(\rDQI_cur_state_reg[1]_0 ),
        .I4(rDQI_cur_state[2]),
        .I5(rDQI_cur_state[3]),
        .O(rUpperPI_DQ_i_4_n_0));
  LUT6 #(
    .INIT(64'h0880008008000000)) 
    rUpperPI_DQ_i_5
       (.I0(rUpperPI_DQ_i_7_n_0),
        .I1(rUpperPI_DQ_i_8_n_0),
        .I2(rDQI_cur_state[6]),
        .I3(rDQI_cur_state[7]),
        .I4(rDQI_nxt_state__0[7]),
        .I5(rDQI_nxt_state__0[6]),
        .O(rUpperPI_DQ_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    rUpperPI_DQ_i_6
       (.I0(rDQI_cur_state[7]),
        .I1(rDQI_cur_state[6]),
        .O(rUpperPI_DQ_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    rUpperPI_DQ_i_7
       (.I0(rDQI_cur_state[3]),
        .I1(rDQI_cur_state[2]),
        .I2(\rDQI_cur_state_reg[1]_0 ),
        .O(rUpperPI_DQ_i_7_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    rUpperPI_DQ_i_8
       (.I0(rTIM_cur_state),
        .I1(rDQI_cur_state[8]),
        .I2(rDQI_cur_state[5]),
        .I3(rDQI_cur_state[4]),
        .O(rUpperPI_DQ_i_8_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE rUpperPI_DQ_reg
       (.C(iSystemClock),
        .CE(rPI_BUFF_RE__0),
        .CLR(iReset),
        .D(rUpperPI_DQ__0),
        .Q(rUpperPI_DQ));
  LUT3 #(
    .INIT(8'h80)) 
    \r_rST_cur_state[10]_i_3 
       (.I0(rDQIDone_reg_0),
        .I1(rDQODone_reg_0),
        .I2(rRECDone_reg_0),
        .O(rDQIDone_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \r_rST_cur_state[10]_i_6 
       (.I0(rReady_reg_0),
        .I1(rRECDone_reg_0),
        .I2(rDQODone_reg_0),
        .I3(rDQIDone_reg_0),
        .O(rReady_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \r_rST_cur_state[11]_i_2 
       (.I0(\r_rST_cur_state_reg[11] ),
        .I1(rRECDone_reg_0),
        .I2(rDQODone_reg_0),
        .I3(rDQIDone_reg_0),
        .O(\r_rST_cur_state_reg[10] ));
  CARRY8 wRELoopDone_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_wRELoopDone_carry_CO_UNCONNECTED[7:6],wRELoopDone,wRELoopDone_carry_n_3,wRELoopDone_carry_n_4,wRELoopDone_carry_n_5,wRELoopDone_carry_n_6,wRELoopDone_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wRELoopDone_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,wRELoopDone_carry_i_1_n_0,wRELoopDone_carry_i_2_n_0,wRELoopDone_carry_i_3_n_0,wRELoopDone_carry_i_4_n_0,wRELoopDone_carry_i_5_n_0,wRELoopDone_carry_i_6_n_0}));
  LUT5 #(
    .INIT(32'h90000595)) 
    wRELoopDone_carry_i_1
       (.I0(\rRECCounter_reg_n_0_[16] ),
        .I1(\rNumOfData_reg_n_0_[14] ),
        .I2(rOption_reg_n_0),
        .I3(\rNumOfData_reg_n_0_[15] ),
        .I4(\rRECCounter_reg_n_0_[17] ),
        .O(wRELoopDone_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h47)) 
    wRELoopDone_carry_i_10
       (.I0(\rNumOfData_reg_n_0_[8] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[10] ),
        .O(wRELoopDone_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_11
       (.I0(\rNumOfData_reg_n_0_[9] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[11] ),
        .O(p_0_in__0__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_12
       (.I0(\rNumOfData_reg_n_0_[10] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[12] ),
        .O(p_0_in__0__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_13
       (.I0(\rNumOfData_reg_n_0_[6] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[8] ),
        .O(p_0_in__0__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_14
       (.I0(\rNumOfData_reg_n_0_[7] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[9] ),
        .O(p_0_in__0__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_15
       (.I0(\rNumOfData_reg_n_0_[5] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[7] ),
        .O(p_0_in__0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_16
       (.I0(\rNumOfData_reg_n_0_[3] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[5] ),
        .O(p_0_in__0__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_17
       (.I0(\rNumOfData_reg_n_0_[4] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[6] ),
        .O(p_0_in__0__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_18
       (.I0(\rNumOfData_reg_n_0_[2] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[4] ),
        .O(p_0_in__0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wRELoopDone_carry_i_19
       (.I0(\rNumOfData_reg_n_0_[1] ),
        .I1(rOption_reg_n_0),
        .O(wRELoopDone_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    wRELoopDone_carry_i_2
       (.I0(wRELoopDone_carry_i_7_n_0),
        .I1(\rRECCounter_reg_n_0_[13] ),
        .I2(\rRECCounter_reg_n_0_[14] ),
        .I3(p_0_in__0__0[13]),
        .I4(p_0_in__0__0[14]),
        .I5(\rRECCounter_reg_n_0_[15] ),
        .O(wRELoopDone_carry_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_20
       (.I0(\rNumOfData_reg_n_0_[0] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[2] ),
        .O(p_0_in__12));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_21
       (.I0(\rNumOfData_reg_n_0_[1] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[3] ),
        .O(p_0_in__0__0[2]));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    wRELoopDone_carry_i_3
       (.I0(wRELoopDone_carry_i_10_n_0),
        .I1(\rRECCounter_reg_n_0_[10] ),
        .I2(\rRECCounter_reg_n_0_[11] ),
        .I3(p_0_in__0__0[10]),
        .I4(p_0_in__0__0[11]),
        .I5(\rRECCounter_reg_n_0_[12] ),
        .O(wRELoopDone_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wRELoopDone_carry_i_4
       (.I0(\rRECCounter_reg_n_0_[8] ),
        .I1(p_0_in__0__0[7]),
        .I2(\rRECCounter_reg_n_0_[9] ),
        .I3(p_0_in__0__0[8]),
        .I4(p_0_in__0__0[6]),
        .I5(\rRECCounter_reg_n_0_[7] ),
        .O(wRELoopDone_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wRELoopDone_carry_i_5
       (.I0(\rRECCounter_reg_n_0_[5] ),
        .I1(p_0_in__0__0[4]),
        .I2(\rRECCounter_reg_n_0_[6] ),
        .I3(p_0_in__0__0[5]),
        .I4(p_0_in__0__0[3]),
        .I5(\rRECCounter_reg_n_0_[4] ),
        .O(wRELoopDone_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    wRELoopDone_carry_i_6
       (.I0(wRELoopDone_carry_i_19_n_0),
        .I1(\rRECCounter_reg_n_0_[1] ),
        .I2(\rRECCounter_reg_n_0_[2] ),
        .I3(p_0_in__12),
        .I4(p_0_in__0__0[2]),
        .I5(\rRECCounter_reg_n_0_[3] ),
        .O(wRELoopDone_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h47)) 
    wRELoopDone_carry_i_7
       (.I0(\rNumOfData_reg_n_0_[11] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[13] ),
        .O(wRELoopDone_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_8
       (.I0(\rNumOfData_reg_n_0_[12] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[14] ),
        .O(p_0_in__0__0[13]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wRELoopDone_carry_i_9
       (.I0(\rNumOfData_reg_n_0_[13] ),
        .I1(rOption_reg_n_0),
        .I2(\rNumOfData_reg_n_0_[15] ),
        .O(p_0_in__0__0[14]));
  CARRY8 wSResult0_carry
       (.CI(rDQBufferDoneAddress[0]),
        .CI_TOP(1'b0),
        .CO({wSResult0_carry_n_0,wSResult0_carry_n_1,wSResult0_carry_n_2,wSResult0_carry_n_3,wSResult0_carry_n_4,wSResult0_carry_n_5,wSResult0_carry_n_6,wSResult0_carry_n_7}),
        .DI(rDQBufferDoneAddress[8:1]),
        .O(NLW_wSResult0_carry_O_UNCONNECTED[7:0]),
        .S({wSResult0_carry_i_1_n_0,wSResult0_carry_i_2_n_0,wSResult0_carry_i_3_n_0,wSResult0_carry_i_4_n_0,wSResult0_carry_i_5_n_0,wSResult0_carry_i_6_n_0,wSResult0_carry_i_7_n_0,wSResult0_carry_i_8_n_0}));
  CARRY8 wSResult0_carry__0
       (.CI(wSResult0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wSResult0_carry__0_CO_UNCONNECTED[7:5],wDQBufferValid,wSResult0_carry__0_n_4,wSResult0_carry__0_n_5,wSResult0_carry__0_n_6,wSResult0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,rDQBufferDoneAddress[13:9]}),
        .O(NLW_wSResult0_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,wSResult0_carry__0_i_1_n_0,wSResult0_carry__0_i_2_n_0,wSResult0_carry__0_i_3_n_0,wSResult0_carry__0_i_4_n_0,wSResult0_carry__0_i_5_n_0}));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry__0_i_1
       (.I0(rDQBufferDoneAddress[13]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[12] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[12] ),
        .O(wSResult0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry__0_i_2
       (.I0(rDQBufferDoneAddress[12]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[11] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[11] ),
        .O(wSResult0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry__0_i_3
       (.I0(rDQBufferDoneAddress[11]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[10] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[10] ),
        .O(wSResult0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry__0_i_4
       (.I0(rDQBufferDoneAddress[10]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[9] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[9] ),
        .O(wSResult0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry__0_i_5
       (.I0(rDQBufferDoneAddress[9]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[8] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[8] ),
        .O(wSResult0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry_i_1
       (.I0(rDQBufferDoneAddress[8]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[7] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[7] ),
        .O(wSResult0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry_i_2
       (.I0(rDQBufferDoneAddress[7]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[6] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[6] ),
        .O(wSResult0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry_i_3
       (.I0(rDQBufferDoneAddress[6]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[5] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[5] ),
        .O(wSResult0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry_i_4
       (.I0(rDQBufferDoneAddress[5]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[4] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[4] ),
        .O(wSResult0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry_i_5
       (.I0(rDQBufferDoneAddress[4]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[3] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[3] ),
        .O(wSResult0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry_i_6
       (.I0(rDQBufferDoneAddress[3]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[2] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[2] ),
        .O(wSResult0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry_i_7
       (.I0(rDQBufferDoneAddress[2]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[1] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[1] ),
        .O(wSResult0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    wSResult0_carry_i_8
       (.I0(rDQBufferDoneAddress[1]),
        .I1(\rDQBufferRaddressB_old_reg_n_0_[0] ),
        .I2(wDQBufferRaddressB_01__0),
        .I3(\rDQBufferRaddressB_new_reg_n_0_[0] ),
        .O(wSResult0_carry_i_8_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_DO_tADL_DDR100
   (rReady_reg_0,
    rLastStep_reg_0,
    wDO_PO_AddressLatchEnable,
    wDO_DQSOutEnable,
    wDO_DQOutEnable,
    \FSM_onehot_rDTO_cur_state_reg[8]_0 ,
    wCALStart,
    \rPO_DQ_reg[24]_0 ,
    \rPO_DQ_reg[25]_0 ,
    \rPO_DQ_reg[26]_0 ,
    \rPO_DQ_reg[27]_0 ,
    \rPO_DQ_reg[28]_0 ,
    \rPO_DQ_reg[29]_0 ,
    \rPO_DQ_reg[30]_0 ,
    \rPO_DQ_reg[31]_0 ,
    wPM_WriteReady_PCG_PM,
    \rPCommand_reg[3] ,
    \rPO_DQStrobe_reg[7]_0 ,
    wPO_DQ_PM_PHY,
    \rPO_ChipEnable_reg[15]_0 ,
    \rPO_WriteEnable_reg[3]_0 ,
    iSystemClock,
    iReset,
    wPM_PCommandOption_PCG_PM,
    wPM_WriteData_PCG_PM,
    \rPM_CAData_reg[7] ,
    \rPM_CAData_reg[7]_0 ,
    wPM_Ready_PCG_PM,
    \rPM_CAData_reg[7]_1 ,
    wMNC_N_init_PM_PCommand,
    wPM_PCommand_PCG_PM,
    \FSM_onehot_rDTO_cur_state_reg[2]_0 ,
    wLoopDone__0,
    wPM_WriteValid_PCG_PM,
    wPM_TargetWay_PCG_PM,
    Q,
    wTM_PO_DQStrobe,
    Inst_DQSOSERDES,
    \DQOSERDESBits[7].Inst_DQOSERDES ,
    \rPO_DQ_reg[31]_1 );
  output rReady_reg_0;
  output rLastStep_reg_0;
  output [0:0]wDO_PO_AddressLatchEnable;
  output wDO_DQSOutEnable;
  output wDO_DQOutEnable;
  output \FSM_onehot_rDTO_cur_state_reg[8]_0 ;
  output wCALStart;
  output \rPO_DQ_reg[24]_0 ;
  output \rPO_DQ_reg[25]_0 ;
  output \rPO_DQ_reg[26]_0 ;
  output \rPO_DQ_reg[27]_0 ;
  output \rPO_DQ_reg[28]_0 ;
  output \rPO_DQ_reg[29]_0 ;
  output \rPO_DQ_reg[30]_0 ;
  output \rPO_DQ_reg[31]_0 ;
  output wPM_WriteReady_PCG_PM;
  output [3:0]\rPCommand_reg[3] ;
  output [0:0]\rPO_DQStrobe_reg[7]_0 ;
  output [31:0]wPO_DQ_PM_PHY;
  output [7:0]\rPO_ChipEnable_reg[15]_0 ;
  output [2:0]\rPO_WriteEnable_reg[3]_0 ;
  input iSystemClock;
  input iReset;
  input [1:0]wPM_PCommandOption_PCG_PM;
  input [15:0]wPM_WriteData_PCG_PM;
  input \rPM_CAData_reg[7] ;
  input \rPM_CAData_reg[7]_0 ;
  input [0:0]wPM_Ready_PCG_PM;
  input \rPM_CAData_reg[7]_1 ;
  input [0:0]wMNC_N_init_PM_PCommand;
  input [0:0]wPM_PCommand_PCG_PM;
  input \FSM_onehot_rDTO_cur_state_reg[2]_0 ;
  input wLoopDone__0;
  input wPM_WriteValid_PCG_PM;
  input [7:0]wPM_TargetWay_PCG_PM;
  input [3:0]Q;
  input [0:0]wTM_PO_DQStrobe;
  input Inst_DQSOSERDES;
  input [7:0]\DQOSERDESBits[7].Inst_DQOSERDES ;
  input [15:0]\rPO_DQ_reg[31]_1 ;

  wire [7:0]\DQOSERDESBits[7].Inst_DQOSERDES ;
  wire \FSM_onehot_rDTO_cur_state[1]_i_1_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[3]_i_2_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[4]_i_2_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[6]_i_1_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[6]_i_3_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[7]_i_1_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[8]_i_1_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[8]_i_2_n_0 ;
  wire \FSM_onehot_rDTO_cur_state[9]_i_1_n_0 ;
  wire \FSM_onehot_rDTO_cur_state_reg[2]_0 ;
  wire \FSM_onehot_rDTO_cur_state_reg[8]_0 ;
  wire \FSM_onehot_rDTO_cur_state_reg_n_0_[0] ;
  wire \FSM_onehot_rDTO_cur_state_reg_n_0_[1] ;
  wire \FSM_onehot_rDTO_cur_state_reg_n_0_[2] ;
  wire \FSM_onehot_rDTO_cur_state_reg_n_0_[3] ;
  wire \FSM_onehot_rDTO_cur_state_reg_n_0_[4] ;
  wire \FSM_onehot_rDTO_cur_state_reg_n_0_[5] ;
  wire \FSM_onehot_rDTO_cur_state_reg_n_0_[6] ;
  wire \FSM_onehot_rDTO_cur_state_reg_n_0_[7] ;
  wire \FSM_onehot_rDTO_cur_state_reg_n_0_[8] ;
  wire \FSM_onehot_rDTO_cur_state_reg_n_0_[9] ;
  wire Inst_DQSOSERDES;
  wire [3:0]Q;
  wire iReset;
  wire iSystemClock;
  wire rDQOutEnable;
  wire rDQSOutEnable;
  wire rDTOSubCounter;
  wire \rDTOSubCounter[0]_i_1_n_0 ;
  wire \rDTOSubCounter[1]_i_1_n_0 ;
  wire \rDTOSubCounter[2]_i_1_n_0 ;
  wire \rDTOSubCounter[3]_i_1_n_0 ;
  wire \rDTOSubCounter[4]_i_2_n_0 ;
  wire \rDTOSubCounter[4]_i_3_n_0 ;
  wire \rDTOSubCounter[4]_i_4_n_0 ;
  wire \rDTOSubCounter[4]_i_5_n_0 ;
  wire \rDTOSubCounter[4]_i_6_n_0 ;
  wire \rDTOSubCounter_reg_n_0_[0] ;
  wire \rDTOSubCounter_reg_n_0_[1] ;
  wire \rDTOSubCounter_reg_n_0_[2] ;
  wire \rDTOSubCounter_reg_n_0_[3] ;
  wire \rDTOSubCounter_reg_n_0_[4] ;
  wire rLastStep;
  wire rLastStep_reg_0;
  wire rOption;
  wire rOption_reg_n_0;
  wire [3:0]\rPCommand_reg[3] ;
  wire \rPM_CAData_reg[7] ;
  wire \rPM_CAData_reg[7]_0 ;
  wire \rPM_CAData_reg[7]_1 ;
  wire [3:3]rPO_AddressLatchEnable;
  wire [15:8]rPO_ChipEnable;
  wire [7:0]\rPO_ChipEnable_reg[15]_0 ;
  wire [31:15]rPO_DQ;
  wire \rPO_DQStrobe[4]_i_1_n_0 ;
  wire \rPO_DQStrobe[5]_i_1__0_n_0 ;
  wire \rPO_DQStrobe[6]_i_1_n_0 ;
  wire \rPO_DQStrobe[7]_i_1__0_n_0 ;
  wire [0:0]\rPO_DQStrobe_reg[7]_0 ;
  wire \rPO_DQ[0]_i_1_n_0 ;
  wire \rPO_DQ[10]_i_1_n_0 ;
  wire \rPO_DQ[11]_i_1_n_0 ;
  wire \rPO_DQ[12]_i_1_n_0 ;
  wire \rPO_DQ[13]_i_1_n_0 ;
  wire \rPO_DQ[14]_i_1_n_0 ;
  wire \rPO_DQ[15]_i_2_n_0 ;
  wire \rPO_DQ[1]_i_1_n_0 ;
  wire \rPO_DQ[2]_i_1_n_0 ;
  wire \rPO_DQ[31]_i_3_n_0 ;
  wire \rPO_DQ[31]_i_4_n_0 ;
  wire \rPO_DQ[31]_i_5_n_0 ;
  wire \rPO_DQ[31]_i_6_n_0 ;
  wire \rPO_DQ[31]_i_7_n_0 ;
  wire \rPO_DQ[31]_i_8_n_0 ;
  wire \rPO_DQ[31]_i_9_n_0 ;
  wire \rPO_DQ[3]_i_1_n_0 ;
  wire \rPO_DQ[4]_i_1_n_0 ;
  wire \rPO_DQ[5]_i_1_n_0 ;
  wire \rPO_DQ[6]_i_1_n_0 ;
  wire \rPO_DQ[7]_i_1_n_0 ;
  wire \rPO_DQ[8]_i_1_n_0 ;
  wire \rPO_DQ[9]_i_1_n_0 ;
  wire \rPO_DQ_reg[24]_0 ;
  wire \rPO_DQ_reg[25]_0 ;
  wire \rPO_DQ_reg[26]_0 ;
  wire \rPO_DQ_reg[27]_0 ;
  wire \rPO_DQ_reg[28]_0 ;
  wire \rPO_DQ_reg[29]_0 ;
  wire \rPO_DQ_reg[30]_0 ;
  wire \rPO_DQ_reg[31]_0 ;
  wire [15:0]\rPO_DQ_reg[31]_1 ;
  wire [3:0]rPO_WriteEnable;
  wire [2:0]\rPO_WriteEnable_reg[3]_0 ;
  wire rReady;
  wire rReady_i_1__0_n_0;
  wire rReady_reg_0;
  wire rSFTStrobe;
  wire rSFTStrobe_i_1_n_0;
  wire rSFTStrobe_reg_n_0;
  wire rStageFlag;
  wire rStageFlag_i_3_n_0;
  wire rStageFlag_i_4_n_0;
  wire rStageFlag_i_6_n_0;
  wire rStageFlag_reg_n_0;
  wire wCALStart;
  wire wDO_DQOutEnable;
  wire wDO_DQSOutEnable;
  wire [0:0]wDO_PO_AddressLatchEnable;
  wire [31:0]wDO_PO_DQ;
  wire [6:4]wDO_PO_DQStrobe;
  wire wLoopDone__0;
  wire [0:0]wMNC_N_init_PM_PCommand;
  wire [1:0]wPM_PCommandOption_PCG_PM;
  wire [0:0]wPM_PCommand_PCG_PM;
  wire [0:0]wPM_Ready_PCG_PM;
  wire [7:0]wPM_TargetWay_PCG_PM;
  wire [15:0]wPM_WriteData_PCG_PM;
  wire wPM_WriteReady_PCG_PM;
  wire wPM_WriteValid_PCG_PM;
  wire [31:0]wPO_DQ_PM_PHY;
  wire [0:0]wTM_PO_DQStrobe;

  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[0].Inst_DQOSERDES_i_1 
       (.I0(wDO_PO_DQ[24]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [0]),
        .O(wPO_DQ_PM_PHY[24]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[0].Inst_DQOSERDES_i_2 
       (.I0(wDO_PO_DQ[16]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [0]),
        .O(wPO_DQ_PM_PHY[16]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[0].Inst_DQOSERDES_i_3 
       (.I0(wDO_PO_DQ[8]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [0]),
        .O(wPO_DQ_PM_PHY[8]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[0].Inst_DQOSERDES_i_4 
       (.I0(wDO_PO_DQ[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [0]),
        .O(wPO_DQ_PM_PHY[0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[1].Inst_DQOSERDES_i_1 
       (.I0(wDO_PO_DQ[25]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [1]),
        .O(wPO_DQ_PM_PHY[25]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[1].Inst_DQOSERDES_i_2 
       (.I0(wDO_PO_DQ[17]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [1]),
        .O(wPO_DQ_PM_PHY[17]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[1].Inst_DQOSERDES_i_3 
       (.I0(wDO_PO_DQ[9]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [1]),
        .O(wPO_DQ_PM_PHY[9]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[1].Inst_DQOSERDES_i_4 
       (.I0(wDO_PO_DQ[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [1]),
        .O(wPO_DQ_PM_PHY[1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[2].Inst_DQOSERDES_i_1 
       (.I0(wDO_PO_DQ[26]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [2]),
        .O(wPO_DQ_PM_PHY[26]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[2].Inst_DQOSERDES_i_2 
       (.I0(wDO_PO_DQ[18]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [2]),
        .O(wPO_DQ_PM_PHY[18]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[2].Inst_DQOSERDES_i_3 
       (.I0(wDO_PO_DQ[10]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [2]),
        .O(wPO_DQ_PM_PHY[10]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[2].Inst_DQOSERDES_i_4 
       (.I0(wDO_PO_DQ[2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [2]),
        .O(wPO_DQ_PM_PHY[2]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[3].Inst_DQOSERDES_i_1 
       (.I0(wDO_PO_DQ[27]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [3]),
        .O(wPO_DQ_PM_PHY[27]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[3].Inst_DQOSERDES_i_2 
       (.I0(wDO_PO_DQ[19]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [3]),
        .O(wPO_DQ_PM_PHY[19]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[3].Inst_DQOSERDES_i_3 
       (.I0(wDO_PO_DQ[11]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [3]),
        .O(wPO_DQ_PM_PHY[11]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[3].Inst_DQOSERDES_i_4 
       (.I0(wDO_PO_DQ[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [3]),
        .O(wPO_DQ_PM_PHY[3]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[4].Inst_DQOSERDES_i_1 
       (.I0(wDO_PO_DQ[28]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [4]),
        .O(wPO_DQ_PM_PHY[28]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[4].Inst_DQOSERDES_i_2 
       (.I0(wDO_PO_DQ[20]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [4]),
        .O(wPO_DQ_PM_PHY[20]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[4].Inst_DQOSERDES_i_3 
       (.I0(wDO_PO_DQ[12]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [4]),
        .O(wPO_DQ_PM_PHY[12]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[4].Inst_DQOSERDES_i_4 
       (.I0(wDO_PO_DQ[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [4]),
        .O(wPO_DQ_PM_PHY[4]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[5].Inst_DQOSERDES_i_1 
       (.I0(wDO_PO_DQ[29]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [5]),
        .O(wPO_DQ_PM_PHY[29]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[5].Inst_DQOSERDES_i_2 
       (.I0(wDO_PO_DQ[21]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [5]),
        .O(wPO_DQ_PM_PHY[21]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[5].Inst_DQOSERDES_i_3 
       (.I0(wDO_PO_DQ[13]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [5]),
        .O(wPO_DQ_PM_PHY[13]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[5].Inst_DQOSERDES_i_4 
       (.I0(wDO_PO_DQ[5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [5]),
        .O(wPO_DQ_PM_PHY[5]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[6].Inst_DQOSERDES_i_1 
       (.I0(wDO_PO_DQ[30]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [6]),
        .O(wPO_DQ_PM_PHY[30]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[6].Inst_DQOSERDES_i_2 
       (.I0(wDO_PO_DQ[22]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [6]),
        .O(wPO_DQ_PM_PHY[22]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[6].Inst_DQOSERDES_i_3 
       (.I0(wDO_PO_DQ[14]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [6]),
        .O(wPO_DQ_PM_PHY[14]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[6].Inst_DQOSERDES_i_4 
       (.I0(wDO_PO_DQ[6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [6]),
        .O(wPO_DQ_PM_PHY[6]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[7].Inst_DQOSERDES_i_1 
       (.I0(wDO_PO_DQ[31]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [7]),
        .O(wPO_DQ_PM_PHY[31]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[7].Inst_DQOSERDES_i_2 
       (.I0(wDO_PO_DQ[23]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [7]),
        .O(wPO_DQ_PM_PHY[23]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[7].Inst_DQOSERDES_i_3 
       (.I0(wDO_PO_DQ[15]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [7]),
        .O(wPO_DQ_PM_PHY[15]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \DQOSERDESBits[7].Inst_DQOSERDES_i_4 
       (.I0(wDO_PO_DQ[7]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\DQOSERDESBits[7].Inst_DQOSERDES [7]),
        .O(wPO_DQ_PM_PHY[7]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hFFFF7770)) 
    \FSM_onehot_rDTO_cur_state[1]_i_1 
       (.I0(wPM_PCommand_PCG_PM),
        .I1(\FSM_onehot_rDTO_cur_state_reg[2]_0 ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[9] ),
        .I3(\FSM_onehot_rDTO_cur_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_rDTO_cur_state_reg_n_0_[0] ),
        .O(\FSM_onehot_rDTO_cur_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \FSM_onehot_rDTO_cur_state[2]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg[2]_0 ),
        .I3(wPM_PCommand_PCG_PM),
        .O(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_rDTO_cur_state[3]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_rDTO_cur_state[3]_i_2_n_0 ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[2] ),
        .O(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \FSM_onehot_rDTO_cur_state[3]_i_2 
       (.I0(\rDTOSubCounter_reg_n_0_[2] ),
        .I1(\rDTOSubCounter_reg_n_0_[4] ),
        .I2(\rDTOSubCounter_reg_n_0_[3] ),
        .I3(\rDTOSubCounter_reg_n_0_[0] ),
        .I4(\rDTOSubCounter_reg_n_0_[1] ),
        .O(\FSM_onehot_rDTO_cur_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCECC0CCCCC)) 
    \FSM_onehot_rDTO_cur_state[4]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[4] ),
        .I2(\rDTOSubCounter_reg_n_0_[2] ),
        .I3(\FSM_onehot_rDTO_cur_state[4]_i_2_n_0 ),
        .I4(\rDTOSubCounter_reg_n_0_[1] ),
        .I5(\rDTOSubCounter_reg_n_0_[0] ),
        .O(\FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_rDTO_cur_state[4]_i_2 
       (.I0(\rDTOSubCounter_reg_n_0_[4] ),
        .I1(\rDTOSubCounter_reg_n_0_[3] ),
        .O(\FSM_onehot_rDTO_cur_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABBBABA)) 
    \FSM_onehot_rDTO_cur_state[5]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state[6]_i_3_n_0 ),
        .I1(wLoopDone__0),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[5] ),
        .I3(rStageFlag_reg_n_0),
        .I4(\FSM_onehot_rDTO_cur_state_reg_n_0_[6] ),
        .I5(wPM_WriteValid_PCG_PM),
        .O(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F8F8F888F8A8)) 
    \FSM_onehot_rDTO_cur_state[6]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg_n_0_[6] ),
        .I1(rStageFlag_reg_n_0),
        .I2(wPM_WriteValid_PCG_PM),
        .I3(\FSM_onehot_rDTO_cur_state[6]_i_3_n_0 ),
        .I4(wLoopDone__0),
        .I5(\FSM_onehot_rDTO_cur_state_reg_n_0_[5] ),
        .O(\FSM_onehot_rDTO_cur_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \FSM_onehot_rDTO_cur_state[6]_i_3 
       (.I0(\rDTOSubCounter_reg_n_0_[0] ),
        .I1(\rDTOSubCounter_reg_n_0_[1] ),
        .I2(\rDTOSubCounter_reg_n_0_[2] ),
        .I3(\rDTOSubCounter_reg_n_0_[3] ),
        .I4(\FSM_onehot_rDTO_cur_state_reg_n_0_[4] ),
        .I5(\rDTOSubCounter_reg_n_0_[4] ),
        .O(\FSM_onehot_rDTO_cur_state[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A0A8)) 
    \FSM_onehot_rDTO_cur_state[7]_i_1 
       (.I0(wLoopDone__0),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[5] ),
        .I3(rStageFlag_reg_n_0),
        .I4(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .O(\FSM_onehot_rDTO_cur_state[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rDTO_cur_state[8]_i_1 
       (.I0(rStageFlag_reg_n_0),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_rDTO_cur_state[8]_i_2_n_0 ),
        .O(\FSM_onehot_rDTO_cur_state[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \FSM_onehot_rDTO_cur_state[8]_i_2 
       (.I0(\rDTOSubCounter_reg_n_0_[3] ),
        .I1(\rDTOSubCounter_reg_n_0_[4] ),
        .I2(\rDTOSubCounter_reg_n_0_[2] ),
        .I3(\rDTOSubCounter_reg_n_0_[1] ),
        .I4(\rDTOSubCounter_reg_n_0_[0] ),
        .O(\FSM_onehot_rDTO_cur_state[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \FSM_onehot_rDTO_cur_state[9]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ),
        .I1(\rDTOSubCounter_reg_n_0_[0] ),
        .I2(\rDTOSubCounter_reg_n_0_[1] ),
        .I3(\rDTOSubCounter_reg_n_0_[2] ),
        .I4(\rDTOSubCounter_reg_n_0_[4] ),
        .I5(\rDTOSubCounter_reg_n_0_[3] ),
        .O(\FSM_onehot_rDTO_cur_state[9]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_rDTO_cur_state_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(1'b0),
        .PRE(iReset),
        .Q(\FSM_onehot_rDTO_cur_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_rDTO_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\FSM_onehot_rDTO_cur_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rDTO_cur_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_rDTO_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_rDTO_cur_state_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_rDTO_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_rDTO_cur_state_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_rDTO_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_rDTO_cur_state_reg_n_0_[4] ));
  (* FSM_ENCODED_STATES = "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_rDTO_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_rDTO_cur_state_reg_n_0_[5] ));
  (* FSM_ENCODED_STATES = "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_rDTO_cur_state_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\FSM_onehot_rDTO_cur_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_rDTO_cur_state_reg_n_0_[6] ));
  (* FSM_ENCODED_STATES = "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_rDTO_cur_state_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\FSM_onehot_rDTO_cur_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ));
  (* FSM_ENCODED_STATES = "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_rDTO_cur_state_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\FSM_onehot_rDTO_cur_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ));
  (* FSM_ENCODED_STATES = "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_rDTO_cur_state_reg[9] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\FSM_onehot_rDTO_cur_state[9]_i_1_n_0 ),
        .Q(\FSM_onehot_rDTO_cur_state_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000051404040)) 
    Inst_DQSOSERDES_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\rPO_DQStrobe_reg[7]_0 ),
        .I3(Q[0]),
        .I4(wTM_PO_DQStrobe),
        .I5(Q[3]),
        .O(\rPCommand_reg[3] [3]));
  LUT6 #(
    .INIT(64'h0203020002000200)) 
    Inst_DQSOSERDES_i_3
       (.I0(wDO_PO_DQStrobe[6]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(wTM_PO_DQStrobe),
        .O(\rPCommand_reg[3] [2]));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    Inst_DQSOSERDES_i_4
       (.I0(wDO_PO_DQStrobe[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Inst_DQSOSERDES),
        .O(\rPCommand_reg[3] [1]));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    Inst_DQSOSERDES_i_5
       (.I0(wDO_PO_DQStrobe[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Inst_DQSOSERDES),
        .O(\rPCommand_reg[3] [0]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    oWriteReady_INST_0_i_1
       (.I0(\rDTOSubCounter_reg_n_0_[0] ),
        .I1(\rDTOSubCounter_reg_n_0_[1] ),
        .I2(\rDTOSubCounter_reg_n_0_[3] ),
        .I3(\rDTOSubCounter_reg_n_0_[4] ),
        .I4(\rDTOSubCounter_reg_n_0_[2] ),
        .I5(rStageFlag_reg_n_0),
        .O(wPM_WriteReady_PCG_PM));
  LUT6 #(
    .INIT(64'h0000FFFF0000BBAB)) 
    rDQOutEnable_i_1__0
       (.I0(\rDTOSubCounter[4]_i_4_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .I3(rStageFlag_reg_n_0),
        .I4(\FSM_onehot_rDTO_cur_state[1]_i_1_n_0 ),
        .I5(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ),
        .O(rDQOutEnable));
  FDCE rDQOutEnable_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rDQOutEnable),
        .Q(wDO_DQOutEnable));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0D08)) 
    rDQSOutEnable_i_1__1
       (.I0(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I1(wPM_PCommandOption_PCG_PM[0]),
        .I2(\FSM_onehot_rDTO_cur_state[1]_i_1_n_0 ),
        .I3(rOption_reg_n_0),
        .O(rDQSOutEnable));
  FDCE rDQSOutEnable_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rDQSOutEnable),
        .Q(wDO_DQSOutEnable));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rDTOSubCounter[0]_i_1 
       (.I0(\rDTOSubCounter[4]_i_6_n_0 ),
        .I1(\rDTOSubCounter_reg_n_0_[0] ),
        .O(\rDTOSubCounter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \rDTOSubCounter[1]_i_1 
       (.I0(\rDTOSubCounter_reg_n_0_[1] ),
        .I1(\rDTOSubCounter_reg_n_0_[0] ),
        .I2(\rDTOSubCounter[4]_i_6_n_0 ),
        .O(\rDTOSubCounter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \rDTOSubCounter[2]_i_1 
       (.I0(\rDTOSubCounter_reg_n_0_[0] ),
        .I1(\rDTOSubCounter_reg_n_0_[1] ),
        .I2(\rDTOSubCounter_reg_n_0_[2] ),
        .I3(\rDTOSubCounter[4]_i_6_n_0 ),
        .O(\rDTOSubCounter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rDTOSubCounter[3]_i_1 
       (.I0(\rDTOSubCounter[4]_i_6_n_0 ),
        .I1(\rDTOSubCounter_reg_n_0_[2] ),
        .I2(\rDTOSubCounter_reg_n_0_[1] ),
        .I3(\rDTOSubCounter_reg_n_0_[0] ),
        .I4(\rDTOSubCounter_reg_n_0_[3] ),
        .O(\rDTOSubCounter[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAABA)) 
    \rDTOSubCounter[4]_i_1 
       (.I0(rStageFlag_i_4_n_0),
        .I1(\rPO_DQStrobe[4]_i_1_n_0 ),
        .I2(\rDTOSubCounter[4]_i_3_n_0 ),
        .I3(\rDTOSubCounter[4]_i_4_n_0 ),
        .I4(\rDTOSubCounter[4]_i_5_n_0 ),
        .O(rDTOSubCounter));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rDTOSubCounter[4]_i_2 
       (.I0(\rDTOSubCounter[4]_i_6_n_0 ),
        .I1(\rDTOSubCounter_reg_n_0_[3] ),
        .I2(\rDTOSubCounter_reg_n_0_[0] ),
        .I3(\rDTOSubCounter_reg_n_0_[1] ),
        .I4(\rDTOSubCounter_reg_n_0_[2] ),
        .I5(\rDTOSubCounter_reg_n_0_[4] ),
        .O(\rDTOSubCounter[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rDTOSubCounter[4]_i_3 
       (.I0(rStageFlag_reg_n_0),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ),
        .O(\rDTOSubCounter[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rDTOSubCounter[4]_i_4 
       (.I0(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ),
        .I2(\FSM_onehot_rDTO_cur_state[6]_i_1_n_0 ),
        .O(\rDTOSubCounter[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFEAEAEAEAEA)) 
    \rDTOSubCounter[4]_i_5 
       (.I0(\FSM_onehot_rDTO_cur_state[9]_i_1_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .I2(rStageFlag_reg_n_0),
        .I3(\FSM_onehot_rDTO_cur_state_reg_n_0_[5] ),
        .I4(\FSM_onehot_rDTO_cur_state_reg_n_0_[6] ),
        .I5(wLoopDone__0),
        .O(\rDTOSubCounter[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \rDTOSubCounter[4]_i_6 
       (.I0(rStageFlag_reg_n_0),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ),
        .I3(\rDTOSubCounter[4]_i_4_n_0 ),
        .I4(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ),
        .O(\rDTOSubCounter[4]_i_6_n_0 ));
  FDCE \rDTOSubCounter_reg[0] 
       (.C(iSystemClock),
        .CE(rDTOSubCounter),
        .CLR(iReset),
        .D(\rDTOSubCounter[0]_i_1_n_0 ),
        .Q(\rDTOSubCounter_reg_n_0_[0] ));
  FDCE \rDTOSubCounter_reg[1] 
       (.C(iSystemClock),
        .CE(rDTOSubCounter),
        .CLR(iReset),
        .D(\rDTOSubCounter[1]_i_1_n_0 ),
        .Q(\rDTOSubCounter_reg_n_0_[1] ));
  FDCE \rDTOSubCounter_reg[2] 
       (.C(iSystemClock),
        .CE(rDTOSubCounter),
        .CLR(iReset),
        .D(\rDTOSubCounter[2]_i_1_n_0 ),
        .Q(\rDTOSubCounter_reg_n_0_[2] ));
  FDCE \rDTOSubCounter_reg[3] 
       (.C(iSystemClock),
        .CE(rDTOSubCounter),
        .CLR(iReset),
        .D(\rDTOSubCounter[3]_i_1_n_0 ),
        .Q(\rDTOSubCounter_reg_n_0_[3] ));
  FDCE \rDTOSubCounter_reg[4] 
       (.C(iSystemClock),
        .CE(rDTOSubCounter),
        .CLR(iReset),
        .D(\rDTOSubCounter[4]_i_2_n_0 ),
        .Q(\rDTOSubCounter_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    rLastStep_i_1__0
       (.I0(\rDTOSubCounter[4]_i_5_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .I3(rStageFlag_reg_n_0),
        .O(rLastStep));
  FDCE rLastStep_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rLastStep),
        .Q(rLastStep_reg_0));
  LUT5 #(
    .INIT(32'h00010100)) 
    rOption_i_1__0
       (.I0(\rDTOSubCounter[4]_i_4_n_0 ),
        .I1(rStageFlag_i_3_n_0),
        .I2(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ),
        .I3(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I4(\FSM_onehot_rDTO_cur_state[1]_i_1_n_0 ),
        .O(rSFTStrobe));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rOption_i_2
       (.I0(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I1(wPM_PCommandOption_PCG_PM[0]),
        .O(rOption));
  FDCE rOption_reg
       (.C(iSystemClock),
        .CE(rSFTStrobe),
        .CLR(iReset),
        .D(rOption),
        .Q(rOption_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \rPO_AddressLatchEnable[3]_i_1__1 
       (.I0(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ),
        .I1(wPM_PCommand_PCG_PM),
        .I2(\FSM_onehot_rDTO_cur_state_reg[2]_0 ),
        .I3(\FSM_onehot_rDTO_cur_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_rDTO_cur_state_reg_n_0_[1] ),
        .O(rPO_AddressLatchEnable));
  FDCE \rPO_AddressLatchEnable_reg[3] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_AddressLatchEnable),
        .Q(wDO_PO_AddressLatchEnable));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[10]_i_1__2 
       (.I0(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I1(wPM_TargetWay_PCG_PM[2]),
        .O(rPO_ChipEnable[10]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[11]_i_1__2 
       (.I0(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I1(wPM_TargetWay_PCG_PM[3]),
        .O(rPO_ChipEnable[11]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[12]_i_1__2 
       (.I0(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I1(wPM_TargetWay_PCG_PM[4]),
        .O(rPO_ChipEnable[12]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[13]_i_1__2 
       (.I0(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I1(wPM_TargetWay_PCG_PM[5]),
        .O(rPO_ChipEnable[13]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[14]_i_1__2 
       (.I0(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I1(wPM_TargetWay_PCG_PM[6]),
        .O(rPO_ChipEnable[14]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[15]_i_1__2 
       (.I0(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I1(wPM_TargetWay_PCG_PM[7]),
        .O(rPO_ChipEnable[15]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[8]_i_1__2 
       (.I0(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I1(wPM_TargetWay_PCG_PM[0]),
        .O(rPO_ChipEnable[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_ChipEnable[9]_i_1__2 
       (.I0(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I1(wPM_TargetWay_PCG_PM[1]),
        .O(rPO_ChipEnable[9]));
  FDCE \rPO_ChipEnable_reg[10] 
       (.C(iSystemClock),
        .CE(rSFTStrobe),
        .CLR(iReset),
        .D(rPO_ChipEnable[10]),
        .Q(\rPO_ChipEnable_reg[15]_0 [2]));
  FDCE \rPO_ChipEnable_reg[11] 
       (.C(iSystemClock),
        .CE(rSFTStrobe),
        .CLR(iReset),
        .D(rPO_ChipEnable[11]),
        .Q(\rPO_ChipEnable_reg[15]_0 [3]));
  FDCE \rPO_ChipEnable_reg[12] 
       (.C(iSystemClock),
        .CE(rSFTStrobe),
        .CLR(iReset),
        .D(rPO_ChipEnable[12]),
        .Q(\rPO_ChipEnable_reg[15]_0 [4]));
  FDCE \rPO_ChipEnable_reg[13] 
       (.C(iSystemClock),
        .CE(rSFTStrobe),
        .CLR(iReset),
        .D(rPO_ChipEnable[13]),
        .Q(\rPO_ChipEnable_reg[15]_0 [5]));
  FDCE \rPO_ChipEnable_reg[14] 
       (.C(iSystemClock),
        .CE(rSFTStrobe),
        .CLR(iReset),
        .D(rPO_ChipEnable[14]),
        .Q(\rPO_ChipEnable_reg[15]_0 [6]));
  FDCE \rPO_ChipEnable_reg[15] 
       (.C(iSystemClock),
        .CE(rSFTStrobe),
        .CLR(iReset),
        .D(rPO_ChipEnable[15]),
        .Q(\rPO_ChipEnable_reg[15]_0 [7]));
  FDCE \rPO_ChipEnable_reg[8] 
       (.C(iSystemClock),
        .CE(rSFTStrobe),
        .CLR(iReset),
        .D(rPO_ChipEnable[8]),
        .Q(\rPO_ChipEnable_reg[15]_0 [0]));
  FDCE \rPO_ChipEnable_reg[9] 
       (.C(iSystemClock),
        .CE(rSFTStrobe),
        .CLR(iReset),
        .D(rPO_ChipEnable[9]),
        .Q(\rPO_ChipEnable_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rPO_DQStrobe[4]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_rDTO_cur_state_reg_n_0_[9] ),
        .O(\rPO_DQStrobe[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hC4)) 
    \rPO_DQStrobe[5]_i_1__0 
       (.I0(rSFTStrobe_reg_n_0),
        .I1(\rPO_DQStrobe[6]_i_1_n_0 ),
        .I2(\rPO_DQStrobe[4]_i_1_n_0 ),
        .O(\rPO_DQStrobe[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEFEFEFF)) 
    \rPO_DQStrobe[6]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I2(\FSM_onehot_rDTO_cur_state[6]_i_1_n_0 ),
        .I3(\rDTOSubCounter[4]_i_3_n_0 ),
        .I4(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I5(\FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ),
        .O(\rPO_DQStrobe[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \rPO_DQStrobe[7]_i_1__0 
       (.I0(rSFTStrobe_reg_n_0),
        .I1(\rPO_DQStrobe[6]_i_1_n_0 ),
        .I2(\rPO_DQStrobe[4]_i_1_n_0 ),
        .O(\rPO_DQStrobe[7]_i_1__0_n_0 ));
  FDPE \rPO_DQStrobe_reg[4] 
       (.C(iSystemClock),
        .CE(rReady),
        .D(\rPO_DQStrobe[4]_i_1_n_0 ),
        .PRE(iReset),
        .Q(wDO_PO_DQStrobe[4]));
  FDPE \rPO_DQStrobe_reg[5] 
       (.C(iSystemClock),
        .CE(rReady),
        .D(\rPO_DQStrobe[5]_i_1__0_n_0 ),
        .PRE(iReset),
        .Q(wDO_PO_DQStrobe[5]));
  FDPE \rPO_DQStrobe_reg[6] 
       (.C(iSystemClock),
        .CE(rReady),
        .D(\rPO_DQStrobe[6]_i_1_n_0 ),
        .PRE(iReset),
        .Q(wDO_PO_DQStrobe[6]));
  FDPE \rPO_DQStrobe_reg[7] 
       (.C(iSystemClock),
        .CE(rReady),
        .D(\rPO_DQStrobe[7]_i_1__0_n_0 ),
        .PRE(iReset),
        .Q(\rPO_DQStrobe_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \rPO_DQ[0]_i_1 
       (.I0(wDO_PO_DQ[24]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I2(wPM_WriteData_PCG_PM[0]),
        .I3(wDO_PO_DQ[16]),
        .I4(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I5(rStageFlag_reg_n_0),
        .O(\rPO_DQ[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hFAF82200)) 
    \rPO_DQ[10]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I1(rStageFlag_reg_n_0),
        .I2(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I3(wPM_WriteData_PCG_PM[10]),
        .I4(wDO_PO_DQ[26]),
        .O(\rPO_DQ[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hFAF82200)) 
    \rPO_DQ[11]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I1(rStageFlag_reg_n_0),
        .I2(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I3(wPM_WriteData_PCG_PM[11]),
        .I4(wDO_PO_DQ[27]),
        .O(\rPO_DQ[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hFAF82200)) 
    \rPO_DQ[12]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I1(rStageFlag_reg_n_0),
        .I2(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I3(wPM_WriteData_PCG_PM[12]),
        .I4(wDO_PO_DQ[28]),
        .O(\rPO_DQ[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hFAF82200)) 
    \rPO_DQ[13]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I1(rStageFlag_reg_n_0),
        .I2(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I3(wPM_WriteData_PCG_PM[13]),
        .I4(wDO_PO_DQ[29]),
        .O(\rPO_DQ[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hFAF82200)) 
    \rPO_DQ[14]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I1(rStageFlag_reg_n_0),
        .I2(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I3(wPM_WriteData_PCG_PM[14]),
        .I4(wDO_PO_DQ[30]),
        .O(\rPO_DQ[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rPO_DQ[15]_i_1 
       (.I0(\rPO_DQ[31]_i_4_n_0 ),
        .I1(\rPO_DQ[31]_i_3_n_0 ),
        .O(rPO_DQ[15]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hFAF82200)) 
    \rPO_DQ[15]_i_2 
       (.I0(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I1(rStageFlag_reg_n_0),
        .I2(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I3(wPM_WriteData_PCG_PM[15]),
        .I4(wDO_PO_DQ[31]),
        .O(\rPO_DQ[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[16]_i_2 
       (.I0(wDO_PO_DQ[24]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .O(\rPO_DQ_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[17]_i_2 
       (.I0(wDO_PO_DQ[25]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .O(\rPO_DQ_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[18]_i_2 
       (.I0(wDO_PO_DQ[26]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .O(\rPO_DQ_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[19]_i_2 
       (.I0(wDO_PO_DQ[27]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .O(\rPO_DQ_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \rPO_DQ[1]_i_1 
       (.I0(wDO_PO_DQ[25]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I2(wPM_WriteData_PCG_PM[1]),
        .I3(wDO_PO_DQ[17]),
        .I4(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I5(rStageFlag_reg_n_0),
        .O(\rPO_DQ[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[20]_i_2 
       (.I0(wDO_PO_DQ[28]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .O(\rPO_DQ_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[21]_i_2 
       (.I0(wDO_PO_DQ[29]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .O(\rPO_DQ_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[22]_i_2 
       (.I0(wDO_PO_DQ[30]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .O(\rPO_DQ_reg[30]_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \rPO_DQ[23]_i_1 
       (.I0(rStageFlag_reg_n_0),
        .I1(\rPO_DQ[31]_i_3_n_0 ),
        .I2(\rPO_DQ[31]_i_4_n_0 ),
        .O(rPO_DQ[23]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rPO_DQ[23]_i_3 
       (.I0(wDO_PO_DQ[31]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .O(\rPO_DQ_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \rPO_DQ[2]_i_1 
       (.I0(wDO_PO_DQ[26]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I2(wPM_WriteData_PCG_PM[2]),
        .I3(wDO_PO_DQ[18]),
        .I4(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I5(rStageFlag_reg_n_0),
        .O(\rPO_DQ[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h34)) 
    \rPO_DQ[31]_i_1 
       (.I0(rStageFlag_reg_n_0),
        .I1(\rPO_DQ[31]_i_3_n_0 ),
        .I2(\rPO_DQ[31]_i_4_n_0 ),
        .O(rPO_DQ[31]));
  LUT6 #(
    .INIT(64'h0000000100010004)) 
    \rPO_DQ[31]_i_3 
       (.I0(\rPO_DQStrobe[4]_i_1_n_0 ),
        .I1(\rDTOSubCounter[4]_i_5_n_0 ),
        .I2(\rDTOSubCounter[4]_i_3_n_0 ),
        .I3(\FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ),
        .I4(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I5(\FSM_onehot_rDTO_cur_state[6]_i_1_n_0 ),
        .O(\rPO_DQ[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888A88888FFFF)) 
    \rPO_DQ[31]_i_4 
       (.I0(rStageFlag_i_6_n_0),
        .I1(\rPO_DQ[31]_i_5_n_0 ),
        .I2(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I3(\FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ),
        .I4(\rPO_DQStrobe[4]_i_1_n_0 ),
        .I5(\rPO_DQ[31]_i_6_n_0 ),
        .O(\rPO_DQ[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAFF2AAAAA00)) 
    \rPO_DQ[31]_i_5 
       (.I0(\rPO_DQ[31]_i_7_n_0 ),
        .I1(wPM_PCommand_PCG_PM),
        .I2(\FSM_onehot_rDTO_cur_state_reg[2]_0 ),
        .I3(\rPO_DQ[31]_i_8_n_0 ),
        .I4(\FSM_onehot_rDTO_cur_state_reg_n_0_[0] ),
        .I5(\rPO_DQ[31]_i_9_n_0 ),
        .O(\rPO_DQ[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hBBAB)) 
    \rPO_DQ[31]_i_6 
       (.I0(\rDTOSubCounter[4]_i_4_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .I3(rStageFlag_reg_n_0),
        .O(\rPO_DQ[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rPO_DQ[31]_i_7 
       (.I0(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ),
        .I2(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ),
        .O(\rPO_DQ[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rPO_DQ[31]_i_8 
       (.I0(\FSM_onehot_rDTO_cur_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[1] ),
        .O(\rPO_DQ[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h14)) 
    \rPO_DQ[31]_i_9 
       (.I0(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ),
        .I2(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ),
        .O(\rPO_DQ[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \rPO_DQ[3]_i_1 
       (.I0(wDO_PO_DQ[27]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I2(wPM_WriteData_PCG_PM[3]),
        .I3(wDO_PO_DQ[19]),
        .I4(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I5(rStageFlag_reg_n_0),
        .O(\rPO_DQ[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \rPO_DQ[4]_i_1 
       (.I0(wDO_PO_DQ[28]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I2(wPM_WriteData_PCG_PM[4]),
        .I3(wDO_PO_DQ[20]),
        .I4(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I5(rStageFlag_reg_n_0),
        .O(\rPO_DQ[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \rPO_DQ[5]_i_1 
       (.I0(wDO_PO_DQ[29]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I2(wPM_WriteData_PCG_PM[5]),
        .I3(wDO_PO_DQ[21]),
        .I4(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I5(rStageFlag_reg_n_0),
        .O(\rPO_DQ[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \rPO_DQ[6]_i_1 
       (.I0(wDO_PO_DQ[30]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I2(wPM_WriteData_PCG_PM[6]),
        .I3(wDO_PO_DQ[22]),
        .I4(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I5(rStageFlag_reg_n_0),
        .O(\rPO_DQ[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \rPO_DQ[7]_i_1 
       (.I0(wDO_PO_DQ[31]),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I2(wPM_WriteData_PCG_PM[7]),
        .I3(wDO_PO_DQ[23]),
        .I4(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I5(rStageFlag_reg_n_0),
        .O(\rPO_DQ[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFAF82200)) 
    \rPO_DQ[8]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I1(rStageFlag_reg_n_0),
        .I2(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I3(wPM_WriteData_PCG_PM[8]),
        .I4(wDO_PO_DQ[24]),
        .O(\rPO_DQ[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hFAF82200)) 
    \rPO_DQ[9]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I1(rStageFlag_reg_n_0),
        .I2(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I3(wPM_WriteData_PCG_PM[9]),
        .I4(wDO_PO_DQ[25]),
        .O(\rPO_DQ[9]_i_1_n_0 ));
  FDCE \rPO_DQ_reg[0] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[0]_i_1_n_0 ),
        .Q(wDO_PO_DQ[0]));
  FDCE \rPO_DQ_reg[10] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[10]_i_1_n_0 ),
        .Q(wDO_PO_DQ[10]));
  FDCE \rPO_DQ_reg[11] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[11]_i_1_n_0 ),
        .Q(wDO_PO_DQ[11]));
  FDCE \rPO_DQ_reg[12] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[12]_i_1_n_0 ),
        .Q(wDO_PO_DQ[12]));
  FDCE \rPO_DQ_reg[13] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[13]_i_1_n_0 ),
        .Q(wDO_PO_DQ[13]));
  FDCE \rPO_DQ_reg[14] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[14]_i_1_n_0 ),
        .Q(wDO_PO_DQ[14]));
  FDCE \rPO_DQ_reg[15] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[15]_i_2_n_0 ),
        .Q(wDO_PO_DQ[15]));
  FDCE \rPO_DQ_reg[16] 
       (.C(iSystemClock),
        .CE(rPO_DQ[23]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [0]),
        .Q(wDO_PO_DQ[16]));
  FDCE \rPO_DQ_reg[17] 
       (.C(iSystemClock),
        .CE(rPO_DQ[23]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [1]),
        .Q(wDO_PO_DQ[17]));
  FDCE \rPO_DQ_reg[18] 
       (.C(iSystemClock),
        .CE(rPO_DQ[23]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [2]),
        .Q(wDO_PO_DQ[18]));
  FDCE \rPO_DQ_reg[19] 
       (.C(iSystemClock),
        .CE(rPO_DQ[23]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [3]),
        .Q(wDO_PO_DQ[19]));
  FDCE \rPO_DQ_reg[1] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[1]_i_1_n_0 ),
        .Q(wDO_PO_DQ[1]));
  FDCE \rPO_DQ_reg[20] 
       (.C(iSystemClock),
        .CE(rPO_DQ[23]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [4]),
        .Q(wDO_PO_DQ[20]));
  FDCE \rPO_DQ_reg[21] 
       (.C(iSystemClock),
        .CE(rPO_DQ[23]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [5]),
        .Q(wDO_PO_DQ[21]));
  FDCE \rPO_DQ_reg[22] 
       (.C(iSystemClock),
        .CE(rPO_DQ[23]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [6]),
        .Q(wDO_PO_DQ[22]));
  FDCE \rPO_DQ_reg[23] 
       (.C(iSystemClock),
        .CE(rPO_DQ[23]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [7]),
        .Q(wDO_PO_DQ[23]));
  FDCE \rPO_DQ_reg[24] 
       (.C(iSystemClock),
        .CE(rPO_DQ[31]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [8]),
        .Q(wDO_PO_DQ[24]));
  FDCE \rPO_DQ_reg[25] 
       (.C(iSystemClock),
        .CE(rPO_DQ[31]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [9]),
        .Q(wDO_PO_DQ[25]));
  FDCE \rPO_DQ_reg[26] 
       (.C(iSystemClock),
        .CE(rPO_DQ[31]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [10]),
        .Q(wDO_PO_DQ[26]));
  FDCE \rPO_DQ_reg[27] 
       (.C(iSystemClock),
        .CE(rPO_DQ[31]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [11]),
        .Q(wDO_PO_DQ[27]));
  FDCE \rPO_DQ_reg[28] 
       (.C(iSystemClock),
        .CE(rPO_DQ[31]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [12]),
        .Q(wDO_PO_DQ[28]));
  FDCE \rPO_DQ_reg[29] 
       (.C(iSystemClock),
        .CE(rPO_DQ[31]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [13]),
        .Q(wDO_PO_DQ[29]));
  FDCE \rPO_DQ_reg[2] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[2]_i_1_n_0 ),
        .Q(wDO_PO_DQ[2]));
  FDCE \rPO_DQ_reg[30] 
       (.C(iSystemClock),
        .CE(rPO_DQ[31]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [14]),
        .Q(wDO_PO_DQ[30]));
  FDCE \rPO_DQ_reg[31] 
       (.C(iSystemClock),
        .CE(rPO_DQ[31]),
        .CLR(iReset),
        .D(\rPO_DQ_reg[31]_1 [15]),
        .Q(wDO_PO_DQ[31]));
  FDCE \rPO_DQ_reg[3] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[3]_i_1_n_0 ),
        .Q(wDO_PO_DQ[3]));
  FDCE \rPO_DQ_reg[4] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[4]_i_1_n_0 ),
        .Q(wDO_PO_DQ[4]));
  FDCE \rPO_DQ_reg[5] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[5]_i_1_n_0 ),
        .Q(wDO_PO_DQ[5]));
  FDCE \rPO_DQ_reg[6] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[6]_i_1_n_0 ),
        .Q(wDO_PO_DQ[6]));
  FDCE \rPO_DQ_reg[7] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[7]_i_1_n_0 ),
        .Q(wDO_PO_DQ[7]));
  FDCE \rPO_DQ_reg[8] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[8]_i_1_n_0 ),
        .Q(wDO_PO_DQ[8]));
  FDCE \rPO_DQ_reg[9] 
       (.C(iSystemClock),
        .CE(rPO_DQ[15]),
        .CLR(iReset),
        .D(\rPO_DQ[9]_i_1_n_0 ),
        .Q(wDO_PO_DQ[9]));
  LUT6 #(
    .INIT(64'h0000FFFF00002202)) 
    \rPO_WriteEnable[0]_i_1 
       (.I0(\rDTOSubCounter[4]_i_5_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .I3(rStageFlag_reg_n_0),
        .I4(rOption_reg_n_0),
        .I5(\rDTOSubCounter[4]_i_4_n_0 ),
        .O(rPO_WriteEnable[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \rPO_WriteEnable[2]_i_1 
       (.I0(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ),
        .I2(rOption_reg_n_0),
        .O(rPO_WriteEnable[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \rPO_WriteEnable[3]_i_1__0 
       (.I0(\rDTOSubCounter[4]_i_4_n_0 ),
        .I1(rOption_reg_n_0),
        .O(rPO_WriteEnable[3]));
  FDCE \rPO_WriteEnable_reg[0] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_WriteEnable[0]),
        .Q(\rPO_WriteEnable_reg[3]_0 [0]));
  FDCE \rPO_WriteEnable_reg[2] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_WriteEnable[2]),
        .Q(\rPO_WriteEnable_reg[3]_0 [1]));
  FDCE \rPO_WriteEnable_reg[3] 
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rPO_WriteEnable[3]),
        .Q(\rPO_WriteEnable_reg[3]_0 [2]));
  LUT5 #(
    .INIT(32'h01000001)) 
    rReady_i_1__0
       (.I0(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I2(\rDTOSubCounter[4]_i_4_n_0 ),
        .I3(\rDTOSubCounter[4]_i_3_n_0 ),
        .I4(\rDTOSubCounter[4]_i_5_n_0 ),
        .O(rReady_i_1__0_n_0));
  FDCE rReady_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rReady_i_1__0_n_0),
        .Q(rReady_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rSFTStrobe_i_1
       (.I0(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I1(wPM_PCommandOption_PCG_PM[1]),
        .O(rSFTStrobe_i_1_n_0));
  FDCE rSFTStrobe_reg
       (.C(iSystemClock),
        .CE(rSFTStrobe),
        .CLR(iReset),
        .D(rSFTStrobe_i_1_n_0),
        .Q(rSFTStrobe_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000114)) 
    rStageFlag_i_1
       (.I0(\FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I2(\FSM_onehot_rDTO_cur_state[6]_i_1_n_0 ),
        .I3(rStageFlag_i_3_n_0),
        .I4(\rPO_DQStrobe[4]_i_1_n_0 ),
        .I5(rStageFlag_i_4_n_0),
        .O(rReady));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h20)) 
    rStageFlag_i_2
       (.I0(\FSM_onehot_rDTO_cur_state_reg[8]_0 ),
        .I1(rStageFlag_reg_n_0),
        .I2(rOption_reg_n_0),
        .O(rStageFlag));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    rStageFlag_i_3
       (.I0(\rDTOSubCounter[4]_i_5_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .I3(rStageFlag_reg_n_0),
        .O(rStageFlag_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000200020208)) 
    rStageFlag_i_4
       (.I0(rStageFlag_i_6_n_0),
        .I1(\FSM_onehot_rDTO_cur_state[2]_i_1_n_0 ),
        .I2(\FSM_onehot_rDTO_cur_state[5]_i_1_n_0 ),
        .I3(\FSM_onehot_rDTO_cur_state[4]_i_1_n_0 ),
        .I4(\FSM_onehot_rDTO_cur_state[3]_i_1_n_0 ),
        .I5(\FSM_onehot_rDTO_cur_state[1]_i_1_n_0 ),
        .O(rStageFlag_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h0E0E000E)) 
    rStageFlag_i_5
       (.I0(\rDTOSubCounter[4]_i_5_n_0 ),
        .I1(\FSM_onehot_rDTO_cur_state[6]_i_1_n_0 ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .I4(rStageFlag_reg_n_0),
        .O(\FSM_onehot_rDTO_cur_state_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h0000000B)) 
    rStageFlag_i_6
       (.I0(rStageFlag_reg_n_0),
        .I1(\FSM_onehot_rDTO_cur_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg_n_0_[8] ),
        .I3(\rDTOSubCounter[4]_i_5_n_0 ),
        .I4(\FSM_onehot_rDTO_cur_state[6]_i_1_n_0 ),
        .O(rStageFlag_i_6_n_0));
  FDCE rStageFlag_reg
       (.C(iSystemClock),
        .CE(rReady),
        .CLR(iReset),
        .D(rStageFlag),
        .Q(rStageFlag_reg_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \r_N_i_cur_state[3]_i_2 
       (.I0(rReady_reg_0),
        .I1(\rPM_CAData_reg[7] ),
        .I2(\rPM_CAData_reg[7]_0 ),
        .I3(wPM_Ready_PCG_PM),
        .I4(\rPM_CAData_reg[7]_1 ),
        .I5(wMNC_N_init_PM_PCommand),
        .O(wCALStart));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_PHY_B_Reset
   (rReady_0,
    wPBR_PO_DQStrobe,
    \FSM_onehot_rCurState_reg[1] ,
    \FSM_onehot_rCurState_reg[1]_0 ,
    \FSM_onehot_rCurState_reg[1]_1 ,
    rReady_reg_0,
    \FSM_onehot_rCurState_reg[1]_2 ,
    rReady_reg_1,
    \rTimer_reg[4]_0 ,
    wPM_Ready_PCG_PM,
    \FSM_onehot_rCurState_reg[2] ,
    \rTimer_reg[1]_0 ,
    Q,
    \rTimer_reg[4]_1 ,
    wDQSOutEnable_PM_PHY,
    rst,
    iSystemClock,
    iReset,
    \FSM_onehot_rCurState_reg[2]_0 ,
    \FSM_onehot_rCurState_reg[2]_1 ,
    \FSM_onehot_rCurState_reg[2]_2 ,
    \FSM_onehot_rCurState_reg[2]_3 ,
    \FSM_onehot_rCurState_reg[2]_4 ,
    \FSM_onehot_rCurState_reg[2]_5 ,
    \FSM_onehot_rCurState_reg[2]_6 ,
    \rPM_PCommand_reg[1] ,
    \rPM_PCommand_reg[1]_0 ,
    \rPM_PCommand_reg[1]_1 ,
    \rPM_PCommand_reg[1]_2 ,
    \FSM_onehot_rCurState_reg[2]_7 ,
    \FSM_onehot_rCurState_reg[2]_8 ,
    \FSM_onehot_rCurState_reg[2]_9 ,
    \FSM_onehot_rCurState_reg[2]_10 ,
    \FSM_onehot_rCurState_reg[2]_11 ,
    \FSM_onehot_rCurState_reg[2]_12 ,
    wPBRReady,
    rTIM_cur_state,
    \rPBR_cur_state_reg[2]_0 ,
    rDQSOutEnable_buffer_reg_inv,
    rDQSOutEnable_buffer_reg_inv_0,
    wDO_DQSOutEnable,
    wCAL_DQSOutEnable);
  output rReady_0;
  output [0:0]wPBR_PO_DQStrobe;
  output [0:0]\FSM_onehot_rCurState_reg[1] ;
  output [0:0]\FSM_onehot_rCurState_reg[1]_0 ;
  output [0:0]\FSM_onehot_rCurState_reg[1]_1 ;
  output rReady_reg_0;
  output [0:0]\FSM_onehot_rCurState_reg[1]_2 ;
  output rReady_reg_1;
  output \rTimer_reg[4]_0 ;
  output [0:0]wPM_Ready_PCG_PM;
  output [0:0]\FSM_onehot_rCurState_reg[2] ;
  output \rTimer_reg[1]_0 ;
  output [1:0]Q;
  output \rTimer_reg[4]_1 ;
  output wDQSOutEnable_PM_PHY;
  output rst;
  input iSystemClock;
  input iReset;
  input \FSM_onehot_rCurState_reg[2]_0 ;
  input [1:0]\FSM_onehot_rCurState_reg[2]_1 ;
  input \FSM_onehot_rCurState_reg[2]_2 ;
  input [1:0]\FSM_onehot_rCurState_reg[2]_3 ;
  input \FSM_onehot_rCurState_reg[2]_4 ;
  input [1:0]\FSM_onehot_rCurState_reg[2]_5 ;
  input \FSM_onehot_rCurState_reg[2]_6 ;
  input \rPM_PCommand_reg[1] ;
  input \rPM_PCommand_reg[1]_0 ;
  input \rPM_PCommand_reg[1]_1 ;
  input [0:0]\rPM_PCommand_reg[1]_2 ;
  input [1:0]\FSM_onehot_rCurState_reg[2]_7 ;
  input [0:0]\FSM_onehot_rCurState_reg[2]_8 ;
  input \FSM_onehot_rCurState_reg[2]_9 ;
  input \FSM_onehot_rCurState_reg[2]_10 ;
  input \FSM_onehot_rCurState_reg[2]_11 ;
  input [1:0]\FSM_onehot_rCurState_reg[2]_12 ;
  input wPBRReady;
  input [0:0]rTIM_cur_state;
  input \rPBR_cur_state_reg[2]_0 ;
  input [2:0]rDQSOutEnable_buffer_reg_inv;
  input rDQSOutEnable_buffer_reg_inv_0;
  input wDO_DQSOutEnable;
  input wCAL_DQSOutEnable;

  wire [0:0]\FSM_onehot_rCurState_reg[1] ;
  wire [0:0]\FSM_onehot_rCurState_reg[1]_0 ;
  wire [0:0]\FSM_onehot_rCurState_reg[1]_1 ;
  wire [0:0]\FSM_onehot_rCurState_reg[1]_2 ;
  wire [0:0]\FSM_onehot_rCurState_reg[2] ;
  wire \FSM_onehot_rCurState_reg[2]_0 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_1 ;
  wire \FSM_onehot_rCurState_reg[2]_10 ;
  wire \FSM_onehot_rCurState_reg[2]_11 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_12 ;
  wire \FSM_onehot_rCurState_reg[2]_2 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_3 ;
  wire \FSM_onehot_rCurState_reg[2]_4 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_5 ;
  wire \FSM_onehot_rCurState_reg[2]_6 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_7 ;
  wire [0:0]\FSM_onehot_rCurState_reg[2]_8 ;
  wire \FSM_onehot_rCurState_reg[2]_9 ;
  wire [1:0]Q;
  wire iReset;
  wire iSystemClock;
  wire [7:0]p_0_in;
  wire rDQSOutEnable;
  wire rDQSOutEnable_buffer_inv_i_2_n_0;
  wire [2:0]rDQSOutEnable_buffer_reg_inv;
  wire rDQSOutEnable_buffer_reg_inv_0;
  wire [4:1]rPBR_cur_state;
  wire \rPBR_cur_state[4]_i_3_n_0 ;
  wire \rPBR_cur_state[4]_i_4_n_0 ;
  wire \rPBR_cur_state_reg[2]_0 ;
  wire [4:1]rPBR_nxt_state__0;
  wire rPI_BUFF_Reset_i_1_n_0;
  wire \rPM_PCommand_reg[1] ;
  wire \rPM_PCommand_reg[1]_0 ;
  wire \rPM_PCommand_reg[1]_1 ;
  wire [0:0]\rPM_PCommand_reg[1]_2 ;
  wire [5:5]rPO_DQStrobe;
  wire rReady_0;
  wire rReady_reg_0;
  wire rReady_reg_1;
  wire [0:0]rTIM_cur_state;
  wire [5:0]rTimer;
  wire \rTimer[5]_i_2_n_0 ;
  wire \rTimer[7]_i_3_n_0 ;
  wire \rTimer[7]_i_4_n_0 ;
  wire \rTimer[7]_i_5_n_0 ;
  wire \rTimer_reg[1]_0 ;
  wire \rTimer_reg[4]_0 ;
  wire \rTimer_reg[4]_1 ;
  wire rst;
  wire wCAL_DQSOutEnable;
  wire wDO_DQSOutEnable;
  wire wDQSOutEnable_PM_PHY;
  wire wPBRReady;
  wire wPBR_DQSOutEnable;
  wire wPBR_PI_BUFF_Reset;
  wire [0:0]wPBR_PO_DQStrobe;
  wire [0:0]wPM_Ready_PCG_PM;
  wire wWaitDone__6;

  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rCurState[2]_i_1 
       (.I0(\FSM_onehot_rCurState_reg[2]_0 ),
        .I1(\FSM_onehot_rCurState_reg[2]_1 [0]),
        .I2(\FSM_onehot_rCurState_reg[2]_1 [1]),
        .I3(\FSM_onehot_rCurState_reg[2]_2 ),
        .O(\FSM_onehot_rCurState_reg[1] ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rCurState[2]_i_1__0 
       (.I0(\FSM_onehot_rCurState_reg[2]_0 ),
        .I1(\FSM_onehot_rCurState_reg[2]_3 [0]),
        .I2(\FSM_onehot_rCurState_reg[2]_3 [1]),
        .I3(\FSM_onehot_rCurState_reg[2]_4 ),
        .O(\FSM_onehot_rCurState_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rCurState[2]_i_1__1 
       (.I0(\FSM_onehot_rCurState_reg[2]_0 ),
        .I1(\FSM_onehot_rCurState_reg[2]_5 [0]),
        .I2(\FSM_onehot_rCurState_reg[2]_5 [1]),
        .I3(\FSM_onehot_rCurState_reg[2]_6 ),
        .O(\FSM_onehot_rCurState_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[2]_i_1__2 
       (.I0(rReady_reg_1),
        .I1(\FSM_onehot_rCurState_reg[2]_7 [0]),
        .I2(\rTimer_reg[4]_0 ),
        .I3(\FSM_onehot_rCurState_reg[2]_7 [1]),
        .O(\FSM_onehot_rCurState_reg[1]_2 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[2]_i_1__4 
       (.I0(\rTimer_reg[4]_0 ),
        .I1(\FSM_onehot_rCurState_reg[2]_12 [1]),
        .I2(wPBRReady),
        .I3(\FSM_onehot_rCurState_reg[2]_12 [0]),
        .O(\FSM_onehot_rCurState_reg[2] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \FSM_onehot_rCurState[2]_i_2 
       (.I0(wPM_Ready_PCG_PM),
        .I1(\FSM_onehot_rCurState_reg[2]_8 ),
        .I2(\FSM_onehot_rCurState_reg[2]_9 ),
        .I3(\FSM_onehot_rCurState_reg[2]_10 ),
        .I4(\rPM_PCommand_reg[1]_0 ),
        .I5(\FSM_onehot_rCurState_reg[2]_11 ),
        .O(rReady_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    \FSM_onehot_rCurState[2]_i_3__0 
       (.I0(rReady_0),
        .I1(\rTimer_reg[1]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(rTimer[5]),
        .I5(rTimer[4]),
        .O(wPM_Ready_PCG_PM));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Inst_DQINFIFO16x16_i_1
       (.I0(rDQSOutEnable_buffer_reg_inv[2]),
        .I1(wPBR_PI_BUFF_Reset),
        .O(rst));
  LUT6 #(
    .INIT(64'h5544554555545555)) 
    rDQSOutEnable_buffer_inv_i_1
       (.I0(rDQSOutEnable_buffer_inv_i_2_n_0),
        .I1(rDQSOutEnable_buffer_reg_inv[2]),
        .I2(rDQSOutEnable_buffer_reg_inv[0]),
        .I3(rDQSOutEnable_buffer_reg_inv[1]),
        .I4(rDQSOutEnable_buffer_reg_inv_0),
        .I5(wDO_DQSOutEnable),
        .O(wDQSOutEnable_PM_PHY));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    rDQSOutEnable_buffer_inv_i_2
       (.I0(wPBR_DQSOutEnable),
        .I1(rDQSOutEnable_buffer_reg_inv[1]),
        .I2(wCAL_DQSOutEnable),
        .I3(rDQSOutEnable_buffer_reg_inv[2]),
        .O(rDQSOutEnable_buffer_inv_i_2_n_0));
  FDCE rDQSOutEnable_reg
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(1'b1),
        .Q(wPBR_DQSOutEnable));
  LUT6 #(
    .INIT(64'hEEEAEAEAFFFFFFFF)) 
    \rPBR_cur_state[1]_i_1 
       (.I0(rTIM_cur_state),
        .I1(\rPBR_cur_state_reg[2]_0 ),
        .I2(rPBR_cur_state[1]),
        .I3(rPBR_cur_state[4]),
        .I4(\rTimer_reg[4]_0 ),
        .I5(\rPBR_cur_state[4]_i_3_n_0 ),
        .O(rPBR_nxt_state__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h0000AA80)) 
    \rPBR_cur_state[2]_i_1 
       (.I0(\rPBR_cur_state[4]_i_3_n_0 ),
        .I1(\rTimer_reg[4]_0 ),
        .I2(rPBR_cur_state[4]),
        .I3(rPBR_cur_state[1]),
        .I4(\rPBR_cur_state_reg[2]_0 ),
        .O(rPBR_nxt_state__0[2]));
  LUT4 #(
    .INIT(16'hAE00)) 
    \rPBR_cur_state[3]_i_1 
       (.I0(rPBR_cur_state[2]),
        .I1(rPBR_cur_state[3]),
        .I2(wWaitDone__6),
        .I3(\rPBR_cur_state[4]_i_3_n_0 ),
        .O(rPBR_nxt_state__0[3]));
  LUT5 #(
    .INIT(32'hF2220000)) 
    \rPBR_cur_state[4]_i_1 
       (.I0(rPBR_cur_state[4]),
        .I1(\rTimer_reg[4]_0 ),
        .I2(rPBR_cur_state[3]),
        .I3(wWaitDone__6),
        .I4(\rPBR_cur_state[4]_i_3_n_0 ),
        .O(rPBR_nxt_state__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rPBR_cur_state[4]_i_2 
       (.I0(rTimer[4]),
        .I1(rTimer[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\rPBR_cur_state[4]_i_4_n_0 ),
        .O(wWaitDone__6));
  LUT5 #(
    .INIT(32'h00010116)) 
    \rPBR_cur_state[4]_i_3 
       (.I0(rTIM_cur_state),
        .I1(rPBR_cur_state[1]),
        .I2(rPBR_cur_state[2]),
        .I3(rPBR_cur_state[3]),
        .I4(rPBR_cur_state[4]),
        .O(\rPBR_cur_state[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \rPBR_cur_state[4]_i_4 
       (.I0(rTimer[1]),
        .I1(rTimer[0]),
        .I2(rTimer[3]),
        .I3(rTimer[2]),
        .O(\rPBR_cur_state[4]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "PBR_RESET:00001,PBR_RWAIT:01000,PBR_RLOOP:10000,PBR_READY:00010,PBR_RFRST:00100" *) 
  FDCE \rPBR_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPBR_nxt_state__0[1]),
        .Q(rPBR_cur_state[1]));
  (* FSM_ENCODED_STATES = "PBR_RESET:00001,PBR_RWAIT:01000,PBR_RLOOP:10000,PBR_READY:00010,PBR_RFRST:00100" *) 
  FDCE \rPBR_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPBR_nxt_state__0[2]),
        .Q(rPBR_cur_state[2]));
  (* FSM_ENCODED_STATES = "PBR_RESET:00001,PBR_RWAIT:01000,PBR_RLOOP:10000,PBR_READY:00010,PBR_RFRST:00100" *) 
  FDCE \rPBR_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPBR_nxt_state__0[3]),
        .Q(rPBR_cur_state[3]));
  (* FSM_ENCODED_STATES = "PBR_RESET:00001,PBR_RWAIT:01000,PBR_RLOOP:10000,PBR_READY:00010,PBR_RFRST:00100" *) 
  FDCE \rPBR_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPBR_nxt_state__0[4]),
        .Q(rPBR_cur_state[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF54440000)) 
    rPI_BUFF_Reset_i_1
       (.I0(\rPBR_cur_state_reg[2]_0 ),
        .I1(rPBR_cur_state[1]),
        .I2(rPBR_cur_state[4]),
        .I3(\rTimer_reg[4]_0 ),
        .I4(\rPBR_cur_state[4]_i_3_n_0 ),
        .I5(rPBR_nxt_state__0[3]),
        .O(rPI_BUFF_Reset_i_1_n_0));
  FDCE rPI_BUFF_Reset_reg
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(rPI_BUFF_Reset_i_1_n_0),
        .Q(wPBR_PI_BUFF_Reset));
  LUT6 #(
    .INIT(64'h00000000002AAAAA)) 
    \rPO_DQStrobe[5]_i_1 
       (.I0(\rPBR_cur_state[4]_i_3_n_0 ),
        .I1(\rTimer_reg[4]_0 ),
        .I2(rPBR_cur_state[4]),
        .I3(rPBR_cur_state[1]),
        .I4(\rPBR_cur_state_reg[2]_0 ),
        .I5(rTIM_cur_state),
        .O(rPO_DQStrobe));
  FDCE \rPO_DQStrobe_reg[5] 
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(rPO_DQStrobe),
        .Q(wPBR_PO_DQStrobe));
  FDCE rReady_reg
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(rPBR_nxt_state__0[1]),
        .Q(rReady_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rTimer[0]_i_1 
       (.I0(\rTimer[7]_i_5_n_0 ),
        .I1(rTimer[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \rTimer[1]_i_1 
       (.I0(\rTimer[7]_i_5_n_0 ),
        .I1(rTimer[0]),
        .I2(rTimer[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \rTimer[2]_i_1 
       (.I0(\rTimer[7]_i_5_n_0 ),
        .I1(rTimer[0]),
        .I2(rTimer[1]),
        .I3(rTimer[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \rTimer[3]_i_1 
       (.I0(\rTimer[7]_i_5_n_0 ),
        .I1(rTimer[2]),
        .I2(rTimer[1]),
        .I3(rTimer[0]),
        .I4(rTimer[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \rTimer[4]_i_1 
       (.I0(\rTimer[7]_i_5_n_0 ),
        .I1(rTimer[3]),
        .I2(rTimer[0]),
        .I3(rTimer[1]),
        .I4(rTimer[2]),
        .I5(rTimer[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \rTimer[5]_i_1 
       (.I0(\rTimer[5]_i_2_n_0 ),
        .I1(\rTimer[7]_i_5_n_0 ),
        .I2(rTimer[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rTimer[5]_i_2 
       (.I0(rTimer[4]),
        .I1(rTimer[3]),
        .I2(rTimer[0]),
        .I3(rTimer[1]),
        .I4(rTimer[2]),
        .O(\rTimer[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \rTimer[6]_i_1 
       (.I0(\rTimer[7]_i_4_n_0 ),
        .I1(\rTimer[7]_i_5_n_0 ),
        .I2(Q[0]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h000005000500DAFF)) 
    \rTimer[7]_i_1 
       (.I0(rTIM_cur_state),
        .I1(\rPBR_cur_state_reg[2]_0 ),
        .I2(\rTimer[7]_i_3_n_0 ),
        .I3(\rPBR_cur_state[4]_i_3_n_0 ),
        .I4(rPBR_nxt_state__0[4]),
        .I5(rPBR_nxt_state__0[3]),
        .O(rDQSOutEnable));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \rTimer[7]_i_2 
       (.I0(\rTimer[7]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(\rTimer[7]_i_5_n_0 ),
        .I3(Q[1]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rTimer[7]_i_3 
       (.I0(\rTimer_reg[4]_0 ),
        .I1(rPBR_cur_state[4]),
        .I2(rPBR_cur_state[1]),
        .O(\rTimer[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rTimer[7]_i_4 
       (.I0(rTimer[2]),
        .I1(rTimer[1]),
        .I2(rTimer[0]),
        .I3(rTimer[3]),
        .I4(rTimer[4]),
        .I5(rTimer[5]),
        .O(\rTimer[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rTimer[7]_i_5 
       (.I0(rPBR_nxt_state__0[4]),
        .I1(rPBR_nxt_state__0[3]),
        .O(\rTimer[7]_i_5_n_0 ));
  FDCE \rTimer_reg[0] 
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(p_0_in[0]),
        .Q(rTimer[0]));
  FDCE \rTimer_reg[1] 
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(p_0_in[1]),
        .Q(rTimer[1]));
  FDCE \rTimer_reg[2] 
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(p_0_in[2]),
        .Q(rTimer[2]));
  FDCE \rTimer_reg[3] 
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(p_0_in[3]),
        .Q(rTimer[3]));
  FDCE \rTimer_reg[4] 
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(p_0_in[4]),
        .Q(rTimer[4]));
  FDCE \rTimer_reg[5] 
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(p_0_in[5]),
        .Q(rTimer[5]));
  FDCE \rTimer_reg[6] 
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(p_0_in[6]),
        .Q(Q[0]));
  FDCE \rTimer_reg[7] 
       (.C(iSystemClock),
        .CE(rDQSOutEnable),
        .CLR(iReset),
        .D(p_0_in[7]),
        .Q(Q[1]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \r_rST_cur_state[10]_i_2 
       (.I0(\rPM_PCommand_reg[1] ),
        .I1(\rPM_PCommand_reg[1]_0 ),
        .I2(\rPM_PCommand_reg[1]_1 ),
        .I3(\rPM_PCommand_reg[1]_2 ),
        .I4(\FSM_onehot_rCurState_reg[2]_2 ),
        .O(rReady_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \r_rST_cur_state[11]_i_13 
       (.I0(rTimer[4]),
        .I1(rTimer[5]),
        .O(\rTimer_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \r_rST_cur_state[4]_i_2 
       (.I0(rTimer[4]),
        .I1(rTimer[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\rTimer_reg[1]_0 ),
        .O(\rTimer_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \r_rST_cur_state[4]_i_3 
       (.I0(rTimer[1]),
        .I1(rTimer[0]),
        .I2(rTimer[3]),
        .I3(rTimer[2]),
        .O(\rTimer_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_PIR
   (rReady,
    wSCC_PI_reset_Last,
    \rTimer_reg[7]_0 ,
    rReady_reg_0,
    \rTimer_reg[8]_0 ,
    \rTimer_reg[2]_0 ,
    rReady_reg_1,
    SR,
    iSystemClock,
    iReset,
    \rMNG_cur_state[3]_i_6 ,
    \FSM_onehot_rCurState_reg[7] ,
    \FSM_onehot_rCurState_reg[7]_0 ,
    \FSM_onehot_rCurState_reg[7]_1 ,
    \FSM_onehot_rCurState_reg[7]_2 ,
    \FSM_onehot_rCurState_reg[7]_3 ,
    rTIM_cur_state,
    \rPIR_cur_state_reg[2]_0 ,
    Q,
    wPM_NANDPowerOnEvent_PCG_PM);
  output rReady;
  output wSCC_PI_reset_Last;
  output \rTimer_reg[7]_0 ;
  output rReady_reg_0;
  output \rTimer_reg[8]_0 ;
  output \rTimer_reg[2]_0 ;
  output [0:0]rReady_reg_1;
  output [0:0]SR;
  input iSystemClock;
  input iReset;
  input [0:0]\rMNG_cur_state[3]_i_6 ;
  input \FSM_onehot_rCurState_reg[7] ;
  input \FSM_onehot_rCurState_reg[7]_0 ;
  input \FSM_onehot_rCurState_reg[7]_1 ;
  input \FSM_onehot_rCurState_reg[7]_2 ;
  input \FSM_onehot_rCurState_reg[7]_3 ;
  input [0:0]rTIM_cur_state;
  input \rPIR_cur_state_reg[2]_0 ;
  input [0:0]Q;
  input wPM_NANDPowerOnEvent_PCG_PM;

  wire \FSM_onehot_rCurState[2]_i_3__0__0_n_0 ;
  wire \FSM_onehot_rCurState_reg[7] ;
  wire \FSM_onehot_rCurState_reg[7]_0 ;
  wire \FSM_onehot_rCurState_reg[7]_1 ;
  wire \FSM_onehot_rCurState_reg[7]_2 ;
  wire \FSM_onehot_rCurState_reg[7]_3 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire iReset;
  wire iSystemClock;
  wire [0:0]\rMNG_cur_state[3]_i_6 ;
  wire [5:1]rPIR_cur_state;
  wire \rPIR_cur_state[4]_i_3_n_0 ;
  wire \rPIR_cur_state[5]_i_2_n_0 ;
  wire \rPIR_cur_state_reg[2]_0 ;
  wire [5:1]rPIR_nxt_state__0;
  wire rPI_Reset;
  wire rPI_Reset_i_1_n_0;
  wire rReady;
  wire rReady_reg_0;
  wire [0:0]rReady_reg_1;
  wire [0:0]rTIM_cur_state;
  wire [9:0]rTimer;
  wire \rTimer[9]_i_3_n_0 ;
  wire \rTimer[9]_i_4_n_0 ;
  wire \rTimer_reg[2]_0 ;
  wire \rTimer_reg[7]_0 ;
  wire \rTimer_reg[8]_0 ;
  wire \rTimer_reg_n_0_[0] ;
  wire \rTimer_reg_n_0_[1] ;
  wire \rTimer_reg_n_0_[2] ;
  wire \rTimer_reg_n_0_[3] ;
  wire \rTimer_reg_n_0_[4] ;
  wire \rTimer_reg_n_0_[5] ;
  wire \rTimer_reg_n_0_[6] ;
  wire \rTimer_reg_n_0_[7] ;
  wire \rTimer_reg_n_0_[8] ;
  wire \rTimer_reg_n_0_[9] ;
  wire wPIR_PI_Reset;
  wire wPM_NANDPowerOnEvent_PCG_PM;
  wire wResetDone__8;
  wire wSCC_PI_reset_Last;

  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \FSM_onehot_rCurState[2]_i_2__2 
       (.I0(\rTimer_reg_n_0_[8] ),
        .I1(\rTimer_reg_n_0_[9] ),
        .I2(\FSM_onehot_rCurState[2]_i_3__0__0_n_0 ),
        .I3(\rTimer_reg_n_0_[6] ),
        .I4(\rTimer_reg_n_0_[7] ),
        .I5(\rTimer_reg[2]_0 ),
        .O(\rTimer_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_rCurState[2]_i_3__0__0 
       (.I0(\rTimer_reg_n_0_[4] ),
        .I1(\rTimer_reg_n_0_[5] ),
        .O(\FSM_onehot_rCurState[2]_i_3__0__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \FSM_onehot_rCurState[7]_i_2 
       (.I0(\FSM_onehot_rCurState_reg[7] ),
        .I1(\FSM_onehot_rCurState_reg[7]_0 ),
        .I2(\FSM_onehot_rCurState_reg[7]_1 ),
        .I3(\FSM_onehot_rCurState_reg[7]_2 ),
        .I4(\FSM_onehot_rCurState_reg[7]_3 ),
        .O(rReady_reg_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rMNG_cur_state[3]_i_9 
       (.I0(\rMNG_cur_state[3]_i_6 ),
        .I1(\rTimer_reg_n_0_[2] ),
        .I2(\rTimer_reg_n_0_[0] ),
        .I3(\rTimer_reg_n_0_[1] ),
        .I4(\rTimer_reg_n_0_[3] ),
        .I5(\rTimer_reg[7]_0 ),
        .O(wSCC_PI_reset_Last));
  LUT6 #(
    .INIT(64'hEEEAEAEAFFFFFFFF)) 
    \rPIR_cur_state[1]_i_1 
       (.I0(rTIM_cur_state),
        .I1(\rPIR_cur_state_reg[2]_0 ),
        .I2(rPIR_cur_state[1]),
        .I3(rPIR_cur_state[5]),
        .I4(\rTimer_reg[8]_0 ),
        .I5(\rPIR_cur_state[5]_i_2_n_0 ),
        .O(rPIR_nxt_state__0[1]));
  LUT5 #(
    .INIT(32'h0000AA80)) 
    \rPIR_cur_state[2]_i_1 
       (.I0(\rPIR_cur_state[5]_i_2_n_0 ),
        .I1(\rTimer_reg[8]_0 ),
        .I2(rPIR_cur_state[5]),
        .I3(rPIR_cur_state[1]),
        .I4(\rPIR_cur_state_reg[2]_0 ),
        .O(rPIR_nxt_state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \rPIR_cur_state[3]_i_1 
       (.I0(rPIR_cur_state[2]),
        .I1(rPIR_cur_state[3]),
        .I2(wResetDone__8),
        .I3(\rPIR_cur_state[5]_i_2_n_0 ),
        .O(rPIR_nxt_state__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rPIR_cur_state[4]_i_1 
       (.I0(rPIR_cur_state[3]),
        .I1(\rPIR_cur_state[5]_i_2_n_0 ),
        .I2(wResetDone__8),
        .O(rPIR_nxt_state__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \rPIR_cur_state[4]_i_2 
       (.I0(\rPIR_cur_state[4]_i_3_n_0 ),
        .I1(\rTimer_reg_n_0_[3] ),
        .I2(\rTimer_reg_n_0_[2] ),
        .I3(\rTimer_reg_n_0_[0] ),
        .I4(\rTimer_reg_n_0_[1] ),
        .O(wResetDone__8));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rPIR_cur_state[4]_i_3 
       (.I0(\rTimer_reg_n_0_[4] ),
        .I1(\rTimer_reg_n_0_[5] ),
        .I2(\rTimer_reg_n_0_[6] ),
        .I3(\rTimer_reg_n_0_[7] ),
        .I4(\rTimer_reg_n_0_[9] ),
        .I5(\rTimer_reg_n_0_[8] ),
        .O(\rPIR_cur_state[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAE00)) 
    \rPIR_cur_state[5]_i_1 
       (.I0(rPIR_cur_state[4]),
        .I1(rPIR_cur_state[5]),
        .I2(\rTimer_reg[8]_0 ),
        .I3(\rPIR_cur_state[5]_i_2_n_0 ),
        .O(rPIR_nxt_state__0[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \rPIR_cur_state[5]_i_2 
       (.I0(rTIM_cur_state),
        .I1(rPIR_cur_state[1]),
        .I2(rPIR_cur_state[2]),
        .I3(rPIR_cur_state[3]),
        .I4(rPIR_cur_state[4]),
        .I5(rPIR_cur_state[5]),
        .O(\rPIR_cur_state[5]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "PIR_RESET:000001,PIR_RLOOP:001000,PIR_RDRDF:010000,PIR_RDRDL:100000,PIR_READY:000010,PIR_RFRST:000100" *) 
  FDCE \rPIR_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPIR_nxt_state__0[1]),
        .Q(rPIR_cur_state[1]));
  (* FSM_ENCODED_STATES = "PIR_RESET:000001,PIR_RLOOP:001000,PIR_RDRDF:010000,PIR_RDRDL:100000,PIR_READY:000010,PIR_RFRST:000100" *) 
  FDCE \rPIR_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPIR_nxt_state__0[2]),
        .Q(rPIR_cur_state[2]));
  (* FSM_ENCODED_STATES = "PIR_RESET:000001,PIR_RLOOP:001000,PIR_RDRDF:010000,PIR_RDRDL:100000,PIR_READY:000010,PIR_RFRST:000100" *) 
  FDCE \rPIR_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPIR_nxt_state__0[3]),
        .Q(rPIR_cur_state[3]));
  (* FSM_ENCODED_STATES = "PIR_RESET:000001,PIR_RLOOP:001000,PIR_RDRDF:010000,PIR_RDRDL:100000,PIR_READY:000010,PIR_RFRST:000100" *) 
  FDCE \rPIR_cur_state_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPIR_nxt_state__0[4]),
        .Q(rPIR_cur_state[4]));
  (* FSM_ENCODED_STATES = "PIR_RESET:000001,PIR_RLOOP:001000,PIR_RDRDF:010000,PIR_RDRDL:100000,PIR_READY:000010,PIR_RFRST:000100" *) 
  FDCE \rPIR_cur_state_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPIR_nxt_state__0[5]),
        .Q(rPIR_cur_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rPI_Reset_i_1
       (.I0(rPIR_nxt_state__0[2]),
        .I1(rPIR_nxt_state__0[3]),
        .O(rPI_Reset_i_1_n_0));
  FDCE rPI_Reset_reg
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rPI_Reset_i_1_n_0),
        .Q(wPIR_PI_Reset));
  LUT3 #(
    .INIT(8'hB8)) 
    \rReadyBusyCDCBuf0[7]_i_1 
       (.I0(wPIR_PI_Reset),
        .I1(Q),
        .I2(wPM_NANDPowerOnEvent_PCG_PM),
        .O(SR));
  FDCE rReady_reg
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rPIR_nxt_state__0[1]),
        .Q(rReady));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rTimer[0]_i_1__1 
       (.I0(\rTimer[9]_i_4_n_0 ),
        .I1(\rTimer_reg_n_0_[0] ),
        .O(rTimer[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rTimer[1]_i_1__1 
       (.I0(\rTimer[9]_i_4_n_0 ),
        .I1(\rTimer_reg_n_0_[0] ),
        .I2(\rTimer_reg_n_0_[1] ),
        .O(rTimer[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rTimer[2]_i_1__1 
       (.I0(\rTimer[9]_i_4_n_0 ),
        .I1(\rTimer_reg_n_0_[1] ),
        .I2(\rTimer_reg_n_0_[0] ),
        .I3(\rTimer_reg_n_0_[2] ),
        .O(rTimer[2]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rTimer[3]_i_1__1 
       (.I0(\rTimer[9]_i_4_n_0 ),
        .I1(\rTimer_reg_n_0_[2] ),
        .I2(\rTimer_reg_n_0_[0] ),
        .I3(\rTimer_reg_n_0_[1] ),
        .I4(\rTimer_reg_n_0_[3] ),
        .O(rTimer[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rTimer[4]_i_1__0 
       (.I0(\rTimer[9]_i_4_n_0 ),
        .I1(\rTimer_reg_n_0_[3] ),
        .I2(\rTimer_reg_n_0_[1] ),
        .I3(\rTimer_reg_n_0_[0] ),
        .I4(\rTimer_reg_n_0_[2] ),
        .I5(\rTimer_reg_n_0_[4] ),
        .O(rTimer[4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rTimer[5]_i_1__0 
       (.I0(\rTimer[9]_i_4_n_0 ),
        .I1(\rTimer_reg[2]_0 ),
        .I2(\rTimer_reg_n_0_[4] ),
        .I3(\rTimer_reg_n_0_[5] ),
        .O(rTimer[5]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \rTimer[6]_i_1__0 
       (.I0(\rTimer[9]_i_4_n_0 ),
        .I1(\rTimer_reg_n_0_[5] ),
        .I2(\rTimer_reg_n_0_[4] ),
        .I3(\rTimer_reg[2]_0 ),
        .I4(\rTimer_reg_n_0_[6] ),
        .O(rTimer[6]));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \rTimer[7]_i_1__0 
       (.I0(\rTimer[9]_i_4_n_0 ),
        .I1(\rTimer_reg_n_0_[6] ),
        .I2(\rTimer_reg[2]_0 ),
        .I3(\rTimer_reg_n_0_[4] ),
        .I4(\rTimer_reg_n_0_[5] ),
        .I5(\rTimer_reg_n_0_[7] ),
        .O(rTimer[7]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rTimer[7]_i_2__0 
       (.I0(\rTimer_reg_n_0_[2] ),
        .I1(\rTimer_reg_n_0_[0] ),
        .I2(\rTimer_reg_n_0_[1] ),
        .I3(\rTimer_reg_n_0_[3] ),
        .O(\rTimer_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hDF002000)) 
    \rTimer[8]_i_1 
       (.I0(\rTimer_reg_n_0_[6] ),
        .I1(\rTimer[9]_i_3_n_0 ),
        .I2(\rTimer_reg_n_0_[7] ),
        .I3(\rTimer[9]_i_4_n_0 ),
        .I4(\rTimer_reg_n_0_[8] ),
        .O(rTimer[8]));
  LUT5 #(
    .INIT(32'h00010116)) 
    \rTimer[9]_i_1 
       (.I0(rPIR_nxt_state__0[1]),
        .I1(rPIR_nxt_state__0[4]),
        .I2(rPIR_nxt_state__0[3]),
        .I3(rPIR_nxt_state__0[2]),
        .I4(rPIR_nxt_state__0[5]),
        .O(rPI_Reset));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \rTimer[9]_i_2 
       (.I0(\rTimer_reg_n_0_[7] ),
        .I1(\rTimer[9]_i_3_n_0 ),
        .I2(\rTimer_reg_n_0_[6] ),
        .I3(\rTimer_reg_n_0_[8] ),
        .I4(\rTimer[9]_i_4_n_0 ),
        .I5(\rTimer_reg_n_0_[9] ),
        .O(rTimer[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rTimer[9]_i_3 
       (.I0(\rTimer_reg_n_0_[2] ),
        .I1(\rTimer_reg_n_0_[0] ),
        .I2(\rTimer_reg_n_0_[1] ),
        .I3(\rTimer_reg_n_0_[3] ),
        .I4(\rTimer_reg_n_0_[4] ),
        .I5(\rTimer_reg_n_0_[5] ),
        .O(\rTimer[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rTimer[9]_i_4 
       (.I0(rPIR_nxt_state__0[3]),
        .I1(rPIR_nxt_state__0[5]),
        .O(\rTimer[9]_i_4_n_0 ));
  FDCE \rTimer_reg[0] 
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rTimer[0]),
        .Q(\rTimer_reg_n_0_[0] ));
  FDCE \rTimer_reg[1] 
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rTimer[1]),
        .Q(\rTimer_reg_n_0_[1] ));
  FDCE \rTimer_reg[2] 
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rTimer[2]),
        .Q(\rTimer_reg_n_0_[2] ));
  FDCE \rTimer_reg[3] 
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rTimer[3]),
        .Q(\rTimer_reg_n_0_[3] ));
  FDCE \rTimer_reg[4] 
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rTimer[4]),
        .Q(\rTimer_reg_n_0_[4] ));
  FDCE \rTimer_reg[5] 
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rTimer[5]),
        .Q(\rTimer_reg_n_0_[5] ));
  FDCE \rTimer_reg[6] 
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rTimer[6]),
        .Q(\rTimer_reg_n_0_[6] ));
  FDCE \rTimer_reg[7] 
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rTimer[7]),
        .Q(\rTimer_reg_n_0_[7] ));
  FDCE \rTimer_reg[8] 
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rTimer[8]),
        .Q(\rTimer_reg_n_0_[8] ));
  FDCE \rTimer_reg[9] 
       (.C(iSystemClock),
        .CE(rPI_Reset),
        .CLR(iReset),
        .D(rTimer[9]),
        .Q(\rTimer_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \r_N_i_cur_state[3]_i_4 
       (.I0(rReady),
        .I1(\rTimer_reg_n_0_[2] ),
        .I2(\rTimer_reg_n_0_[0] ),
        .I3(\rTimer_reg_n_0_[1] ),
        .I4(\rTimer_reg_n_0_[3] ),
        .I5(\rTimer_reg[7]_0 ),
        .O(rReady_reg_1));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \r_N_i_cur_state[3]_i_5 
       (.I0(\rTimer_reg_n_0_[7] ),
        .I1(\rTimer_reg_n_0_[6] ),
        .I2(\rTimer_reg_n_0_[4] ),
        .I3(\rTimer_reg_n_0_[5] ),
        .I4(\rTimer_reg_n_0_[9] ),
        .I5(\rTimer_reg_n_0_[8] ),
        .O(\rTimer_reg[7]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_POR
   (wSCC_PO_reset_Last,
    \rTimer_reg[1]_0 ,
    \rTimer_reg[1]_1 ,
    wbCMDLast_SCC,
    \rTimer_reg[1]_2 ,
    wPBR_Start0__0,
    \rTimer_reg[1]_3 ,
    rReady_reg_0,
    wPO_Reset_PM_PHY,
    iSystemClock,
    iReset,
    \rMNG_cur_state[1]_i_4 ,
    \FSM_onehot_rCurState_reg[12] ,
    \rMNG_cur_state[1]_i_4_0 ,
    \FSM_onehot_rDTO_cur_state_reg[2] ,
    \rMNG_cur_state[1]_i_4_1 ,
    \FSM_onehot_rDTO_cur_state_reg[2]_0 ,
    rTIM_cur_state,
    \rPOR_cur_state_reg[2]_0 ,
    \FSM_onehot_rDTO_cur_state_reg[2]_1 ,
    wPM_LastStep_PCG_PM,
    \FSM_onehot_rDTO_cur_state_reg[2]_2 ,
    Q,
    wPM_NANDPowerOnEvent_PCG_PM);
  output wSCC_PO_reset_Last;
  output \rTimer_reg[1]_0 ;
  output \rTimer_reg[1]_1 ;
  output wbCMDLast_SCC;
  output \rTimer_reg[1]_2 ;
  output wPBR_Start0__0;
  output \rTimer_reg[1]_3 ;
  output rReady_reg_0;
  output wPO_Reset_PM_PHY;
  input iSystemClock;
  input iReset;
  input [0:0]\rMNG_cur_state[1]_i_4 ;
  input \FSM_onehot_rCurState_reg[12] ;
  input [0:0]\rMNG_cur_state[1]_i_4_0 ;
  input \FSM_onehot_rDTO_cur_state_reg[2] ;
  input [0:0]\rMNG_cur_state[1]_i_4_1 ;
  input \FSM_onehot_rDTO_cur_state_reg[2]_0 ;
  input [0:0]rTIM_cur_state;
  input \rPOR_cur_state_reg[2]_0 ;
  input \FSM_onehot_rDTO_cur_state_reg[2]_1 ;
  input [2:0]wPM_LastStep_PCG_PM;
  input \FSM_onehot_rDTO_cur_state_reg[2]_2 ;
  input [0:0]Q;
  input wPM_NANDPowerOnEvent_PCG_PM;

  wire \FSM_onehot_rCurState_reg[12] ;
  wire \FSM_onehot_rDTO_cur_state_reg[2] ;
  wire \FSM_onehot_rDTO_cur_state_reg[2]_0 ;
  wire \FSM_onehot_rDTO_cur_state_reg[2]_1 ;
  wire \FSM_onehot_rDTO_cur_state_reg[2]_2 ;
  wire [0:0]Q;
  wire iReset;
  wire iSystemClock;
  wire [0:0]\rMNG_cur_state[1]_i_4 ;
  wire [0:0]\rMNG_cur_state[1]_i_4_0 ;
  wire [0:0]\rMNG_cur_state[1]_i_4_1 ;
  wire [3:1]rPOR_cur_state;
  wire \rPOR_cur_state_reg[2]_0 ;
  wire [3:1]rPOR_nxt_state__0;
  wire rPO_Reset_i_1_n_0;
  wire rReady;
  wire rReady_i_1__1_n_0;
  wire rReady_reg_0;
  wire [0:0]rTIM_cur_state;
  wire [3:0]rTimer;
  wire \rTimer[0]_i_1__0_n_0 ;
  wire \rTimer[1]_i_1__0_n_0 ;
  wire \rTimer[2]_i_1__0_n_0 ;
  wire \rTimer[3]_i_1__0_n_0 ;
  wire \rTimer_reg[1]_0 ;
  wire \rTimer_reg[1]_1 ;
  wire \rTimer_reg[1]_2 ;
  wire \rTimer_reg[1]_3 ;
  wire wPBR_Start0__0;
  wire [2:0]wPM_LastStep_PCG_PM;
  wire wPM_NANDPowerOnEvent_PCG_PM;
  wire wPOR_PO_Reset;
  wire wPO_Reset_PM_PHY;
  wire wSCC_PO_reset_Last;
  wire wbCMDLast_SCC;

  LUT6 #(
    .INIT(64'h55555555FFDFFFFF)) 
    \FSM_onehot_rCurState[12]_i_3 
       (.I0(\FSM_onehot_rCurState_reg[12] ),
        .I1(rTimer[1]),
        .I2(rTimer[0]),
        .I3(rTimer[2]),
        .I4(rTimer[3]),
        .I5(rReady),
        .O(\rTimer_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_onehot_rCurState[2]_i_2__1__0 
       (.I0(rTimer[1]),
        .I1(rTimer[0]),
        .I2(rTimer[2]),
        .I3(rTimer[3]),
        .O(\rTimer_reg[1]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    Inst_DQSOSERDES_i_1
       (.I0(wPOR_PO_Reset),
        .I1(Q),
        .I2(wPM_NANDPowerOnEvent_PCG_PM),
        .O(wPO_Reset_PM_PHY));
  LUT6 #(
    .INIT(64'h0000FBFFFFFFFFFF)) 
    \rCAData[6]_i_7 
       (.I0(rTimer[1]),
        .I1(rTimer[0]),
        .I2(rTimer[2]),
        .I3(rTimer[3]),
        .I4(rReady),
        .I5(\FSM_onehot_rCurState_reg[12] ),
        .O(\rTimer_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \rLCH_cur_state[2]_i_3 
       (.I0(\rTimer_reg[1]_3 ),
        .I1(\FSM_onehot_rDTO_cur_state_reg[2] ),
        .I2(\FSM_onehot_rDTO_cur_state_reg[2]_1 ),
        .I3(\FSM_onehot_rDTO_cur_state_reg[2]_0 ),
        .I4(wPM_LastStep_PCG_PM[0]),
        .I5(\FSM_onehot_rDTO_cur_state_reg[2]_2 ),
        .O(wPBR_Start0__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABAAAAA)) 
    \rLCH_cur_state[2]_i_8 
       (.I0(wPM_LastStep_PCG_PM[2]),
        .I1(rTimer[1]),
        .I2(rTimer[0]),
        .I3(rTimer[2]),
        .I4(rTimer[3]),
        .I5(wPM_LastStep_PCG_PM[1]),
        .O(\rTimer_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rMNG_cur_state[1]_i_5 
       (.I0(\rTimer_reg[1]_2 ),
        .I1(\rMNG_cur_state[1]_i_4 ),
        .I2(\rMNG_cur_state[1]_i_4_0 ),
        .I3(\FSM_onehot_rDTO_cur_state_reg[2] ),
        .I4(\rMNG_cur_state[1]_i_4_1 ),
        .I5(\FSM_onehot_rDTO_cur_state_reg[2]_0 ),
        .O(wbCMDLast_SCC));
  LUT6 #(
    .INIT(64'hFFFBFEFBFEEBFEEB)) 
    \rPOR_cur_state[1]_i_1 
       (.I0(rTIM_cur_state),
        .I1(rPOR_cur_state[2]),
        .I2(rPOR_cur_state[1]),
        .I3(rPOR_cur_state[3]),
        .I4(\rTimer_reg[1]_2 ),
        .I5(\rPOR_cur_state_reg[2]_0 ),
        .O(rPOR_nxt_state__0[1]));
  LUT6 #(
    .INIT(64'h0000000000000540)) 
    \rPOR_cur_state[2]_i_1 
       (.I0(rTIM_cur_state),
        .I1(\rTimer_reg[1]_2 ),
        .I2(rPOR_cur_state[3]),
        .I3(rPOR_cur_state[1]),
        .I4(rPOR_cur_state[2]),
        .I5(\rPOR_cur_state_reg[2]_0 ),
        .O(rPOR_nxt_state__0[2]));
  LUT5 #(
    .INIT(32'h00000212)) 
    \rPOR_cur_state[3]_i_1 
       (.I0(rPOR_cur_state[2]),
        .I1(rPOR_cur_state[1]),
        .I2(rPOR_cur_state[3]),
        .I3(\rTimer_reg[1]_2 ),
        .I4(rTIM_cur_state),
        .O(rPOR_nxt_state__0[3]));
  (* FSM_ENCODED_STATES = "POR_RESET:0001,POR_RLOOP:1000,POR_READY:0010,POR_RFRST:0100" *) 
  FDCE \rPOR_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPOR_nxt_state__0[1]),
        .Q(rPOR_cur_state[1]));
  (* FSM_ENCODED_STATES = "POR_RESET:0001,POR_RLOOP:1000,POR_READY:0010,POR_RFRST:0100" *) 
  FDCE \rPOR_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPOR_nxt_state__0[2]),
        .Q(rPOR_cur_state[2]));
  (* FSM_ENCODED_STATES = "POR_RESET:0001,POR_RLOOP:1000,POR_READY:0010,POR_RFRST:0100" *) 
  FDCE \rPOR_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPOR_nxt_state__0[3]),
        .Q(rPOR_cur_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rPO_Reset_i_1
       (.I0(rPOR_nxt_state__0[3]),
        .I1(rPOR_nxt_state__0[2]),
        .O(rPO_Reset_i_1_n_0));
  FDCE rPO_Reset_reg
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rPO_Reset_i_1_n_0),
        .Q(wPOR_PO_Reset));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h1)) 
    rReady_i_1__1
       (.I0(rPOR_nxt_state__0[2]),
        .I1(rPOR_nxt_state__0[3]),
        .O(rReady_i_1__1_n_0));
  FDCE rReady_reg
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rReady_i_1__1_n_0),
        .Q(rReady));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rTimer[0]_i_1__0 
       (.I0(rPOR_nxt_state__0[3]),
        .I1(rTimer[0]),
        .O(\rTimer[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rTimer[1]_i_1__0 
       (.I0(rPOR_nxt_state__0[3]),
        .I1(rTimer[0]),
        .I2(rTimer[1]),
        .O(\rTimer[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rTimer[2]_i_1__0 
       (.I0(rPOR_nxt_state__0[3]),
        .I1(rTimer[1]),
        .I2(rTimer[0]),
        .I3(rTimer[2]),
        .O(\rTimer[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rTimer[3]_i_1__0 
       (.I0(rPOR_nxt_state__0[3]),
        .I1(rTimer[2]),
        .I2(rTimer[0]),
        .I3(rTimer[1]),
        .I4(rTimer[3]),
        .O(\rTimer[3]_i_1__0_n_0 ));
  FDCE \rTimer_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rTimer[0]_i_1__0_n_0 ),
        .Q(rTimer[0]));
  FDCE \rTimer_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rTimer[1]_i_1__0_n_0 ),
        .Q(rTimer[1]));
  FDCE \rTimer_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rTimer[2]_i_1__0_n_0 ),
        .Q(rTimer[2]));
  FDCE \rTimer_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(\rTimer[3]_i_1__0_n_0 ),
        .Q(rTimer[3]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \rWay0_Timer[3]_i_4 
       (.I0(\rMNG_cur_state[1]_i_4 ),
        .I1(rTimer[3]),
        .I2(rTimer[2]),
        .I3(rTimer[0]),
        .I4(rTimer[1]),
        .O(wSCC_PO_reset_Last));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \r_gFT_cur_state[8]_i_4 
       (.I0(rReady),
        .I1(rTimer[3]),
        .I2(rTimer[2]),
        .I3(rTimer[0]),
        .I4(rTimer[1]),
        .O(rReady_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_TIMER
   (rReady_reg_0,
    wTM_PO_DQStrobe,
    wTM_PO_ReadEnable,
    \rTIM_cur_state_reg[0]_0 ,
    \rMNG_cur_state_reg[2] ,
    wbCMDLast,
    \rPM_PCommand_reg[0] ,
    \rPM_PCommand_reg[1] ,
    \r_gFT_cur_state_reg[2] ,
    \rPM_PCommand_reg[3] ,
    rReady_reg_1,
    \rNumOfCommand_reg[7]_0 ,
    \rPM_PCommand_reg[3]_0 ,
    \rPM_PCommand_reg[0]_0 ,
    \rPM_PCommand_reg[0]_1 ,
    rReady_reg_2,
    \rPM_PCommand_reg[2] ,
    \rPM_PCommand_reg[3]_1 ,
    \FSM_onehot_rCurState_reg[5] ,
    rReady_reg_3,
    \rOpcode_reg[1] ,
    \FSM_onehot_rCurState_reg[11] ,
    \rNumOfCommand_reg[1]_0 ,
    \FSM_onehot_rCurState_reg[9] ,
    rReady_reg_4,
    \FSM_onehot_rCurState_reg[1] ,
    \rTIM_cur_state_reg[0]_1 ,
    \rTIM_cur_state_reg[2]_0 ,
    \rPCommand_reg[1] ,
    \rPO_AddressLatchEnable_reg[3]_0 ,
    \rPCommand_reg[2] ,
    \rPO_ReadEnable_reg[3]_0 ,
    \rTimer_reg[12]_0 ,
    \rPCommand_reg[2]_0 ,
    rDQSOutEnable_reg_0,
    \rPO_ChipEnable_reg[15]_0 ,
    iSystemClock,
    iReset,
    rDQSOutEnable_reg_1,
    wbCMDLast_SCC,
    \rbH_ZdCounter[3]_i_3 ,
    \r_gFT_cur_state_reg[3] ,
    \r_gFT_cur_state_reg[3]_0 ,
    \rPM_CAData_reg[1] ,
    \rPM_PCommand_reg[1]_0 ,
    \FSM_onehot_rCurState_reg[12] ,
    \rPM_PCommand_reg[1]_1 ,
    \rPM_PCommand_reg[3]_2 ,
    wPBRReady,
    wPM_LastStep_PCG_PM,
    wPM_Ready_PCG_PM,
    \rPM_PCommandOption_reg[2] ,
    \rPM_PCommandOption_reg[2]_0 ,
    \rPM_PCommand[3]_i_4__0 ,
    Q,
    \FSM_onehot_rCurState_reg[12]_0 ,
    \FSM_onehot_rCurState_reg[12]_1 ,
    \FSM_onehot_rCurState_reg[12]_2 ,
    \FSM_onehot_rCurState_reg[12]_3 ,
    \FSM_onehot_rCurState_reg[12]_4 ,
    \FSM_onehot_rCurState_reg[12]_5 ,
    \FSM_onehot_rCurState_reg[10] ,
    \FSM_onehot_rCurState_reg[10]_0 ,
    \rMNG_cur_state[3]_i_2_0 ,
    \rCAData[6]_i_4__0 ,
    rUsePresetC,
    rReady_0,
    \FSM_onehot_rCurState_reg[1]_0 ,
    \rMNG_cur_state_reg[3] ,
    \rMNG_cur_state_reg[3]_0 ,
    \rMNG_cur_state_reg[3]_1 ,
    \rMNG_cur_state[3]_i_2_1 ,
    wSCC_PO_reset_Last,
    \rTIM_cur_state_reg[2]_1 ,
    wPM_PCommandOption_PCG_PM,
    \rPO_WriteEnable_reg[3]_0 ,
    \rPO_DQStrobe_reg[7]_0 ,
    \rPO_DQStrobe_reg[7]_1 ,
    wPBR_PO_DQStrobe,
    wCAL_PO_CommandLatchEnable,
    \rPO_AddressLatchEnable_reg[3]_1 ,
    wDO_PO_AddressLatchEnable,
    wCAL_PO_AddressLatchEnable,
    \rPO_ReadEnable_reg[3]_1 ,
    wDI_DQSOutEnable,
    \rNumOfCommand_reg[15]_0 ,
    \rPO_ChipEnable_reg[15]_1 );
  output rReady_reg_0;
  output [0:0]wTM_PO_DQStrobe;
  output [0:0]wTM_PO_ReadEnable;
  output [0:0]\rTIM_cur_state_reg[0]_0 ;
  output \rMNG_cur_state_reg[2] ;
  output wbCMDLast;
  output \rPM_PCommand_reg[0] ;
  output \rPM_PCommand_reg[1] ;
  output \r_gFT_cur_state_reg[2] ;
  output \rPM_PCommand_reg[3] ;
  output rReady_reg_1;
  output \rNumOfCommand_reg[7]_0 ;
  output \rPM_PCommand_reg[3]_0 ;
  output \rPM_PCommand_reg[0]_0 ;
  output \rPM_PCommand_reg[0]_1 ;
  output rReady_reg_2;
  output \rPM_PCommand_reg[2] ;
  output \rPM_PCommand_reg[3]_1 ;
  output [0:0]\FSM_onehot_rCurState_reg[5] ;
  output [1:0]rReady_reg_3;
  output \rOpcode_reg[1] ;
  output [0:0]\FSM_onehot_rCurState_reg[11] ;
  output \rNumOfCommand_reg[1]_0 ;
  output \FSM_onehot_rCurState_reg[9] ;
  output rReady_reg_4;
  output [0:0]\FSM_onehot_rCurState_reg[1] ;
  output \rTIM_cur_state_reg[0]_1 ;
  output \rTIM_cur_state_reg[2]_0 ;
  output [0:0]\rPCommand_reg[1] ;
  output [0:0]\rPO_AddressLatchEnable_reg[3]_0 ;
  output \rPCommand_reg[2] ;
  output [0:0]\rPO_ReadEnable_reg[3]_0 ;
  output \rTimer_reg[12]_0 ;
  output \rPCommand_reg[2]_0 ;
  output rDQSOutEnable_reg_0;
  output [7:0]\rPO_ChipEnable_reg[15]_0 ;
  input iSystemClock;
  input iReset;
  input rDQSOutEnable_reg_1;
  input wbCMDLast_SCC;
  input [1:0]\rbH_ZdCounter[3]_i_3 ;
  input \r_gFT_cur_state_reg[3] ;
  input [2:0]\r_gFT_cur_state_reg[3]_0 ;
  input [0:0]\rPM_CAData_reg[1] ;
  input \rPM_PCommand_reg[1]_0 ;
  input \FSM_onehot_rCurState_reg[12] ;
  input \rPM_PCommand_reg[1]_1 ;
  input [2:0]\rPM_PCommand_reg[3]_2 ;
  input wPBRReady;
  input [2:0]wPM_LastStep_PCG_PM;
  input [1:0]wPM_Ready_PCG_PM;
  input \rPM_PCommandOption_reg[2] ;
  input \rPM_PCommandOption_reg[2]_0 ;
  input [2:0]\rPM_PCommand[3]_i_4__0 ;
  input [1:0]Q;
  input \FSM_onehot_rCurState_reg[12]_0 ;
  input [2:0]\FSM_onehot_rCurState_reg[12]_1 ;
  input [0:0]\FSM_onehot_rCurState_reg[12]_2 ;
  input [0:0]\FSM_onehot_rCurState_reg[12]_3 ;
  input \FSM_onehot_rCurState_reg[12]_4 ;
  input \FSM_onehot_rCurState_reg[12]_5 ;
  input [1:0]\FSM_onehot_rCurState_reg[10] ;
  input \FSM_onehot_rCurState_reg[10]_0 ;
  input [2:0]\rMNG_cur_state[3]_i_2_0 ;
  input [1:0]\rCAData[6]_i_4__0 ;
  input rUsePresetC;
  input rReady_0;
  input [1:0]\FSM_onehot_rCurState_reg[1]_0 ;
  input \rMNG_cur_state_reg[3] ;
  input \rMNG_cur_state_reg[3]_0 ;
  input \rMNG_cur_state_reg[3]_1 ;
  input \rMNG_cur_state[3]_i_2_1 ;
  input wSCC_PO_reset_Last;
  input \rTIM_cur_state_reg[2]_1 ;
  input [1:0]wPM_PCommandOption_PCG_PM;
  input \rPO_WriteEnable_reg[3]_0 ;
  input [4:0]\rPO_DQStrobe_reg[7]_0 ;
  input [0:0]\rPO_DQStrobe_reg[7]_1 ;
  input [0:0]wPBR_PO_DQStrobe;
  input [0:0]wCAL_PO_CommandLatchEnable;
  input \rPO_AddressLatchEnable_reg[3]_1 ;
  input [0:0]wDO_PO_AddressLatchEnable;
  input [0:0]wCAL_PO_AddressLatchEnable;
  input [0:0]\rPO_ReadEnable_reg[3]_1 ;
  input wDI_DQSOutEnable;
  input [15:0]\rNumOfCommand_reg[15]_0 ;
  input [7:0]\rPO_ChipEnable_reg[15]_1 ;

  wire \FSM_onehot_rCurState[12]_i_2_n_0 ;
  wire [1:0]\FSM_onehot_rCurState_reg[10] ;
  wire \FSM_onehot_rCurState_reg[10]_0 ;
  wire [0:0]\FSM_onehot_rCurState_reg[11] ;
  wire \FSM_onehot_rCurState_reg[12] ;
  wire \FSM_onehot_rCurState_reg[12]_0 ;
  wire [2:0]\FSM_onehot_rCurState_reg[12]_1 ;
  wire [0:0]\FSM_onehot_rCurState_reg[12]_2 ;
  wire [0:0]\FSM_onehot_rCurState_reg[12]_3 ;
  wire \FSM_onehot_rCurState_reg[12]_4 ;
  wire \FSM_onehot_rCurState_reg[12]_5 ;
  wire [0:0]\FSM_onehot_rCurState_reg[1] ;
  wire [1:0]\FSM_onehot_rCurState_reg[1]_0 ;
  wire [0:0]\FSM_onehot_rCurState_reg[5] ;
  wire \FSM_onehot_rCurState_reg[9] ;
  wire \Inst_NPCG_Toggle_Top/wBNC_P_read_AW30h_Last ;
  wire [1:0]Q;
  wire iReset;
  wire iSystemClock;
  wire [15:0]p_0_in;
  wire [1:0]\rCAData[6]_i_4__0 ;
  wire rDQSOutEnable_reg_0;
  wire rDQSOutEnable_reg_1;
  wire [2:0]\rMNG_cur_state[3]_i_2_0 ;
  wire \rMNG_cur_state[3]_i_2_1 ;
  wire \rMNG_cur_state[3]_i_3_n_0 ;
  wire \rMNG_cur_state[3]_i_8_n_0 ;
  wire \rMNG_cur_state_reg[2] ;
  wire \rMNG_cur_state_reg[3] ;
  wire \rMNG_cur_state_reg[3]_0 ;
  wire \rMNG_cur_state_reg[3]_1 ;
  wire [15:0]rNumOfCommand;
  wire [15:0]\rNumOfCommand_reg[15]_0 ;
  wire \rNumOfCommand_reg[1]_0 ;
  wire \rNumOfCommand_reg[7]_0 ;
  wire \rOpcode_reg[1] ;
  wire [0:0]\rPCommand_reg[1] ;
  wire \rPCommand_reg[2] ;
  wire \rPCommand_reg[2]_0 ;
  wire [0:0]\rPM_CAData_reg[1] ;
  wire \rPM_PCommandOption_reg[2] ;
  wire \rPM_PCommandOption_reg[2]_0 ;
  wire [2:0]\rPM_PCommand[3]_i_4__0 ;
  wire \rPM_PCommand_reg[0] ;
  wire \rPM_PCommand_reg[0]_0 ;
  wire \rPM_PCommand_reg[0]_1 ;
  wire \rPM_PCommand_reg[1] ;
  wire \rPM_PCommand_reg[1]_0 ;
  wire \rPM_PCommand_reg[1]_1 ;
  wire \rPM_PCommand_reg[2] ;
  wire \rPM_PCommand_reg[3] ;
  wire \rPM_PCommand_reg[3]_0 ;
  wire \rPM_PCommand_reg[3]_1 ;
  wire [2:0]\rPM_PCommand_reg[3]_2 ;
  wire \rPO_AddressLatchEnable[3]_i_1__0_n_0 ;
  wire [0:0]\rPO_AddressLatchEnable_reg[3]_0 ;
  wire \rPO_AddressLatchEnable_reg[3]_1 ;
  wire [7:0]\rPO_ChipEnable_reg[15]_0 ;
  wire [7:0]\rPO_ChipEnable_reg[15]_1 ;
  wire rPO_CommandLatchEnable;
  wire \rPO_CommandLatchEnable[3]_i_1_n_0 ;
  wire \rPO_DQStrobe[7]_i_1_n_0 ;
  wire \rPO_DQStrobe[7]_i_2_n_0 ;
  wire [4:0]\rPO_DQStrobe_reg[7]_0 ;
  wire [0:0]\rPO_DQStrobe_reg[7]_1 ;
  wire \rPO_ReadEnable[3]_i_1_n_0 ;
  wire [0:0]\rPO_ReadEnable_reg[3]_0 ;
  wire [0:0]\rPO_ReadEnable_reg[3]_1 ;
  wire \rPO_WriteEnable[3]_i_1_n_0 ;
  wire \rPO_WriteEnable_reg[3]_0 ;
  wire rReady_0;
  wire rReady_reg_0;
  wire rReady_reg_1;
  wire rReady_reg_2;
  wire [1:0]rReady_reg_3;
  wire rReady_reg_4;
  wire [3:1]rTIM_cur_state;
  wire [0:0]\rTIM_cur_state_reg[0]_0 ;
  wire \rTIM_cur_state_reg[0]_1 ;
  wire \rTIM_cur_state_reg[2]_0 ;
  wire \rTIM_cur_state_reg[2]_1 ;
  wire [3:1]rTIM_nxt_state__0;
  wire rTimer;
  wire \rTimer[10]_i_2_n_0 ;
  wire \rTimer[14]_i_2_n_0 ;
  wire \rTimer[15]_i_3_n_0 ;
  wire \rTimer[5]_i_2__0_n_0 ;
  wire \rTimer[9]_i_2__0_n_0 ;
  wire \rTimer_reg[12]_0 ;
  wire \rTimer_reg_n_0_[0] ;
  wire \rTimer_reg_n_0_[10] ;
  wire \rTimer_reg_n_0_[11] ;
  wire \rTimer_reg_n_0_[12] ;
  wire \rTimer_reg_n_0_[13] ;
  wire \rTimer_reg_n_0_[14] ;
  wire \rTimer_reg_n_0_[15] ;
  wire \rTimer_reg_n_0_[1] ;
  wire \rTimer_reg_n_0_[2] ;
  wire \rTimer_reg_n_0_[3] ;
  wire \rTimer_reg_n_0_[4] ;
  wire \rTimer_reg_n_0_[5] ;
  wire \rTimer_reg_n_0_[6] ;
  wire \rTimer_reg_n_0_[7] ;
  wire \rTimer_reg_n_0_[8] ;
  wire \rTimer_reg_n_0_[9] ;
  wire rUsePresetC;
  wire \r_gFT_cur_state[10]_i_10_n_0 ;
  wire \r_gFT_cur_state[10]_i_11_n_0 ;
  wire \r_gFT_cur_state[10]_i_12_n_0 ;
  wire \r_gFT_cur_state[10]_i_14_n_0 ;
  wire \r_gFT_cur_state[10]_i_15_n_0 ;
  wire \r_gFT_cur_state[10]_i_16_n_0 ;
  wire \r_gFT_cur_state[10]_i_17_n_0 ;
  wire \r_gFT_cur_state_reg[2] ;
  wire \r_gFT_cur_state_reg[3] ;
  wire [2:0]\r_gFT_cur_state_reg[3]_0 ;
  wire \r_rST_cur_state[11]_i_14_n_0 ;
  wire [1:0]\rbH_ZdCounter[3]_i_3 ;
  wire [0:0]wCAL_PO_AddressLatchEnable;
  wire [0:0]wCAL_PO_CommandLatchEnable;
  wire wDI_DQSOutEnable;
  wire [0:0]wDO_PO_AddressLatchEnable;
  wire wPBRReady;
  wire [0:0]wPBR_PO_DQStrobe;
  wire [2:0]wPM_LastStep_PCG_PM;
  wire [1:0]wPM_PCommandOption_PCG_PM;
  wire [1:0]wPM_Ready_PCG_PM;
  wire wSCC_PO_reset_Last;
  wire wTM_DQSOutEnable;
  wire [3:3]wTM_PO_AddressLatchEnable;
  wire [3:3]wTM_PO_CommandLatchEnable;
  wire [0:0]wTM_PO_DQStrobe;
  wire [0:0]wTM_PO_ReadEnable;
  wire [3:3]wTM_PO_WriteEnable;
  wire wbCMDLast;
  wire wbCMDLast_SCC;

  LUT6 #(
    .INIT(64'hFF0CAEAE0C0C0C0C)) 
    \FSM_onehot_rCurState[10]_i_1 
       (.I0(wPM_LastStep_PCG_PM[1]),
        .I1(\FSM_onehot_rCurState_reg[12]_1 [1]),
        .I2(\rNumOfCommand_reg[7]_0 ),
        .I3(\rOpcode_reg[1] ),
        .I4(\FSM_onehot_rCurState_reg[10] [0]),
        .I5(\FSM_onehot_rCurState_reg[12]_1 [0]),
        .O(rReady_reg_3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_rCurState[10]_i_2 
       (.I0(\rNumOfCommand_reg[7]_0 ),
        .I1(\FSM_onehot_rCurState_reg[10] [1]),
        .I2(\FSM_onehot_rCurState_reg[10]_0 ),
        .O(\rOpcode_reg[1] ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[11]_i_1__0 
       (.I0(\rNumOfCommand_reg[7]_0 ),
        .I1(\rMNG_cur_state[3]_i_2_0 [1]),
        .I2(wPM_LastStep_PCG_PM[1]),
        .I3(\rMNG_cur_state[3]_i_2_0 [0]),
        .O(\FSM_onehot_rCurState_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFFB00FB00FB00)) 
    \FSM_onehot_rCurState[12]_i_1 
       (.I0(\FSM_onehot_rCurState[12]_i_2_n_0 ),
        .I1(\FSM_onehot_rCurState_reg[12] ),
        .I2(\FSM_onehot_rCurState_reg[12]_0 ),
        .I3(\FSM_onehot_rCurState_reg[12]_1 [2]),
        .I4(\FSM_onehot_rCurState_reg[12]_2 ),
        .I5(\FSM_onehot_rCurState_reg[12]_3 ),
        .O(rReady_reg_3[1]));
  LUT5 #(
    .INIT(32'h575757FF)) 
    \FSM_onehot_rCurState[12]_i_2 
       (.I0(\FSM_onehot_rCurState_reg[12]_4 ),
        .I1(rReady_reg_0),
        .I2(\rNumOfCommand_reg[7]_0 ),
        .I3(wPM_LastStep_PCG_PM[0]),
        .I4(\FSM_onehot_rCurState_reg[12]_5 ),
        .O(\FSM_onehot_rCurState[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[1]_i_1__6 
       (.I0(\rNumOfCommand_reg[7]_0 ),
        .I1(\FSM_onehot_rCurState_reg[1]_0 [0]),
        .I2(wPM_LastStep_PCG_PM[1]),
        .I3(\FSM_onehot_rCurState_reg[1]_0 [1]),
        .O(\FSM_onehot_rCurState_reg[1] ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[5]_i_1__0 
       (.I0(\rNumOfCommand_reg[7]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wPM_LastStep_PCG_PM[1]),
        .O(\FSM_onehot_rCurState_reg[5] ));
  LUT6 #(
    .INIT(64'hFFF8FF0800F80008)) 
    Inst_ALEOSERDES_i_1
       (.I0(\rPO_AddressLatchEnable_reg[3]_1 ),
        .I1(wTM_PO_AddressLatchEnable),
        .I2(\rPO_DQStrobe_reg[7]_0 [2]),
        .I3(\rPO_DQStrobe_reg[7]_0 [3]),
        .I4(wDO_PO_AddressLatchEnable),
        .I5(wCAL_PO_AddressLatchEnable),
        .O(\rPO_AddressLatchEnable_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFF004000000040)) 
    Inst_CLEOSERDES_i_1
       (.I0(\rPO_DQStrobe_reg[7]_0 [1]),
        .I1(\rPO_DQStrobe_reg[7]_0 [0]),
        .I2(wTM_PO_CommandLatchEnable),
        .I3(\rPO_DQStrobe_reg[7]_0 [2]),
        .I4(\rPO_DQStrobe_reg[7]_0 [3]),
        .I5(wCAL_PO_CommandLatchEnable),
        .O(\rPCommand_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF100000001000)) 
    Inst_DQSOSERDES_i_6
       (.I0(\rPO_DQStrobe_reg[7]_0 [2]),
        .I1(\rPO_DQStrobe_reg[7]_0 [3]),
        .I2(\rPO_DQStrobe_reg[7]_0 [0]),
        .I3(wTM_PO_DQStrobe),
        .I4(\rPO_DQStrobe_reg[7]_0 [4]),
        .I5(wPBR_PO_DQStrobe),
        .O(\rPCommand_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    Inst_REOSERDES_i_1
       (.I0(wTM_PO_ReadEnable),
        .I1(\rPO_DQStrobe_reg[7]_0 [0]),
        .I2(\rPO_DQStrobe_reg[7]_0 [1]),
        .I3(\rPO_ReadEnable_reg[3]_1 ),
        .O(\rPO_ReadEnable_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    \rCAData[6]_i_5__0 
       (.I0(\rCAData[6]_i_4__0 [1]),
        .I1(rReady_reg_4),
        .I2(\FSM_onehot_rCurState_reg[12]_4 ),
        .I3(\FSM_onehot_rCurState_reg[12] ),
        .I4(\rPM_PCommand_reg[1]_0 ),
        .I5(rUsePresetC),
        .O(\FSM_onehot_rCurState_reg[9] ));
  LUT6 #(
    .INIT(64'h777F777F777FFFFF)) 
    \rCAData[7]_i_15 
       (.I0(\rPM_PCommandOption_reg[2] ),
        .I1(wPM_Ready_PCG_PM[0]),
        .I2(rReady_reg_0),
        .I3(\rNumOfCommand_reg[7]_0 ),
        .I4(rReady_0),
        .I5(wPM_LastStep_PCG_PM[2]),
        .O(rReady_reg_4));
  LUT4 #(
    .INIT(16'hF808)) 
    rDQSOutEnable_buffer_inv_i_3
       (.I0(wTM_DQSOutEnable),
        .I1(\rPO_DQStrobe_reg[7]_0 [0]),
        .I2(\rPO_DQStrobe_reg[7]_0 [1]),
        .I3(wDI_DQSOutEnable),
        .O(rDQSOutEnable_reg_0));
  FDCE rDQSOutEnable_reg
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(rDQSOutEnable_reg_1),
        .Q(wTM_DQSOutEnable));
  LUT4 #(
    .INIT(16'h8880)) 
    \rMNG_cur_state[1]_i_4 
       (.I0(wbCMDLast),
        .I1(wbCMDLast_SCC),
        .I2(\rbH_ZdCounter[3]_i_3 [0]),
        .I3(\rbH_ZdCounter[3]_i_3 [1]),
        .O(\rMNG_cur_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rMNG_cur_state[3]_i_2 
       (.I0(\rMNG_cur_state[3]_i_3_n_0 ),
        .I1(\rMNG_cur_state_reg[3] ),
        .I2(\Inst_NPCG_Toggle_Top/wBNC_P_read_AW30h_Last ),
        .I3(\rMNG_cur_state_reg[3]_0 ),
        .I4(\rMNG_cur_state_reg[3]_1 ),
        .I5(\rMNG_cur_state[3]_i_8_n_0 ),
        .O(wbCMDLast));
  LUT6 #(
    .INIT(64'h000000000E000000)) 
    \rMNG_cur_state[3]_i_3 
       (.I0(\rMNG_cur_state[3]_i_2_0 [2]),
        .I1(\FSM_onehot_rCurState_reg[12]_1 [1]),
        .I2(\r_gFT_cur_state[10]_i_10_n_0 ),
        .I3(\r_gFT_cur_state[10]_i_11_n_0 ),
        .I4(\r_gFT_cur_state[10]_i_12_n_0 ),
        .I5(\rNumOfCommand_reg[1]_0 ),
        .O(\rMNG_cur_state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \rMNG_cur_state[3]_i_5 
       (.I0(\rNumOfCommand_reg[1]_0 ),
        .I1(\r_gFT_cur_state[10]_i_12_n_0 ),
        .I2(\r_gFT_cur_state[10]_i_11_n_0 ),
        .I3(\r_gFT_cur_state[10]_i_10_n_0 ),
        .I4(\rCAData[6]_i_4__0 [0]),
        .O(\Inst_NPCG_Toggle_Top/wBNC_P_read_AW30h_Last ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \rMNG_cur_state[3]_i_8 
       (.I0(\rMNG_cur_state[3]_i_2_1 ),
        .I1(\r_gFT_cur_state[10]_i_10_n_0 ),
        .I2(\r_gFT_cur_state[10]_i_11_n_0 ),
        .I3(\r_gFT_cur_state[10]_i_12_n_0 ),
        .I4(\rNumOfCommand_reg[1]_0 ),
        .I5(wSCC_PO_reset_Last),
        .O(\rMNG_cur_state[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000F7DD)) 
    \rNumOfCommand[15]_i_1 
       (.I0(\rTIM_cur_state_reg[0]_1 ),
        .I1(\rTIM_cur_state_reg[2]_0 ),
        .I2(\rTIM_cur_state_reg[2]_1 ),
        .I3(\rTIM_cur_state_reg[0]_0 ),
        .I4(rTIM_nxt_state__0[3]),
        .O(rPO_CommandLatchEnable));
  FDCE \rNumOfCommand_reg[0] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [0]),
        .Q(rNumOfCommand[0]));
  FDCE \rNumOfCommand_reg[10] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [10]),
        .Q(rNumOfCommand[10]));
  FDCE \rNumOfCommand_reg[11] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [11]),
        .Q(rNumOfCommand[11]));
  FDCE \rNumOfCommand_reg[12] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [12]),
        .Q(rNumOfCommand[12]));
  FDCE \rNumOfCommand_reg[13] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [13]),
        .Q(rNumOfCommand[13]));
  FDCE \rNumOfCommand_reg[14] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [14]),
        .Q(rNumOfCommand[14]));
  FDCE \rNumOfCommand_reg[15] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [15]),
        .Q(rNumOfCommand[15]));
  FDCE \rNumOfCommand_reg[1] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [1]),
        .Q(rNumOfCommand[1]));
  FDCE \rNumOfCommand_reg[2] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [2]),
        .Q(rNumOfCommand[2]));
  FDCE \rNumOfCommand_reg[3] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [3]),
        .Q(rNumOfCommand[3]));
  FDCE \rNumOfCommand_reg[4] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [4]),
        .Q(rNumOfCommand[4]));
  FDCE \rNumOfCommand_reg[5] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [5]),
        .Q(rNumOfCommand[5]));
  FDCE \rNumOfCommand_reg[6] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [6]),
        .Q(rNumOfCommand[6]));
  FDCE \rNumOfCommand_reg[7] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [7]),
        .Q(rNumOfCommand[7]));
  FDCE \rNumOfCommand_reg[8] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [8]),
        .Q(rNumOfCommand[8]));
  FDCE \rNumOfCommand_reg[9] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rNumOfCommand_reg[15]_0 [9]),
        .Q(rNumOfCommand[9]));
  LUT2 #(
    .INIT(4'hB)) 
    \rPM_CAData[1]_i_2 
       (.I0(\rPM_PCommand_reg[3] ),
        .I1(\rPM_CAData_reg[1] ),
        .O(\r_gFT_cur_state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rPM_NumOfData[2]_i_2 
       (.I0(\r_gFT_cur_state_reg[3] ),
        .I1(\r_gFT_cur_state_reg[3]_0 [1]),
        .O(\rPM_PCommand_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \rPM_PCommandOption[0]_i_2 
       (.I0(wPBRReady),
        .I1(\rPM_PCommand_reg[3]_2 [0]),
        .I2(wPM_LastStep_PCG_PM[1]),
        .O(\rPM_PCommand_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rPM_PCommandOption[0]_i_3 
       (.I0(\r_gFT_cur_state_reg[3] ),
        .I1(\rPM_PCommand[3]_i_4__0 [1]),
        .O(\rPM_PCommand_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFF777FFFFFFFFF)) 
    \rPM_PCommand[0]_i_3 
       (.I0(wPM_Ready_PCG_PM[1]),
        .I1(\rPM_PCommandOption_reg[2] ),
        .I2(\rNumOfCommand_reg[7]_0 ),
        .I3(rReady_reg_0),
        .I4(\rPM_PCommandOption_reg[2]_0 ),
        .I5(\rPM_PCommand[3]_i_4__0 [0]),
        .O(rReady_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rPM_PCommand[3]_i_12__0 
       (.I0(\r_gFT_cur_state_reg[3] ),
        .I1(\rPM_PCommand[3]_i_4__0 [2]),
        .O(\rPM_PCommand_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPO_AddressLatchEnable[3]_i_1__0 
       (.I0(\rPO_AddressLatchEnable_reg[3]_0 ),
        .I1(\rTIM_cur_state_reg[0]_1 ),
        .I2(\rTIM_cur_state_reg[2]_0 ),
        .I3(\rTIM_cur_state_reg[2]_1 ),
        .I4(wPM_PCommandOption_PCG_PM[1]),
        .O(\rPO_AddressLatchEnable[3]_i_1__0_n_0 ));
  FDCE \rPO_AddressLatchEnable_reg[3] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_AddressLatchEnable[3]_i_1__0_n_0 ),
        .Q(wTM_PO_AddressLatchEnable));
  FDCE \rPO_ChipEnable_reg[10] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [2]),
        .Q(\rPO_ChipEnable_reg[15]_0 [2]));
  FDCE \rPO_ChipEnable_reg[11] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [3]),
        .Q(\rPO_ChipEnable_reg[15]_0 [3]));
  FDCE \rPO_ChipEnable_reg[12] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [4]),
        .Q(\rPO_ChipEnable_reg[15]_0 [4]));
  FDCE \rPO_ChipEnable_reg[13] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [5]),
        .Q(\rPO_ChipEnable_reg[15]_0 [5]));
  FDCE \rPO_ChipEnable_reg[14] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [6]),
        .Q(\rPO_ChipEnable_reg[15]_0 [6]));
  FDCE \rPO_ChipEnable_reg[15] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [7]),
        .Q(\rPO_ChipEnable_reg[15]_0 [7]));
  FDCE \rPO_ChipEnable_reg[8] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [0]),
        .Q(\rPO_ChipEnable_reg[15]_0 [0]));
  FDCE \rPO_ChipEnable_reg[9] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_ChipEnable_reg[15]_1 [1]),
        .Q(\rPO_ChipEnable_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPO_CommandLatchEnable[3]_i_1 
       (.I0(\rPCommand_reg[1] ),
        .I1(\rTIM_cur_state_reg[0]_1 ),
        .I2(\rTIM_cur_state_reg[2]_0 ),
        .I3(\rTIM_cur_state_reg[2]_1 ),
        .I4(wPM_PCommandOption_PCG_PM[1]),
        .O(\rPO_CommandLatchEnable[3]_i_1_n_0 ));
  FDCE \rPO_CommandLatchEnable_reg[3] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_CommandLatchEnable[3]_i_1_n_0 ),
        .Q(wTM_PO_CommandLatchEnable));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \rPO_DQStrobe[7]_i_1 
       (.I0(\rPO_DQStrobe[7]_i_2_n_0 ),
        .I1(wPM_PCommandOption_PCG_PM[0]),
        .I2(\rPO_DQStrobe_reg[7]_0 [4]),
        .I3(\rTIM_cur_state_reg[2]_1 ),
        .I4(\rTIM_cur_state_reg[2]_0 ),
        .I5(\rTIM_cur_state_reg[0]_1 ),
        .O(\rPO_DQStrobe[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F088)) 
    \rPO_DQStrobe[7]_i_2 
       (.I0(wTM_PO_DQStrobe),
        .I1(\rPO_DQStrobe_reg[7]_0 [0]),
        .I2(\rPO_DQStrobe_reg[7]_1 ),
        .I3(\rPO_DQStrobe_reg[7]_0 [2]),
        .I4(\rPO_DQStrobe_reg[7]_0 [3]),
        .O(\rPO_DQStrobe[7]_i_2_n_0 ));
  FDCE \rPO_DQStrobe_reg[7] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_DQStrobe[7]_i_1_n_0 ),
        .Q(wTM_PO_DQStrobe));
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPO_ReadEnable[3]_i_1 
       (.I0(\rPO_ReadEnable_reg[3]_0 ),
        .I1(\rTIM_cur_state_reg[0]_1 ),
        .I2(\rTIM_cur_state_reg[2]_0 ),
        .I3(\rTIM_cur_state_reg[2]_1 ),
        .I4(wPM_PCommandOption_PCG_PM[1]),
        .O(\rPO_ReadEnable[3]_i_1_n_0 ));
  FDCE \rPO_ReadEnable_reg[3] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_ReadEnable[3]_i_1_n_0 ),
        .Q(wTM_PO_ReadEnable));
  LUT6 #(
    .INIT(64'h00E0000000000000)) 
    \rPO_WriteEnable[3]_i_1 
       (.I0(\rPO_WriteEnable_reg[3]_0 ),
        .I1(\rPCommand_reg[2] ),
        .I2(wPM_PCommandOption_PCG_PM[1]),
        .I3(\rTIM_cur_state_reg[2]_1 ),
        .I4(\rTIM_cur_state_reg[2]_0 ),
        .I5(\rTIM_cur_state_reg[0]_1 ),
        .O(\rPO_WriteEnable[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \rPO_WriteEnable[3]_i_3 
       (.I0(\rPO_DQStrobe_reg[7]_0 [2]),
        .I1(\rPO_DQStrobe_reg[7]_0 [3]),
        .I2(wTM_PO_WriteEnable),
        .I3(\rPO_DQStrobe_reg[7]_0 [1]),
        .I4(\rPO_DQStrobe_reg[7]_0 [0]),
        .O(\rPCommand_reg[2] ));
  FDCE \rPO_WriteEnable_reg[3] 
       (.C(iSystemClock),
        .CE(rPO_CommandLatchEnable),
        .CLR(iReset),
        .D(\rPO_WriteEnable[3]_i_1_n_0 ),
        .Q(wTM_PO_WriteEnable));
  FDCE rReady_reg
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(rTIM_nxt_state__0[1]),
        .Q(rReady_reg_0));
  LUT4 #(
    .INIT(16'hEAFF)) 
    \rTIM_cur_state[1]_i_1 
       (.I0(\rTIM_cur_state_reg[0]_0 ),
        .I1(\rTIM_cur_state_reg[2]_1 ),
        .I2(\rTIM_cur_state_reg[2]_0 ),
        .I3(\rTIM_cur_state_reg[0]_1 ),
        .O(rTIM_nxt_state__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \rTIM_cur_state[1]_i_2 
       (.I0(\rNumOfCommand_reg[7]_0 ),
        .I1(rTIM_cur_state[2]),
        .I2(rTIM_cur_state[3]),
        .I3(rTIM_cur_state[1]),
        .O(\rTIM_cur_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA8880)) 
    \rTIM_cur_state[2]_i_1 
       (.I0(\rTIM_cur_state_reg[0]_1 ),
        .I1(\rNumOfCommand_reg[7]_0 ),
        .I2(rTIM_cur_state[2]),
        .I3(rTIM_cur_state[3]),
        .I4(rTIM_cur_state[1]),
        .I5(\rTIM_cur_state_reg[2]_1 ),
        .O(rTIM_nxt_state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \rTIM_cur_state[3]_i_1 
       (.I0(\rTIM_cur_state_reg[0]_1 ),
        .I1(rTIM_cur_state[2]),
        .I2(rTIM_cur_state[3]),
        .I3(\rNumOfCommand_reg[7]_0 ),
        .O(rTIM_nxt_state__0[3]));
  LUT4 #(
    .INIT(16'h0116)) 
    \rTIM_cur_state[3]_i_2 
       (.I0(\rTIM_cur_state_reg[0]_0 ),
        .I1(rTIM_cur_state[1]),
        .I2(rTIM_cur_state[2]),
        .I3(rTIM_cur_state[3]),
        .O(\rTIM_cur_state_reg[0]_1 ));
  (* FSM_ENCODED_STATES = "TIM_RESET:0001,TIM_TLOOP:1000,TIM_READY:0010,TIM_T10ns:0100" *) 
  FDPE \rTIM_cur_state_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(1'b0),
        .PRE(iReset),
        .Q(\rTIM_cur_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "TIM_RESET:0001,TIM_TLOOP:1000,TIM_READY:0010,TIM_T10ns:0100" *) 
  FDCE \rTIM_cur_state_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rTIM_nxt_state__0[1]),
        .Q(rTIM_cur_state[1]));
  (* FSM_ENCODED_STATES = "TIM_RESET:0001,TIM_TLOOP:1000,TIM_READY:0010,TIM_T10ns:0100" *) 
  FDCE \rTIM_cur_state_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rTIM_nxt_state__0[2]),
        .Q(rTIM_cur_state[2]));
  (* FSM_ENCODED_STATES = "TIM_RESET:0001,TIM_TLOOP:1000,TIM_READY:0010,TIM_T10ns:0100" *) 
  FDCE \rTIM_cur_state_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .CLR(iReset),
        .D(rTIM_nxt_state__0[3]),
        .Q(rTIM_cur_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rTimer[0]_i_1__2 
       (.I0(rTIM_nxt_state__0[3]),
        .I1(\rTimer_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \rTimer[10]_i_1 
       (.I0(\rTimer[10]_i_2_n_0 ),
        .I1(rTIM_nxt_state__0[3]),
        .I2(\rTimer_reg_n_0_[10] ),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \rTimer[10]_i_2 
       (.I0(\rTimer_reg_n_0_[6] ),
        .I1(\rTimer[9]_i_2__0_n_0 ),
        .I2(\rTimer_reg_n_0_[7] ),
        .I3(\rTimer_reg_n_0_[8] ),
        .I4(\rTimer_reg_n_0_[9] ),
        .O(\rTimer[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \rTimer[11]_i_1 
       (.I0(\rTimer[14]_i_2_n_0 ),
        .I1(rTIM_nxt_state__0[3]),
        .I2(\rTimer_reg_n_0_[11] ),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rTimer[12]_i_1 
       (.I0(\rTimer[14]_i_2_n_0 ),
        .I1(\rTimer_reg_n_0_[11] ),
        .I2(rTIM_nxt_state__0[3]),
        .I3(\rTimer_reg_n_0_[12] ),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hF7000800)) 
    \rTimer[13]_i_1 
       (.I0(\rTimer_reg_n_0_[12] ),
        .I1(\rTimer_reg_n_0_[11] ),
        .I2(\rTimer[14]_i_2_n_0 ),
        .I3(rTIM_nxt_state__0[3]),
        .I4(\rTimer_reg_n_0_[13] ),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hBFFF000040000000)) 
    \rTimer[14]_i_1 
       (.I0(\rTimer[14]_i_2_n_0 ),
        .I1(\rTimer_reg_n_0_[11] ),
        .I2(\rTimer_reg_n_0_[12] ),
        .I3(\rTimer_reg_n_0_[13] ),
        .I4(rTIM_nxt_state__0[3]),
        .I5(\rTimer_reg_n_0_[14] ),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \rTimer[14]_i_2 
       (.I0(\rTimer_reg_n_0_[9] ),
        .I1(\rTimer_reg_n_0_[8] ),
        .I2(\rTimer_reg_n_0_[7] ),
        .I3(\rTimer[9]_i_2__0_n_0 ),
        .I4(\rTimer_reg_n_0_[6] ),
        .I5(\rTimer_reg_n_0_[10] ),
        .O(\rTimer[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h51665555)) 
    \rTimer[15]_i_1 
       (.I0(rTIM_nxt_state__0[3]),
        .I1(\rTIM_cur_state_reg[0]_0 ),
        .I2(\rTIM_cur_state_reg[2]_1 ),
        .I3(\rTIM_cur_state_reg[2]_0 ),
        .I4(\rTIM_cur_state_reg[0]_1 ),
        .O(rTimer));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rTimer[15]_i_2 
       (.I0(\rTimer[15]_i_3_n_0 ),
        .I1(\rTimer_reg_n_0_[14] ),
        .I2(rTIM_nxt_state__0[3]),
        .I3(\rTimer_reg_n_0_[15] ),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \rTimer[15]_i_3 
       (.I0(\rTimer[14]_i_2_n_0 ),
        .I1(\rTimer_reg_n_0_[11] ),
        .I2(\rTimer_reg_n_0_[12] ),
        .I3(\rTimer_reg_n_0_[13] ),
        .O(\rTimer[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rTimer[1]_i_1__2 
       (.I0(rTIM_nxt_state__0[3]),
        .I1(\rTimer_reg_n_0_[0] ),
        .I2(\rTimer_reg_n_0_[1] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rTimer[2]_i_1__2 
       (.I0(rTIM_nxt_state__0[3]),
        .I1(\rTimer_reg_n_0_[0] ),
        .I2(\rTimer_reg_n_0_[1] ),
        .I3(\rTimer_reg_n_0_[2] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rTimer[3]_i_1__2 
       (.I0(rTIM_nxt_state__0[3]),
        .I1(\rTimer_reg_n_0_[2] ),
        .I2(\rTimer_reg_n_0_[1] ),
        .I3(\rTimer_reg_n_0_[0] ),
        .I4(\rTimer_reg_n_0_[3] ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rTimer[4]_i_1__1 
       (.I0(rTIM_nxt_state__0[3]),
        .I1(\rTimer_reg_n_0_[3] ),
        .I2(\rTimer_reg_n_0_[0] ),
        .I3(\rTimer_reg_n_0_[1] ),
        .I4(\rTimer_reg_n_0_[2] ),
        .I5(\rTimer_reg_n_0_[4] ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rTimer[5]_i_1__1 
       (.I0(rTIM_nxt_state__0[3]),
        .I1(\rTimer[5]_i_2__0_n_0 ),
        .I2(\rTimer_reg_n_0_[5] ),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rTimer[5]_i_2__0 
       (.I0(\rTimer_reg_n_0_[4] ),
        .I1(\rTimer_reg_n_0_[3] ),
        .I2(\rTimer_reg_n_0_[0] ),
        .I3(\rTimer_reg_n_0_[1] ),
        .I4(\rTimer_reg_n_0_[2] ),
        .O(\rTimer[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rTimer[6]_i_1__1 
       (.I0(rTIM_nxt_state__0[3]),
        .I1(\rTimer[9]_i_2__0_n_0 ),
        .I2(\rTimer_reg_n_0_[6] ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \rTimer[7]_i_1__1 
       (.I0(rTIM_nxt_state__0[3]),
        .I1(\rTimer_reg_n_0_[6] ),
        .I2(\rTimer[9]_i_2__0_n_0 ),
        .I3(\rTimer_reg_n_0_[7] ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hDF002000)) 
    \rTimer[8]_i_1__0 
       (.I0(\rTimer_reg_n_0_[6] ),
        .I1(\rTimer[9]_i_2__0_n_0 ),
        .I2(\rTimer_reg_n_0_[7] ),
        .I3(rTIM_nxt_state__0[3]),
        .I4(\rTimer_reg_n_0_[8] ),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hF7FF000008000000)) 
    \rTimer[9]_i_1__0 
       (.I0(\rTimer_reg_n_0_[8] ),
        .I1(\rTimer_reg_n_0_[7] ),
        .I2(\rTimer[9]_i_2__0_n_0 ),
        .I3(\rTimer_reg_n_0_[6] ),
        .I4(rTIM_nxt_state__0[3]),
        .I5(\rTimer_reg_n_0_[9] ),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rTimer[9]_i_2__0 
       (.I0(\rTimer_reg_n_0_[2] ),
        .I1(\rTimer_reg_n_0_[1] ),
        .I2(\rTimer_reg_n_0_[0] ),
        .I3(\rTimer_reg_n_0_[3] ),
        .I4(\rTimer_reg_n_0_[4] ),
        .I5(\rTimer_reg_n_0_[5] ),
        .O(\rTimer[9]_i_2__0_n_0 ));
  FDCE \rTimer_reg[0] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[0]),
        .Q(\rTimer_reg_n_0_[0] ));
  FDCE \rTimer_reg[10] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[10]),
        .Q(\rTimer_reg_n_0_[10] ));
  FDCE \rTimer_reg[11] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[11]),
        .Q(\rTimer_reg_n_0_[11] ));
  FDCE \rTimer_reg[12] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[12]),
        .Q(\rTimer_reg_n_0_[12] ));
  FDCE \rTimer_reg[13] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[13]),
        .Q(\rTimer_reg_n_0_[13] ));
  FDCE \rTimer_reg[14] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[14]),
        .Q(\rTimer_reg_n_0_[14] ));
  FDCE \rTimer_reg[15] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[15]),
        .Q(\rTimer_reg_n_0_[15] ));
  FDCE \rTimer_reg[1] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[1]),
        .Q(\rTimer_reg_n_0_[1] ));
  FDCE \rTimer_reg[2] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[2]),
        .Q(\rTimer_reg_n_0_[2] ));
  FDCE \rTimer_reg[3] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[3]),
        .Q(\rTimer_reg_n_0_[3] ));
  FDCE \rTimer_reg[4] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[4]),
        .Q(\rTimer_reg_n_0_[4] ));
  FDCE \rTimer_reg[5] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[5]),
        .Q(\rTimer_reg_n_0_[5] ));
  FDCE \rTimer_reg[6] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[6]),
        .Q(\rTimer_reg_n_0_[6] ));
  FDCE \rTimer_reg[7] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[7]),
        .Q(\rTimer_reg_n_0_[7] ));
  FDCE \rTimer_reg[8] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[8]),
        .Q(\rTimer_reg_n_0_[8] ));
  FDCE \rTimer_reg[9] 
       (.C(iSystemClock),
        .CE(rTimer),
        .CLR(iReset),
        .D(p_0_in[9]),
        .Q(\rTimer_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \r_gFT_cur_state[10]_i_10 
       (.I0(\r_gFT_cur_state[10]_i_14_n_0 ),
        .I1(rNumOfCommand[7]),
        .I2(\rTimer_reg_n_0_[7] ),
        .I3(rNumOfCommand[6]),
        .I4(\rTimer_reg_n_0_[6] ),
        .I5(\r_gFT_cur_state[10]_i_15_n_0 ),
        .O(\r_gFT_cur_state[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0006000000000006)) 
    \r_gFT_cur_state[10]_i_11 
       (.I0(rTIM_cur_state[2]),
        .I1(rTIM_cur_state[3]),
        .I2(rTIM_cur_state[1]),
        .I3(\rTIM_cur_state_reg[0]_0 ),
        .I4(rNumOfCommand[15]),
        .I5(\rTimer_reg_n_0_[15] ),
        .O(\r_gFT_cur_state[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \r_gFT_cur_state[10]_i_12 
       (.I0(\rTimer_reg_n_0_[12] ),
        .I1(rNumOfCommand[12]),
        .I2(\rTimer_reg_n_0_[13] ),
        .I3(rNumOfCommand[13]),
        .I4(rNumOfCommand[14]),
        .I5(\rTimer_reg_n_0_[14] ),
        .O(\r_gFT_cur_state[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \r_gFT_cur_state[10]_i_13 
       (.I0(\r_gFT_cur_state[10]_i_16_n_0 ),
        .I1(rNumOfCommand[1]),
        .I2(\rTimer_reg_n_0_[1] ),
        .I3(rNumOfCommand[0]),
        .I4(\rTimer_reg_n_0_[0] ),
        .I5(\r_gFT_cur_state[10]_i_17_n_0 ),
        .O(\rNumOfCommand_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \r_gFT_cur_state[10]_i_14 
       (.I0(rNumOfCommand[10]),
        .I1(\rTimer_reg_n_0_[10] ),
        .I2(rNumOfCommand[9]),
        .I3(\rTimer_reg_n_0_[9] ),
        .O(\r_gFT_cur_state[10]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \r_gFT_cur_state[10]_i_15 
       (.I0(rNumOfCommand[11]),
        .I1(\rTimer_reg_n_0_[11] ),
        .I2(rNumOfCommand[8]),
        .I3(\rTimer_reg_n_0_[8] ),
        .O(\r_gFT_cur_state[10]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \r_gFT_cur_state[10]_i_16 
       (.I0(rNumOfCommand[4]),
        .I1(\rTimer_reg_n_0_[4] ),
        .I2(rNumOfCommand[3]),
        .I3(\rTimer_reg_n_0_[3] ),
        .O(\r_gFT_cur_state[10]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \r_gFT_cur_state[10]_i_17 
       (.I0(rNumOfCommand[5]),
        .I1(\rTimer_reg_n_0_[5] ),
        .I2(rNumOfCommand[2]),
        .I3(\rTimer_reg_n_0_[2] ),
        .O(\r_gFT_cur_state[10]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \r_gFT_cur_state[10]_i_5 
       (.I0(\r_gFT_cur_state[10]_i_10_n_0 ),
        .I1(\r_gFT_cur_state[10]_i_11_n_0 ),
        .I2(\r_gFT_cur_state[10]_i_12_n_0 ),
        .I3(\rNumOfCommand_reg[1]_0 ),
        .O(\rNumOfCommand_reg[7]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \r_gFT_cur_state[3]_i_2 
       (.I0(\r_gFT_cur_state_reg[3] ),
        .I1(\r_gFT_cur_state_reg[3]_0 [2]),
        .O(\rPM_PCommand_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \r_gFT_cur_state[9]_i_2 
       (.I0(\r_gFT_cur_state_reg[3] ),
        .I1(\r_gFT_cur_state_reg[3]_0 [0]),
        .O(\rPM_PCommand_reg[0] ));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    \r_rST_cur_state[10]_i_4 
       (.I0(\rPM_PCommand_reg[3]_2 [0]),
        .I1(\rPM_PCommand_reg[1]_0 ),
        .I2(\FSM_onehot_rCurState_reg[12] ),
        .I3(\rNumOfCommand_reg[7]_0 ),
        .I4(rReady_reg_0),
        .I5(\rPM_PCommand_reg[1]_1 ),
        .O(\rPM_PCommand_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \r_rST_cur_state[11]_i_14 
       (.I0(rNumOfCommand[7]),
        .I1(\rTimer_reg_n_0_[7] ),
        .I2(rNumOfCommand[6]),
        .I3(\rTimer_reg_n_0_[6] ),
        .O(\r_rST_cur_state[11]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \r_rST_cur_state[11]_i_7 
       (.I0(\r_gFT_cur_state[10]_i_12_n_0 ),
        .I1(\r_gFT_cur_state[10]_i_11_n_0 ),
        .I2(\r_gFT_cur_state[10]_i_15_n_0 ),
        .I3(\r_rST_cur_state[11]_i_14_n_0 ),
        .I4(\r_gFT_cur_state[10]_i_14_n_0 ),
        .O(\rTimer_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    \r_rST_cur_state[3]_i_2 
       (.I0(\rPM_PCommand_reg[1]_0 ),
        .I1(\FSM_onehot_rCurState_reg[12] ),
        .I2(\rNumOfCommand_reg[7]_0 ),
        .I3(rReady_reg_0),
        .I4(\rPM_PCommand_reg[1]_1 ),
        .I5(\rPM_PCommand_reg[3]_2 [2]),
        .O(rReady_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \r_rST_cur_state[3]_i_3 
       (.I0(wPBRReady),
        .I1(\rPM_PCommand_reg[3]_2 [1]),
        .I2(wPM_LastStep_PCG_PM[2]),
        .O(\rPM_PCommand_reg[3]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_Top_DDR100
   (rReady,
    rReady_0,
    wPM_LastStep_PCG_PM,
    rReady_reg,
    doutb,
    rDQIDone_reg,
    rDQODone_reg,
    rRECDone_reg,
    rReady_reg_0,
    wPM_ReadValid_PCG_PM,
    rReady_1,
    rReady_reg_1,
    rReady_reg_2,
    \FSM_onehot_rDTO_cur_state_reg[8] ,
    rLastStep_reg,
    D,
    \rPCommand_reg[0]_0 ,
    \rPCommand_reg[0]_1 ,
    \rPCommand_reg[0]_2 ,
    \rPCommand_reg[0]_3 ,
    \rPCommand_reg[0]_4 ,
    \rPCommand_reg[0]_5 ,
    \rPCommand_reg[0]_6 ,
    \rMNG_cur_state_reg[2] ,
    wbCMDLast,
    \rPM_PCommand_reg[0] ,
    \rPM_PCommand_reg[1] ,
    \r_gFT_cur_state_reg[2] ,
    \rPM_PCommand_reg[3] ,
    \FSM_onehot_rCurState_reg[1] ,
    \FSM_onehot_rCurState_reg[1]_0 ,
    wSCC_PI_reset_Last,
    \rTimer_reg[7] ,
    \FSM_onehot_rCurState_reg[1]_1 ,
    wSCC_PO_reset_Last,
    wCALStart,
    rReady_reg_3,
    \rPM_PCommand_reg[3]_0 ,
    rDQIDone_reg_0,
    \rPM_PCommand_reg[0]_0 ,
    \rPM_PCommand_reg[0]_1 ,
    \r_rST_cur_state_reg[10] ,
    rReady_reg_4,
    rDQIDone_reg_1,
    rReady_reg_5,
    rReady_reg_6,
    \rPM_PCommand_reg[2] ,
    \rPM_PCommand_reg[3]_1 ,
    \FSM_onehot_rCurState_reg[7] ,
    rReady_reg_7,
    rReady_reg_8,
    \rTimer_reg[1] ,
    \FSM_onehot_rCurState_reg[5] ,
    rReady_reg_9,
    rReady_reg_10,
    \rOpcode_reg[1] ,
    \FSM_onehot_rCurState_reg[13] ,
    \rNumOfCommand_reg[1] ,
    \FSM_onehot_rCurState_reg[9] ,
    rReady_reg_11,
    \FSM_onehot_rCurState_reg[9]_0 ,
    rReady_reg_12,
    rUsePresetC_reg,
    \FSM_onehot_rCurState_reg[1]_2 ,
    \rTIM_cur_state_reg[0] ,
    \rREC_cur_state_reg[1] ,
    \rDQI_cur_state_reg[1] ,
    \rLCH_cur_state_reg[3] ,
    \rLCH_cur_state_reg[3]_0 ,
    \rLCH_cur_state_reg[3]_1 ,
    \rLCH_cur_state_reg[7] ,
    \rLCH_cur_state_reg[1] ,
    wPBR_Start0__0,
    \rTIM_cur_state_reg[2] ,
    \rPCommand_reg[1]_0 ,
    \rPO_AddressLatchEnable_reg[3] ,
    \rPO_ReadEnable_reg[3] ,
    \rPO_DQ_reg[24] ,
    \rPO_DQ_reg[25] ,
    \rPO_DQ_reg[26] ,
    \rPO_DQ_reg[27] ,
    \rPO_DQ_reg[28] ,
    \rPO_DQ_reg[29] ,
    \rPO_DQ_reg[30] ,
    \rPO_DQ_reg[31] ,
    wDQOLoopDone__0__0,
    \rTimer_reg[1]_0 ,
    \rTimer_reg[7]_0 ,
    \rTimer_reg[4] ,
    \rTimer_reg[2] ,
    \rTimer_reg[12] ,
    \rTIM_cur_state_reg[0]_0 ,
    wPM_WriteReady_PCG_PM,
    \rDQI_cur_state_reg[2] ,
    \rPCommand_reg[3]_0 ,
    wDQSOutEnable_PM_PHY,
    \rPO_WriteEnable_reg[3] ,
    wPO_DQ_PM_PHY,
    wDQOutEnable_PM_PHY,
    SR,
    rst,
    wPO_Reset_PM_PHY,
    rd_en,
    wPI_BUFF_WE_PM_PHY,
    iSystemClock,
    iReset,
    dina,
    rDQSOutEnable_reg,
    E,
    rPM_ONOFF_reg_0,
    \FSM_onehot_rCurState_reg[12] ,
    Q,
    \FSM_onehot_rCurState_reg[2] ,
    \rCAData_reg[7] ,
    wPM_PCommandOption_PCG_PM,
    wPM_WriteData_PCG_PM,
    \rbH_ZdCounter[3]_i_3 ,
    \r_gFT_cur_state_reg[3] ,
    \r_gFT_cur_state_reg[3]_0 ,
    \rPM_CAData_reg[1] ,
    \FSM_onehot_rCurState_reg[2]_0 ,
    \FSM_onehot_rCurState_reg[2]_1 ,
    \FSM_onehot_rCurState_reg[2]_2 ,
    \FSM_onehot_rCurState_reg[2]_3 ,
    wMNC_N_init_PM_PCommand,
    \rPM_PCommand_reg[1]_0 ,
    \rPM_PCommand_reg[3]_2 ,
    wPBRReady,
    \r_rST_cur_state_reg[11] ,
    \FSM_onehot_rCurState_reg[8] ,
    \rPM_PCommandOption_reg[2] ,
    \rPM_PCommand[3]_i_4__0 ,
    \FSM_onehot_rCurState_reg[12]_0 ,
    \FSM_onehot_rCurState_reg[12]_1 ,
    \FSM_onehot_rCurState_reg[12]_2 ,
    \FSM_onehot_rCurState_reg[10] ,
    \FSM_onehot_rCurState_reg[13]_0 ,
    \rCAData_reg[7]_0 ,
    \rCAData_reg[7]_1 ,
    rUsePresetC,
    \FSM_onehot_rCurState_reg[1]_3 ,
    \rMNG_cur_state_reg[3] ,
    \rMNG_cur_state_reg[3]_0 ,
    \rMNG_cur_state_reg[3]_1 ,
    \rMNG_cur_state[3]_i_2 ,
    \rPBR_cur_state_reg[2] ,
    \rLCH_cur_state_reg[2] ,
    rCABufferREnable_reg,
    \rCPT_cur_state_reg[2] ,
    \rDQBufferWaddrssA_reg[13] ,
    \rDQBufferWaddrssA_reg[13]_0 ,
    \rDQO_cur_state_reg[2] ,
    rDQSOutEnable_reg_0,
    wPM_NumOfData_PCG_PM,
    \rNumOfData_reg[13] ,
    \rNumOfData_reg[11] ,
    \rNumOfData_reg[9] ,
    \rNumOfData_reg[6] ,
    \rNumOfData_reg[5] ,
    wPM_TargetWay_PCG_PM,
    rRECDone_i_2,
    rRECDone_i_2_0,
    rRECDone_i_2_1,
    \rTIM_cur_state_reg[2]_0 ,
    wPM_PCommand_PCG_PM,
    wLoopDone__0,
    wPM_WriteValid_PCG_PM,
    wPM_ReadReady_PCG_PM,
    \rPIR_cur_state_reg[2] ,
    \rPOR_cur_state_reg[2] ,
    empty,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ,
    dout,
    out,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ,
    wPM_NANDPowerOnEvent_PCG_PM,
    \rNumOfCommand_reg[3] ,
    \rPO_ChipEnable_reg[15] ,
    \rPO_DQ_reg[31]_0 ,
    \rPI_ValidFlag_b_1_reg[3] ,
    \rNumOfCommand_reg[15] ,
    \rPO_ChipEnable_reg[15]_0 );
  output rReady;
  output rReady_0;
  output [6:0]wPM_LastStep_PCG_PM;
  output [3:0]rReady_reg;
  output [31:0]doutb;
  output rDQIDone_reg;
  output rDQODone_reg;
  output rRECDone_reg;
  output rReady_reg_0;
  output wPM_ReadValid_PCG_PM;
  output rReady_1;
  output rReady_reg_1;
  output rReady_reg_2;
  output \FSM_onehot_rDTO_cur_state_reg[8] ;
  output rLastStep_reg;
  output [0:0]D;
  output [0:0]\rPCommand_reg[0]_0 ;
  output [0:0]\rPCommand_reg[0]_1 ;
  output [0:0]\rPCommand_reg[0]_2 ;
  output [0:0]\rPCommand_reg[0]_3 ;
  output [0:0]\rPCommand_reg[0]_4 ;
  output [0:0]\rPCommand_reg[0]_5 ;
  output [0:0]\rPCommand_reg[0]_6 ;
  output \rMNG_cur_state_reg[2] ;
  output wbCMDLast;
  output \rPM_PCommand_reg[0] ;
  output \rPM_PCommand_reg[1] ;
  output \r_gFT_cur_state_reg[2] ;
  output \rPM_PCommand_reg[3] ;
  output [0:0]\FSM_onehot_rCurState_reg[1] ;
  output [0:0]\FSM_onehot_rCurState_reg[1]_0 ;
  output wSCC_PI_reset_Last;
  output \rTimer_reg[7] ;
  output [0:0]\FSM_onehot_rCurState_reg[1]_1 ;
  output wSCC_PO_reset_Last;
  output wCALStart;
  output rReady_reg_3;
  output \rPM_PCommand_reg[3]_0 ;
  output rDQIDone_reg_0;
  output \rPM_PCommand_reg[0]_0 ;
  output \rPM_PCommand_reg[0]_1 ;
  output \r_rST_cur_state_reg[10] ;
  output rReady_reg_4;
  output [3:0]rDQIDone_reg_1;
  output rReady_reg_5;
  output rReady_reg_6;
  output \rPM_PCommand_reg[2] ;
  output \rPM_PCommand_reg[3]_1 ;
  output \FSM_onehot_rCurState_reg[7] ;
  output rReady_reg_7;
  output rReady_reg_8;
  output \rTimer_reg[1] ;
  output [0:0]\FSM_onehot_rCurState_reg[5] ;
  output [1:0]rReady_reg_9;
  output rReady_reg_10;
  output \rOpcode_reg[1] ;
  output [3:0]\FSM_onehot_rCurState_reg[13] ;
  output \rNumOfCommand_reg[1] ;
  output \FSM_onehot_rCurState_reg[9] ;
  output rReady_reg_11;
  output \FSM_onehot_rCurState_reg[9]_0 ;
  output rReady_reg_12;
  output rUsePresetC_reg;
  output [0:0]\FSM_onehot_rCurState_reg[1]_2 ;
  output \rTIM_cur_state_reg[0] ;
  output [0:0]\rREC_cur_state_reg[1] ;
  output [0:0]\rDQI_cur_state_reg[1] ;
  output [0:0]\rLCH_cur_state_reg[3] ;
  output \rLCH_cur_state_reg[3]_0 ;
  output \rLCH_cur_state_reg[3]_1 ;
  output \rLCH_cur_state_reg[7] ;
  output [0:0]\rLCH_cur_state_reg[1] ;
  output wPBR_Start0__0;
  output \rTIM_cur_state_reg[2] ;
  output [0:0]\rPCommand_reg[1]_0 ;
  output [0:0]\rPO_AddressLatchEnable_reg[3] ;
  output [2:0]\rPO_ReadEnable_reg[3] ;
  output \rPO_DQ_reg[24] ;
  output \rPO_DQ_reg[25] ;
  output \rPO_DQ_reg[26] ;
  output \rPO_DQ_reg[27] ;
  output \rPO_DQ_reg[28] ;
  output \rPO_DQ_reg[29] ;
  output \rPO_DQ_reg[30] ;
  output \rPO_DQ_reg[31] ;
  output wDQOLoopDone__0__0;
  output \rTimer_reg[1]_0 ;
  output [1:0]\rTimer_reg[7]_0 ;
  output \rTimer_reg[4] ;
  output \rTimer_reg[2] ;
  output \rTimer_reg[12] ;
  output \rTIM_cur_state_reg[0]_0 ;
  output wPM_WriteReady_PCG_PM;
  output \rDQI_cur_state_reg[2] ;
  output [3:0]\rPCommand_reg[3]_0 ;
  output wDQSOutEnable_PM_PHY;
  output [2:0]\rPO_WriteEnable_reg[3] ;
  output [31:0]wPO_DQ_PM_PHY;
  output wDQOutEnable_PM_PHY;
  output [0:0]SR;
  output rst;
  output wPO_Reset_PM_PHY;
  output rd_en;
  output wPI_BUFF_WE_PM_PHY;
  input iSystemClock;
  input iReset;
  input [8:0]dina;
  input rDQSOutEnable_reg;
  input [0:0]E;
  input rPM_ONOFF_reg_0;
  input \FSM_onehot_rCurState_reg[12] ;
  input [2:0]Q;
  input \FSM_onehot_rCurState_reg[2] ;
  input [1:0]\rCAData_reg[7] ;
  input [2:0]wPM_PCommandOption_PCG_PM;
  input [15:0]wPM_WriteData_PCG_PM;
  input [1:0]\rbH_ZdCounter[3]_i_3 ;
  input \r_gFT_cur_state_reg[3] ;
  input [2:0]\r_gFT_cur_state_reg[3]_0 ;
  input [0:0]\rPM_CAData_reg[1] ;
  input \FSM_onehot_rCurState_reg[2]_0 ;
  input [1:0]\FSM_onehot_rCurState_reg[2]_1 ;
  input [1:0]\FSM_onehot_rCurState_reg[2]_2 ;
  input [1:0]\FSM_onehot_rCurState_reg[2]_3 ;
  input [0:0]wMNC_N_init_PM_PCommand;
  input \rPM_PCommand_reg[1]_0 ;
  input [3:0]\rPM_PCommand_reg[3]_2 ;
  input wPBRReady;
  input [0:0]\r_rST_cur_state_reg[11] ;
  input [5:0]\FSM_onehot_rCurState_reg[8] ;
  input \rPM_PCommandOption_reg[2] ;
  input [2:0]\rPM_PCommand[3]_i_4__0 ;
  input [2:0]\FSM_onehot_rCurState_reg[12]_0 ;
  input [0:0]\FSM_onehot_rCurState_reg[12]_1 ;
  input [0:0]\FSM_onehot_rCurState_reg[12]_2 ;
  input [1:0]\FSM_onehot_rCurState_reg[10] ;
  input [5:0]\FSM_onehot_rCurState_reg[13]_0 ;
  input \rCAData_reg[7]_0 ;
  input \rCAData_reg[7]_1 ;
  input rUsePresetC;
  input [1:0]\FSM_onehot_rCurState_reg[1]_3 ;
  input \rMNG_cur_state_reg[3] ;
  input \rMNG_cur_state_reg[3]_0 ;
  input \rMNG_cur_state_reg[3]_1 ;
  input \rMNG_cur_state[3]_i_2 ;
  input \rPBR_cur_state_reg[2] ;
  input [0:0]\rLCH_cur_state_reg[2] ;
  input rCABufferREnable_reg;
  input \rCPT_cur_state_reg[2] ;
  input \rDQBufferWaddrssA_reg[13] ;
  input \rDQBufferWaddrssA_reg[13]_0 ;
  input \rDQO_cur_state_reg[2] ;
  input rDQSOutEnable_reg_0;
  input [10:0]wPM_NumOfData_PCG_PM;
  input \rNumOfData_reg[13] ;
  input \rNumOfData_reg[11] ;
  input \rNumOfData_reg[9] ;
  input \rNumOfData_reg[6] ;
  input \rNumOfData_reg[5] ;
  input [7:0]wPM_TargetWay_PCG_PM;
  input rRECDone_i_2;
  input rRECDone_i_2_0;
  input rRECDone_i_2_1;
  input \rTIM_cur_state_reg[2]_0 ;
  input [6:0]wPM_PCommand_PCG_PM;
  input wLoopDone__0;
  input wPM_WriteValid_PCG_PM;
  input wPM_ReadReady_PCG_PM;
  input \rPIR_cur_state_reg[2] ;
  input \rPOR_cur_state_reg[2] ;
  input empty;
  input [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  input [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ;
  input [15:0]dout;
  input [15:0]out;
  input [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ;
  input wPM_NANDPowerOnEvent_PCG_PM;
  input [3:0]\rNumOfCommand_reg[3] ;
  input [7:0]\rPO_ChipEnable_reg[15] ;
  input [15:0]\rPO_DQ_reg[31]_0 ;
  input [3:0]\rPI_ValidFlag_b_1_reg[3] ;
  input [15:0]\rNumOfCommand_reg[15] ;
  input [7:0]\rPO_ChipEnable_reg[15]_0 ;

  wire \CEOSERDESBits[0].Inst_CEOSERDES_i_2_n_0 ;
  wire \CEOSERDESBits[0].Inst_CEOSERDES_i_4_n_0 ;
  wire \CEOSERDESBits[0].Inst_CEOSERDES_i_5_n_0 ;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_rCurState_reg[10] ;
  wire \FSM_onehot_rCurState_reg[12] ;
  wire [2:0]\FSM_onehot_rCurState_reg[12]_0 ;
  wire [0:0]\FSM_onehot_rCurState_reg[12]_1 ;
  wire [0:0]\FSM_onehot_rCurState_reg[12]_2 ;
  wire [3:0]\FSM_onehot_rCurState_reg[13] ;
  wire [5:0]\FSM_onehot_rCurState_reg[13]_0 ;
  wire [0:0]\FSM_onehot_rCurState_reg[1] ;
  wire [0:0]\FSM_onehot_rCurState_reg[1]_0 ;
  wire [0:0]\FSM_onehot_rCurState_reg[1]_1 ;
  wire [0:0]\FSM_onehot_rCurState_reg[1]_2 ;
  wire [1:0]\FSM_onehot_rCurState_reg[1]_3 ;
  wire \FSM_onehot_rCurState_reg[2] ;
  wire \FSM_onehot_rCurState_reg[2]_0 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_1 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_2 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_3 ;
  wire [0:0]\FSM_onehot_rCurState_reg[5] ;
  wire \FSM_onehot_rCurState_reg[7] ;
  wire [5:0]\FSM_onehot_rCurState_reg[8] ;
  wire \FSM_onehot_rCurState_reg[9] ;
  wire \FSM_onehot_rCurState_reg[9]_0 ;
  wire \FSM_onehot_rDTO_cur_state_reg[8] ;
  wire Inst_ALEOSERDES_i_2_n_0;
  wire \Inst_NPCG_Toggle_Top/wbCMDLast_SCC ;
  wire Inst_NPM_Toggle_CAL_n_17;
  wire Inst_NPM_Toggle_DI_n_39;
  wire Inst_NPM_Toggle_POR_n_2;
  wire Inst_NPM_Toggle_POR_n_6;
  wire Inst_NPM_Toggle_TIMER_n_31;
  wire Inst_NPM_Toggle_TIMER_n_34;
  wire Inst_NPM_Toggle_TIMER_n_35;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [8:0]dina;
  wire [15:0]dout;
  wire [31:0]doutb;
  wire empty;
  wire [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  wire [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ;
  wire [15:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ;
  wire iReset;
  wire iSystemClock;
  wire [15:0]out;
  wire rCABufferREnable_reg;
  wire [1:0]\rCAData_reg[7] ;
  wire \rCAData_reg[7]_0 ;
  wire \rCAData_reg[7]_1 ;
  wire \rCPT_cur_state_reg[2] ;
  wire \rDQBufferWaddrssA_reg[13] ;
  wire \rDQBufferWaddrssA_reg[13]_0 ;
  wire rDQIDone_reg;
  wire rDQIDone_reg_0;
  wire [3:0]rDQIDone_reg_1;
  wire [0:0]\rDQI_cur_state_reg[1] ;
  wire \rDQI_cur_state_reg[2] ;
  wire rDQODone_reg;
  wire \rDQO_cur_state_reg[2] ;
  wire rDQSOutEnable_reg;
  wire rDQSOutEnable_reg_0;
  wire [0:0]\rLCH_cur_state_reg[1] ;
  wire [0:0]\rLCH_cur_state_reg[2] ;
  wire [0:0]\rLCH_cur_state_reg[3] ;
  wire \rLCH_cur_state_reg[3]_0 ;
  wire \rLCH_cur_state_reg[3]_1 ;
  wire \rLCH_cur_state_reg[7] ;
  wire rLastStep_reg;
  wire \rMNG_cur_state[3]_i_2 ;
  wire \rMNG_cur_state_reg[2] ;
  wire \rMNG_cur_state_reg[3] ;
  wire \rMNG_cur_state_reg[3]_0 ;
  wire \rMNG_cur_state_reg[3]_1 ;
  wire [15:0]\rNumOfCommand_reg[15] ;
  wire \rNumOfCommand_reg[1] ;
  wire [3:0]\rNumOfCommand_reg[3] ;
  wire \rNumOfData_reg[11] ;
  wire \rNumOfData_reg[13] ;
  wire \rNumOfData_reg[5] ;
  wire \rNumOfData_reg[6] ;
  wire \rNumOfData_reg[9] ;
  wire \rOpcode_reg[1] ;
  wire \rPBR_cur_state_reg[2] ;
  wire [6:0]rPCommand;
  wire [0:0]\rPCommand_reg[0]_0 ;
  wire [0:0]\rPCommand_reg[0]_1 ;
  wire [0:0]\rPCommand_reg[0]_2 ;
  wire [0:0]\rPCommand_reg[0]_3 ;
  wire [0:0]\rPCommand_reg[0]_4 ;
  wire [0:0]\rPCommand_reg[0]_5 ;
  wire [0:0]\rPCommand_reg[0]_6 ;
  wire [0:0]\rPCommand_reg[1]_0 ;
  wire [3:0]\rPCommand_reg[3]_0 ;
  wire \rPIR_cur_state_reg[2] ;
  wire [3:0]\rPI_ValidFlag_b_1_reg[3] ;
  wire [0:0]\rPM_CAData_reg[1] ;
  wire rPM_ONOFF_reg_0;
  wire rPM_ONOFF_reg_n_0;
  wire \rPM_PCommandOption_reg[2] ;
  wire [2:0]\rPM_PCommand[3]_i_4__0 ;
  wire \rPM_PCommand_reg[0] ;
  wire \rPM_PCommand_reg[0]_0 ;
  wire \rPM_PCommand_reg[0]_1 ;
  wire \rPM_PCommand_reg[1] ;
  wire \rPM_PCommand_reg[1]_0 ;
  wire \rPM_PCommand_reg[2] ;
  wire \rPM_PCommand_reg[3] ;
  wire \rPM_PCommand_reg[3]_0 ;
  wire \rPM_PCommand_reg[3]_1 ;
  wire [3:0]\rPM_PCommand_reg[3]_2 ;
  wire \rPOR_cur_state_reg[2] ;
  wire [0:0]\rPO_AddressLatchEnable_reg[3] ;
  wire [7:0]\rPO_ChipEnable_reg[15] ;
  wire [7:0]\rPO_ChipEnable_reg[15]_0 ;
  wire \rPO_DQ_reg[24] ;
  wire \rPO_DQ_reg[25] ;
  wire \rPO_DQ_reg[26] ;
  wire \rPO_DQ_reg[27] ;
  wire \rPO_DQ_reg[28] ;
  wire \rPO_DQ_reg[29] ;
  wire \rPO_DQ_reg[30] ;
  wire \rPO_DQ_reg[31] ;
  wire [15:0]\rPO_DQ_reg[31]_0 ;
  wire [2:0]\rPO_ReadEnable_reg[3] ;
  wire [2:0]\rPO_WriteEnable_reg[3] ;
  wire rRECDone_i_2;
  wire rRECDone_i_2_0;
  wire rRECDone_i_2_1;
  wire rRECDone_reg;
  wire [0:0]\rREC_cur_state_reg[1] ;
  wire rReady;
  wire rReady_0;
  wire rReady_1;
  wire [3:0]rReady_reg;
  wire rReady_reg_0;
  wire rReady_reg_1;
  wire rReady_reg_10;
  wire rReady_reg_11;
  wire rReady_reg_12;
  wire rReady_reg_2;
  wire rReady_reg_3;
  wire rReady_reg_4;
  wire rReady_reg_5;
  wire rReady_reg_6;
  wire rReady_reg_7;
  wire rReady_reg_8;
  wire [1:0]rReady_reg_9;
  wire [0:0]rTIM_cur_state;
  wire \rTIM_cur_state_reg[0] ;
  wire \rTIM_cur_state_reg[0]_0 ;
  wire \rTIM_cur_state_reg[2] ;
  wire \rTIM_cur_state_reg[2]_0 ;
  wire \rTimer_reg[12] ;
  wire \rTimer_reg[1] ;
  wire \rTimer_reg[1]_0 ;
  wire \rTimer_reg[2] ;
  wire \rTimer_reg[4] ;
  wire \rTimer_reg[7] ;
  wire [1:0]\rTimer_reg[7]_0 ;
  wire rUsePresetC;
  wire rUsePresetC_reg;
  wire \r_gFT_cur_state_reg[2] ;
  wire \r_gFT_cur_state_reg[3] ;
  wire [2:0]\r_gFT_cur_state_reg[3]_0 ;
  wire \r_rST_cur_state_reg[10] ;
  wire [0:0]\r_rST_cur_state_reg[11] ;
  wire [1:0]\rbH_ZdCounter[3]_i_3 ;
  wire rd_en;
  wire rst;
  wire wCALStart;
  wire wCAL_DQSOutEnable;
  wire [3:3]wCAL_PO_AddressLatchEnable;
  wire [15:8]wCAL_PO_ChipEnable;
  wire [3:3]wCAL_PO_CommandLatchEnable;
  wire [31:24]wCAL_PO_DQ;
  wire wDI_DQSOutEnable;
  wire [3:3]wDI_PO_ReadEnable;
  wire wDO_DQOutEnable;
  wire wDO_DQSOutEnable;
  wire [3:3]wDO_PO_AddressLatchEnable;
  wire [15:8]wDO_PO_ChipEnable;
  wire [7:7]wDO_PO_DQStrobe;
  wire [3:0]wDO_PO_WriteEnable;
  wire wDQOLoopDone__0__0;
  wire wDQOutEnable_PM_PHY;
  wire wDQSOutEnable_PM_PHY;
  wire wLoopDone__0;
  wire [0:0]wMNC_N_init_PM_PCommand;
  wire wPBRReady;
  wire [5:5]wPBR_PO_DQStrobe;
  wire wPBR_Start0__0;
  wire wPI_BUFF_WE_PM_PHY;
  wire [6:0]wPM_LastStep_PCG_PM;
  wire wPM_NANDPowerOnEvent_PCG_PM;
  wire [10:0]wPM_NumOfData_PCG_PM;
  wire [2:0]wPM_PCommandOption_PCG_PM;
  wire [6:0]wPM_PCommand_PCG_PM;
  wire wPM_ReadReady_PCG_PM;
  wire wPM_ReadValid_PCG_PM;
  wire [6:4]wPM_Ready_PCG_PM;
  wire [7:0]wPM_TargetWay_PCG_PM;
  wire [15:0]wPM_WriteData_PCG_PM;
  wire wPM_WriteReady_PCG_PM;
  wire wPM_WriteValid_PCG_PM;
  wire [31:0]wPO_DQ_PM_PHY;
  wire wPO_Reset_PM_PHY;
  wire wSCC_PI_reset_Last;
  wire wSCC_PO_reset_Last;
  wire [15:8]wTM_PO_ChipEnable;
  wire [7:7]wTM_PO_DQStrobe;
  wire [3:3]wTM_PO_ReadEnable;
  wire wbCMDLast;

  LUT2 #(
    .INIT(4'hE)) 
    \CEOSERDESBits[0].Inst_CEOSERDES_i_2 
       (.I0(rPCommand[2]),
        .I1(rPCommand[3]),
        .O(\CEOSERDESBits[0].Inst_CEOSERDES_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \CEOSERDESBits[0].Inst_CEOSERDES_i_4 
       (.I0(\CEOSERDESBits[0].Inst_CEOSERDES_i_2_n_0 ),
        .I1(rPCommand[5]),
        .I2(rPCommand[6]),
        .I3(rPCommand[0]),
        .I4(rPCommand[4]),
        .I5(rPCommand[1]),
        .O(\CEOSERDESBits[0].Inst_CEOSERDES_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \CEOSERDESBits[0].Inst_CEOSERDES_i_5 
       (.I0(rPCommand[4]),
        .I1(rPCommand[1]),
        .I2(rPCommand[0]),
        .I3(rPCommand[6]),
        .I4(rPCommand[5]),
        .I5(\CEOSERDESBits[0].Inst_CEOSERDES_i_2_n_0 ),
        .O(\CEOSERDESBits[0].Inst_CEOSERDES_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    Inst_ALEOSERDES_i_2
       (.I0(rPCommand[0]),
        .I1(rPCommand[1]),
        .O(Inst_ALEOSERDES_i_2_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_CAL_DDR100 Inst_NPM_Toggle_CAL
       (.D(\rLCH_cur_state_reg[3] ),
        .\FSM_onehot_rCurState_reg[1] (rReady_reg[1]),
        .\FSM_onehot_rCurState_reg[1]_0 (\FSM_onehot_rCurState_reg[12] ),
        .\FSM_onehot_rCurState_reg[1]_1 (rReady_reg[3]),
        .\FSM_onehot_rCurState_reg[1]_2 (\FSM_onehot_rCurState_reg[2] ),
        .\FSM_onehot_rCurState_reg[1]_3 (\rCAData_reg[7] [1]),
        .\FSM_onehot_rCurState_reg[6] (\FSM_onehot_rCurState_reg[8] [3:2]),
        .\FSM_onehot_rCurState_reg[6]_0 (wPM_LastStep_PCG_PM[0]),
        .Inst_WEOSERDES(Inst_NPM_Toggle_TIMER_n_31),
        .Inst_WEOSERDES_0({wDO_PO_WriteEnable[3:2],wDO_PO_WriteEnable[0]}),
        .Q(\rLCH_cur_state_reg[1] ),
        .dina(dina),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .rCABufferREnable_reg_0(rCABufferREnable_reg),
        .\rCPT_cur_state_reg[2]_0 (\rCPT_cur_state_reg[2] ),
        .rDQOutEnable_buffer_reg_inv(rPCommand[3:2]),
        .\rLCH_cur_state_reg[2]_0 (\rLCH_cur_state_reg[2] ),
        .\rLCH_cur_state_reg[3]_0 (\rLCH_cur_state_reg[3]_0 ),
        .\rLCH_cur_state_reg[3]_1 (\rLCH_cur_state_reg[3]_1 ),
        .\rLCH_cur_state_reg[7]_0 (\rLCH_cur_state_reg[7] ),
        .rLastStep_reg_0(wPM_LastStep_PCG_PM[3]),
        .rLastStep_reg_1(rDQIDone_reg_1[1]),
        .\rNumOfCommand_reg[3]_0 (\rNumOfCommand_reg[3] ),
        .\rPO_ChipEnable_reg[15]_0 (wCAL_PO_ChipEnable),
        .\rPO_ChipEnable_reg[15]_1 (\rPO_ChipEnable_reg[15] ),
        .\rPO_DQ_reg[31]_0 (wCAL_PO_DQ),
        .\rPO_WriteEnable_reg[3]_0 (\rPO_WriteEnable_reg[3] ),
        .\rPO_WriteEnable_reg[3]_1 (Inst_NPM_Toggle_CAL_n_17),
        .rReady_reg_0(rReady_reg[2]),
        .rReady_reg_1(rReady_reg_2),
        .rReady_reg_2(rReady_reg_10),
        .rTIM_cur_state(rTIM_cur_state),
        .\rTIM_cur_state_reg[0] (\rTIM_cur_state_reg[0]_0 ),
        .wCAL_DQSOutEnable(wCAL_DQSOutEnable),
        .wCAL_PO_AddressLatchEnable(wCAL_PO_AddressLatchEnable),
        .wCAL_PO_CommandLatchEnable(wCAL_PO_CommandLatchEnable),
        .wDO_DQOutEnable(wDO_DQOutEnable),
        .wDQOutEnable_PM_PHY(wDQOutEnable_PM_PHY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_DI_DDR100 Inst_NPM_Toggle_DI
       (.\CEOSERDESBits[0].Inst_CEOSERDES_i_1_0 (\CEOSERDESBits[0].Inst_CEOSERDES_i_5_n_0 ),
        .\CEOSERDESBits[7].Inst_CEOSERDES (\CEOSERDESBits[0].Inst_CEOSERDES_i_2_n_0 ),
        .\CEOSERDESBits[7].Inst_CEOSERDES_0 (\CEOSERDESBits[0].Inst_CEOSERDES_i_4_n_0 ),
        .\CEOSERDESBits[7].Inst_CEOSERDES_1 (wTM_PO_ChipEnable),
        .\CEOSERDESBits[7].Inst_CEOSERDES_i_1_0 (wDO_PO_ChipEnable),
        .\CEOSERDESBits[7].Inst_CEOSERDES_i_1_1 (wCAL_PO_ChipEnable),
        .D(D),
        .\FSM_onehot_rCurState_reg[12] (wPM_LastStep_PCG_PM[0]),
        .\FSM_onehot_rCurState_reg[13] (\FSM_onehot_rCurState_reg[13] [3:2]),
        .\FSM_onehot_rCurState_reg[13]_0 (\FSM_onehot_rCurState_reg[13]_0 [5:3]),
        .\FSM_onehot_rCurState_reg[7] (\FSM_onehot_rCurState_reg[7] ),
        .\FSM_onehot_rCurState_reg[8] (\FSM_onehot_rCurState_reg[8] [5:3]),
        .\FSM_onehot_rCurState_reg[9] (\FSM_onehot_rCurState_reg[9] ),
        .\FSM_onehot_rCurState_reg[9]_0 (rReady_reg[2]),
        .\FSM_onehot_rCurState_reg[9]_1 (rReady_reg[1]),
        .\FSM_onehot_rCurState_reg[9]_2 (rReady_reg[3]),
        .\FSM_onehot_rCurState_reg[9]_3 (\FSM_onehot_rCurState_reg[12] ),
        .\FSM_onehot_rCurState_reg[9]_4 (\FSM_onehot_rCurState_reg[2] ),
        .Q(Q[2]),
        .dout(dout),
        .doutb(doutb),
        .empty(empty),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .out(out),
        .\rCAData[0]_i_3 (rReady_reg_12),
        .\rCAData[7]_i_10__0 (rReady_1),
        .\rCAData_reg[7] (\rCAData_reg[7]_0 ),
        .\rCAData_reg[7]_0 (\rCAData_reg[7] [1]),
        .\rCAData_reg[7]_1 (\rCAData_reg[7]_1 ),
        .\rDQBufferWaddrssA_reg[13]_0 (\rDQBufferWaddrssA_reg[13] ),
        .\rDQBufferWaddrssA_reg[13]_1 (\rDQBufferWaddrssA_reg[13]_0 ),
        .rDQIDone_reg_0(rDQIDone_reg),
        .rDQIDone_reg_1(wPM_LastStep_PCG_PM[1]),
        .rDQIDone_reg_2(rDQIDone_reg_0),
        .rDQIDone_reg_3(rDQIDone_reg_1[3:2]),
        .\rDQI_cur_state_reg[1]_0 (\rDQI_cur_state_reg[1] ),
        .\rDQI_cur_state_reg[2]_0 (\rDQI_cur_state_reg[2] ),
        .rDQODone_reg_0(rDQODone_reg),
        .\rDQO_cur_state_reg[2]_0 (\rDQO_cur_state_reg[2] ),
        .rDQSOutEnable_reg_0(rDQSOutEnable_reg_0),
        .rIN_FIFO_WE_Latch_reg({rPCommand[6],rPCommand[3],rPCommand[1:0]}),
        .rLastStep_reg(rLastStep_reg),
        .\rNumOfData_reg[11]_0 (\rNumOfData_reg[11] ),
        .\rNumOfData_reg[13]_0 (\rNumOfData_reg[13] ),
        .\rNumOfData_reg[5]_0 (\rNumOfData_reg[5] ),
        .\rNumOfData_reg[6]_0 (\rNumOfData_reg[6] ),
        .\rNumOfData_reg[9]_0 (\rNumOfData_reg[9] ),
        .\rPCommand_reg[0] (\rPCommand_reg[0]_0 ),
        .\rPCommand_reg[0]_0 (\rPCommand_reg[0]_1 ),
        .\rPCommand_reg[0]_1 (\rPCommand_reg[0]_2 ),
        .\rPCommand_reg[0]_2 (\rPCommand_reg[0]_3 ),
        .\rPCommand_reg[0]_3 (\rPCommand_reg[0]_4 ),
        .\rPCommand_reg[0]_4 (\rPCommand_reg[0]_5 ),
        .\rPCommand_reg[0]_5 (\rPCommand_reg[0]_6 ),
        .\rPI_ValidFlag_b_1_reg[3]_0 (\rPI_ValidFlag_b_1_reg[3] ),
        .rPM_ONOFF_reg(wPM_LastStep_PCG_PM[4]),
        .rPM_ONOFF_reg_0(wPM_LastStep_PCG_PM[2]),
        .rPM_ONOFF_reg_1(Inst_NPM_Toggle_POR_n_6),
        .rPM_ONOFF_reg_2(rPM_ONOFF_reg_n_0),
        .\rPM_PCommandOption[2]_i_5 (\rPM_PCommand_reg[3]_2 [0]),
        .\rPO_ReadEnable_reg[2]_0 (\rPO_ReadEnable_reg[3] [1:0]),
        .\rPO_ReadEnable_reg[3]_0 (wDI_PO_ReadEnable),
        .rRECDone_i_2_0(rRECDone_i_2),
        .rRECDone_i_2_1(rRECDone_i_2_0),
        .rRECDone_i_2_2(rRECDone_i_2_1),
        .rRECDone_i_2_3(wPBR_Start0__0),
        .rRECDone_reg_0(rRECDone_reg),
        .\rREC_cur_state_reg[1]_0 (\rREC_cur_state_reg[1] ),
        .rReady_reg_0(rReady_reg_0),
        .rReady_reg_1(rReady_reg_1),
        .rReady_reg_2(Inst_NPM_Toggle_DI_n_39),
        .rReady_reg_3(rReady_reg_8),
        .rReady_reg_4(rReady_reg_11),
        .rReady_reg_5(rReady_reg[0]),
        .rTIM_cur_state(rTIM_cur_state),
        .rUsePresetC(rUsePresetC),
        .rUsePresetC_reg(rUsePresetC_reg),
        .\r_rST_cur_state_reg[10] (\r_rST_cur_state_reg[10] ),
        .\r_rST_cur_state_reg[11] (\r_rST_cur_state_reg[11] ),
        .rd_en(rd_en),
        .wDI_DQSOutEnable(wDI_DQSOutEnable),
        .wDQOLoopDone__0__0(wDQOLoopDone__0__0),
        .wPBRReady(wPBRReady),
        .wPI_BUFF_WE_PM_PHY(wPI_BUFF_WE_PM_PHY),
        .wPM_NumOfData_PCG_PM(wPM_NumOfData_PCG_PM),
        .wPM_PCommandOption_PCG_PM(wPM_PCommandOption_PCG_PM[0]),
        .wPM_ReadReady_PCG_PM(wPM_ReadReady_PCG_PM),
        .wPM_ReadValid_PCG_PM(wPM_ReadValid_PCG_PM),
        .wPM_TargetWay_PCG_PM(wPM_TargetWay_PCG_PM),
        .wTM_PO_ReadEnable(wTM_PO_ReadEnable));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_DO_tADL_DDR100 Inst_NPM_Toggle_DO
       (.\DQOSERDESBits[7].Inst_DQOSERDES (wCAL_PO_DQ),
        .\FSM_onehot_rDTO_cur_state_reg[2]_0 (wPBR_Start0__0),
        .\FSM_onehot_rDTO_cur_state_reg[8]_0 (\FSM_onehot_rDTO_cur_state_reg[8] ),
        .Inst_DQSOSERDES(Inst_NPM_Toggle_TIMER_n_34),
        .Q({rPCommand[6],rPCommand[3:2],rPCommand[0]}),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .rLastStep_reg_0(wPM_LastStep_PCG_PM[2]),
        .\rPCommand_reg[3] (\rPCommand_reg[3]_0 ),
        .\rPM_CAData_reg[7] (rReady_reg[2]),
        .\rPM_CAData_reg[7]_0 (\FSM_onehot_rCurState_reg[2] ),
        .\rPM_CAData_reg[7]_1 (rReady_reg[3]),
        .\rPO_ChipEnable_reg[15]_0 (wDO_PO_ChipEnable),
        .\rPO_DQStrobe_reg[7]_0 (wDO_PO_DQStrobe),
        .\rPO_DQ_reg[24]_0 (\rPO_DQ_reg[24] ),
        .\rPO_DQ_reg[25]_0 (\rPO_DQ_reg[25] ),
        .\rPO_DQ_reg[26]_0 (\rPO_DQ_reg[26] ),
        .\rPO_DQ_reg[27]_0 (\rPO_DQ_reg[27] ),
        .\rPO_DQ_reg[28]_0 (\rPO_DQ_reg[28] ),
        .\rPO_DQ_reg[29]_0 (\rPO_DQ_reg[29] ),
        .\rPO_DQ_reg[30]_0 (\rPO_DQ_reg[30] ),
        .\rPO_DQ_reg[31]_0 (\rPO_DQ_reg[31] ),
        .\rPO_DQ_reg[31]_1 (\rPO_DQ_reg[31]_0 ),
        .\rPO_WriteEnable_reg[3]_0 ({wDO_PO_WriteEnable[3:2],wDO_PO_WriteEnable[0]}),
        .rReady_reg_0(rReady_reg[1]),
        .wCALStart(wCALStart),
        .wDO_DQOutEnable(wDO_DQOutEnable),
        .wDO_DQSOutEnable(wDO_DQSOutEnable),
        .wDO_PO_AddressLatchEnable(wDO_PO_AddressLatchEnable),
        .wLoopDone__0(wLoopDone__0),
        .wMNC_N_init_PM_PCommand(wMNC_N_init_PM_PCommand),
        .wPM_PCommandOption_PCG_PM(wPM_PCommandOption_PCG_PM[1:0]),
        .wPM_PCommand_PCG_PM(wPM_PCommand_PCG_PM[2]),
        .wPM_Ready_PCG_PM(wPM_Ready_PCG_PM[4]),
        .wPM_TargetWay_PCG_PM(wPM_TargetWay_PCG_PM),
        .wPM_WriteData_PCG_PM(wPM_WriteData_PCG_PM),
        .wPM_WriteReady_PCG_PM(wPM_WriteReady_PCG_PM),
        .wPM_WriteValid_PCG_PM(wPM_WriteValid_PCG_PM),
        .wPO_DQ_PM_PHY(wPO_DQ_PM_PHY),
        .wTM_PO_DQStrobe(wTM_PO_DQStrobe));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_PHY_B_Reset Inst_NPM_Toggle_PHY_B_Reset
       (.\FSM_onehot_rCurState_reg[1] (\FSM_onehot_rCurState_reg[1] ),
        .\FSM_onehot_rCurState_reg[1]_0 (\FSM_onehot_rCurState_reg[1]_0 ),
        .\FSM_onehot_rCurState_reg[1]_1 (\FSM_onehot_rCurState_reg[1]_1 ),
        .\FSM_onehot_rCurState_reg[1]_2 (rDQIDone_reg_1[0]),
        .\FSM_onehot_rCurState_reg[2] (\FSM_onehot_rCurState_reg[13] [0]),
        .\FSM_onehot_rCurState_reg[2]_0 (\FSM_onehot_rCurState_reg[2]_0 ),
        .\FSM_onehot_rCurState_reg[2]_1 (\FSM_onehot_rCurState_reg[2]_1 ),
        .\FSM_onehot_rCurState_reg[2]_10 (\FSM_onehot_rCurState_reg[2] ),
        .\FSM_onehot_rCurState_reg[2]_11 (rReady_reg[2]),
        .\FSM_onehot_rCurState_reg[2]_12 (\FSM_onehot_rCurState_reg[13]_0 [1:0]),
        .\FSM_onehot_rCurState_reg[2]_2 (wPM_LastStep_PCG_PM[0]),
        .\FSM_onehot_rCurState_reg[2]_3 (\FSM_onehot_rCurState_reg[2]_2 ),
        .\FSM_onehot_rCurState_reg[2]_4 (wPM_LastStep_PCG_PM[4]),
        .\FSM_onehot_rCurState_reg[2]_5 (\FSM_onehot_rCurState_reg[2]_3 ),
        .\FSM_onehot_rCurState_reg[2]_6 (wPM_LastStep_PCG_PM[5]),
        .\FSM_onehot_rCurState_reg[2]_7 (\FSM_onehot_rCurState_reg[8] [1:0]),
        .\FSM_onehot_rCurState_reg[2]_8 (wPM_Ready_PCG_PM[4]),
        .\FSM_onehot_rCurState_reg[2]_9 (rReady_reg[3]),
        .Q(\rTimer_reg[7]_0 ),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .rDQSOutEnable_buffer_reg_inv({rPCommand[6],rPCommand[3:2]}),
        .rDQSOutEnable_buffer_reg_inv_0(Inst_NPM_Toggle_TIMER_n_35),
        .\rPBR_cur_state_reg[2]_0 (\rPBR_cur_state_reg[2] ),
        .\rPM_PCommand_reg[1] (\rPM_PCommand_reg[1]_0 ),
        .\rPM_PCommand_reg[1]_0 (rReady_reg[1]),
        .\rPM_PCommand_reg[1]_1 (rReady_reg[0]),
        .\rPM_PCommand_reg[1]_2 (\rPM_PCommand_reg[3]_2 [1]),
        .rReady_0(rReady_0),
        .rReady_reg_0(rReady_reg_4),
        .rReady_reg_1(rReady_reg_5),
        .rTIM_cur_state(rTIM_cur_state),
        .\rTimer_reg[1]_0 (\rTimer_reg[1]_0 ),
        .\rTimer_reg[4]_0 (wPM_LastStep_PCG_PM[6]),
        .\rTimer_reg[4]_1 (\rTimer_reg[4] ),
        .rst(rst),
        .wCAL_DQSOutEnable(wCAL_DQSOutEnable),
        .wDO_DQSOutEnable(wDO_DQSOutEnable),
        .wDQSOutEnable_PM_PHY(wDQSOutEnable_PM_PHY),
        .wPBRReady(wPBRReady),
        .wPBR_PO_DQStrobe(wPBR_PO_DQStrobe),
        .wPM_Ready_PCG_PM(wPM_Ready_PCG_PM[6]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_PIR Inst_NPM_Toggle_PIR
       (.\FSM_onehot_rCurState_reg[7] (\FSM_onehot_rCurState_reg[12] ),
        .\FSM_onehot_rCurState_reg[7]_0 (rReady_reg[3]),
        .\FSM_onehot_rCurState_reg[7]_1 (rReady_reg[1]),
        .\FSM_onehot_rCurState_reg[7]_2 (rReady_reg[2]),
        .\FSM_onehot_rCurState_reg[7]_3 (Inst_NPM_Toggle_DI_n_39),
        .Q(rPCommand[4]),
        .SR(SR),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .\rMNG_cur_state[3]_i_6 (\FSM_onehot_rCurState_reg[2]_2 [1]),
        .\rPIR_cur_state_reg[2]_0 (\rPIR_cur_state_reg[2] ),
        .rReady(rReady),
        .rReady_reg_0(rReady_reg_7),
        .rReady_reg_1(wPM_Ready_PCG_PM[4]),
        .rTIM_cur_state(rTIM_cur_state),
        .\rTimer_reg[2]_0 (\rTimer_reg[2] ),
        .\rTimer_reg[7]_0 (\rTimer_reg[7] ),
        .\rTimer_reg[8]_0 (wPM_LastStep_PCG_PM[4]),
        .wPM_NANDPowerOnEvent_PCG_PM(wPM_NANDPowerOnEvent_PCG_PM),
        .wSCC_PI_reset_Last(wSCC_PI_reset_Last));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_POR Inst_NPM_Toggle_POR
       (.\FSM_onehot_rCurState_reg[12] (\FSM_onehot_rCurState_reg[12] ),
        .\FSM_onehot_rDTO_cur_state_reg[2] (wPM_LastStep_PCG_PM[0]),
        .\FSM_onehot_rDTO_cur_state_reg[2]_0 (wPM_LastStep_PCG_PM[4]),
        .\FSM_onehot_rDTO_cur_state_reg[2]_1 (wPM_LastStep_PCG_PM[2]),
        .\FSM_onehot_rDTO_cur_state_reg[2]_2 (rPM_ONOFF_reg_n_0),
        .Q(rPCommand[5]),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .\rMNG_cur_state[1]_i_4 (\FSM_onehot_rCurState_reg[2]_3 [1]),
        .\rMNG_cur_state[1]_i_4_0 (\FSM_onehot_rCurState_reg[2]_1 [1]),
        .\rMNG_cur_state[1]_i_4_1 (\FSM_onehot_rCurState_reg[2]_2 [1]),
        .\rPOR_cur_state_reg[2]_0 (\rPOR_cur_state_reg[2] ),
        .rReady_reg_0(rReady_reg[3]),
        .rTIM_cur_state(rTIM_cur_state),
        .\rTimer_reg[1]_0 (\rTimer_reg[1] ),
        .\rTimer_reg[1]_1 (Inst_NPM_Toggle_POR_n_2),
        .\rTimer_reg[1]_2 (wPM_LastStep_PCG_PM[5]),
        .\rTimer_reg[1]_3 (Inst_NPM_Toggle_POR_n_6),
        .wPBR_Start0__0(wPBR_Start0__0),
        .wPM_LastStep_PCG_PM({wPM_LastStep_PCG_PM[6],wPM_LastStep_PCG_PM[3],wPM_LastStep_PCG_PM[1]}),
        .wPM_NANDPowerOnEvent_PCG_PM(wPM_NANDPowerOnEvent_PCG_PM),
        .wPO_Reset_PM_PHY(wPO_Reset_PM_PHY),
        .wSCC_PO_reset_Last(wSCC_PO_reset_Last),
        .wbCMDLast_SCC(\Inst_NPCG_Toggle_Top/wbCMDLast_SCC ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPM_Toggle_TIMER Inst_NPM_Toggle_TIMER
       (.\FSM_onehot_rCurState_reg[10] (\FSM_onehot_rCurState_reg[10] ),
        .\FSM_onehot_rCurState_reg[10]_0 (wPM_LastStep_PCG_PM[2]),
        .\FSM_onehot_rCurState_reg[11] (\FSM_onehot_rCurState_reg[13] [1]),
        .\FSM_onehot_rCurState_reg[12] (rReady_reg[1]),
        .\FSM_onehot_rCurState_reg[12]_0 (Inst_NPM_Toggle_POR_n_2),
        .\FSM_onehot_rCurState_reg[12]_1 (\FSM_onehot_rCurState_reg[12]_0 ),
        .\FSM_onehot_rCurState_reg[12]_2 (\FSM_onehot_rCurState_reg[12]_1 ),
        .\FSM_onehot_rCurState_reg[12]_3 (\FSM_onehot_rCurState_reg[12]_2 ),
        .\FSM_onehot_rCurState_reg[12]_4 (rReady_reg[2]),
        .\FSM_onehot_rCurState_reg[12]_5 (rReady_reg_0),
        .\FSM_onehot_rCurState_reg[1] (\FSM_onehot_rCurState_reg[1]_2 ),
        .\FSM_onehot_rCurState_reg[1]_0 (\FSM_onehot_rCurState_reg[1]_3 ),
        .\FSM_onehot_rCurState_reg[5] (\FSM_onehot_rCurState_reg[5] ),
        .\FSM_onehot_rCurState_reg[9] (\FSM_onehot_rCurState_reg[9]_0 ),
        .Q(Q[1:0]),
        .iReset(iReset),
        .iSystemClock(iSystemClock),
        .\rCAData[6]_i_4__0 (\rCAData_reg[7] ),
        .rDQSOutEnable_reg_0(Inst_NPM_Toggle_TIMER_n_35),
        .rDQSOutEnable_reg_1(rDQSOutEnable_reg),
        .\rMNG_cur_state[3]_i_2_0 ({\FSM_onehot_rCurState_reg[13]_0 [5],\FSM_onehot_rCurState_reg[13]_0 [3:2]}),
        .\rMNG_cur_state[3]_i_2_1 (\rMNG_cur_state[3]_i_2 ),
        .\rMNG_cur_state_reg[2] (\rMNG_cur_state_reg[2] ),
        .\rMNG_cur_state_reg[3] (\rMNG_cur_state_reg[3] ),
        .\rMNG_cur_state_reg[3]_0 (\rMNG_cur_state_reg[3]_0 ),
        .\rMNG_cur_state_reg[3]_1 (\rMNG_cur_state_reg[3]_1 ),
        .\rNumOfCommand_reg[15]_0 (\rNumOfCommand_reg[15] ),
        .\rNumOfCommand_reg[1]_0 (\rNumOfCommand_reg[1] ),
        .\rNumOfCommand_reg[7]_0 (wPM_LastStep_PCG_PM[0]),
        .\rOpcode_reg[1] (\rOpcode_reg[1] ),
        .\rPCommand_reg[1] (\rPCommand_reg[1]_0 ),
        .\rPCommand_reg[2] (Inst_NPM_Toggle_TIMER_n_31),
        .\rPCommand_reg[2]_0 (Inst_NPM_Toggle_TIMER_n_34),
        .\rPM_CAData_reg[1] (\rPM_CAData_reg[1] ),
        .\rPM_PCommandOption_reg[2] (rReady_reg[3]),
        .\rPM_PCommandOption_reg[2]_0 (\rPM_PCommandOption_reg[2] ),
        .\rPM_PCommand[3]_i_4__0 (\rPM_PCommand[3]_i_4__0 ),
        .\rPM_PCommand_reg[0] (\rPM_PCommand_reg[0] ),
        .\rPM_PCommand_reg[0]_0 (\rPM_PCommand_reg[0]_0 ),
        .\rPM_PCommand_reg[0]_1 (\rPM_PCommand_reg[0]_1 ),
        .\rPM_PCommand_reg[1] (\rPM_PCommand_reg[1] ),
        .\rPM_PCommand_reg[1]_0 (rReady_reg[0]),
        .\rPM_PCommand_reg[1]_1 (\rPM_PCommand_reg[1]_0 ),
        .\rPM_PCommand_reg[2] (\rPM_PCommand_reg[2] ),
        .\rPM_PCommand_reg[3] (\rPM_PCommand_reg[3] ),
        .\rPM_PCommand_reg[3]_0 (\rPM_PCommand_reg[3]_0 ),
        .\rPM_PCommand_reg[3]_1 (\rPM_PCommand_reg[3]_1 ),
        .\rPM_PCommand_reg[3]_2 ({\rPM_PCommand_reg[3]_2 [3:2],\rPM_PCommand_reg[3]_2 [0]}),
        .\rPO_AddressLatchEnable_reg[3]_0 (\rPO_AddressLatchEnable_reg[3] ),
        .\rPO_AddressLatchEnable_reg[3]_1 (Inst_ALEOSERDES_i_2_n_0),
        .\rPO_ChipEnable_reg[15]_0 (wTM_PO_ChipEnable),
        .\rPO_ChipEnable_reg[15]_1 (\rPO_ChipEnable_reg[15]_0 ),
        .\rPO_DQStrobe_reg[7]_0 ({rPCommand[6],rPCommand[3:0]}),
        .\rPO_DQStrobe_reg[7]_1 (wDO_PO_DQStrobe),
        .\rPO_ReadEnable_reg[3]_0 (\rPO_ReadEnable_reg[3] [2]),
        .\rPO_ReadEnable_reg[3]_1 (wDI_PO_ReadEnable),
        .\rPO_WriteEnable_reg[3]_0 (Inst_NPM_Toggle_CAL_n_17),
        .rReady_0(rReady_0),
        .rReady_reg_0(rReady_1),
        .rReady_reg_1(rReady_reg_3),
        .rReady_reg_2(rReady_reg_6),
        .rReady_reg_3(rReady_reg_9),
        .rReady_reg_4(rReady_reg_12),
        .\rTIM_cur_state_reg[0]_0 (rTIM_cur_state),
        .\rTIM_cur_state_reg[0]_1 (\rTIM_cur_state_reg[0] ),
        .\rTIM_cur_state_reg[2]_0 (\rTIM_cur_state_reg[2] ),
        .\rTIM_cur_state_reg[2]_1 (\rTIM_cur_state_reg[2]_0 ),
        .\rTimer_reg[12]_0 (\rTimer_reg[12] ),
        .rUsePresetC(rUsePresetC),
        .\r_gFT_cur_state_reg[2] (\r_gFT_cur_state_reg[2] ),
        .\r_gFT_cur_state_reg[3] (\r_gFT_cur_state_reg[3] ),
        .\r_gFT_cur_state_reg[3]_0 (\r_gFT_cur_state_reg[3]_0 ),
        .\rbH_ZdCounter[3]_i_3 (\rbH_ZdCounter[3]_i_3 ),
        .wCAL_PO_AddressLatchEnable(wCAL_PO_AddressLatchEnable),
        .wCAL_PO_CommandLatchEnable(wCAL_PO_CommandLatchEnable),
        .wDI_DQSOutEnable(wDI_DQSOutEnable),
        .wDO_PO_AddressLatchEnable(wDO_PO_AddressLatchEnable),
        .wPBRReady(wPBRReady),
        .wPBR_PO_DQStrobe(wPBR_PO_DQStrobe),
        .wPM_LastStep_PCG_PM({wPM_LastStep_PCG_PM[6],wPM_LastStep_PCG_PM[3],wPM_LastStep_PCG_PM[1]}),
        .wPM_PCommandOption_PCG_PM(wPM_PCommandOption_PCG_PM[2:1]),
        .wPM_Ready_PCG_PM({wPM_Ready_PCG_PM[6],wPM_Ready_PCG_PM[4]}),
        .wSCC_PO_reset_Last(wSCC_PO_reset_Last),
        .wTM_PO_DQStrobe(wTM_PO_DQStrobe),
        .wTM_PO_ReadEnable(wTM_PO_ReadEnable),
        .wbCMDLast(wbCMDLast),
        .wbCMDLast_SCC(\Inst_NPCG_Toggle_Top/wbCMDLast_SCC ));
  FDCE \rPCommand_reg[0] 
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(wPM_PCommand_PCG_PM[0]),
        .Q(rPCommand[0]));
  FDCE \rPCommand_reg[1] 
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(wPM_PCommand_PCG_PM[1]),
        .Q(rPCommand[1]));
  FDCE \rPCommand_reg[2] 
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(wPM_PCommand_PCG_PM[2]),
        .Q(rPCommand[2]));
  FDCE \rPCommand_reg[3] 
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(wPM_PCommand_PCG_PM[3]),
        .Q(rPCommand[3]));
  FDCE \rPCommand_reg[4] 
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(wPM_PCommand_PCG_PM[4]),
        .Q(rPCommand[4]));
  FDCE \rPCommand_reg[5] 
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(wPM_PCommand_PCG_PM[5]),
        .Q(rPCommand[5]));
  FDCE \rPCommand_reg[6] 
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(wPM_PCommand_PCG_PM[6]),
        .Q(rPCommand[6]));
  FDCE rPM_ONOFF_reg
       (.C(iSystemClock),
        .CE(E),
        .CLR(iReset),
        .D(rPM_ONOFF_reg_0),
        .Q(rPM_ONOFF_reg_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPhy_Toggle_Physical_Input_DDR100
   (dout,
    empty,
    out,
    D,
    \rNm2_Buffer_reg[15]_0 ,
    \rNm3_Buffer_reg[15]_0 ,
    \rNm4_Buffer_reg[15]_0 ,
    rNm2_ValidFlag_reg_0,
    rst,
    iSystemClock,
    rd_en,
    iDelayRefClock,
    SR,
    oDQSFromNAND,
    iDQSIDelayTapLoad,
    iDQSIDelayTap,
    oDQFromNAND,
    wPI_BUFF_WE_PM_PHY);
  output [15:0]dout;
  output empty;
  output out;
  output [15:0]D;
  output [15:0]\rNm2_Buffer_reg[15]_0 ;
  output [15:0]\rNm3_Buffer_reg[15]_0 ;
  output [15:0]\rNm4_Buffer_reg[15]_0 ;
  output [2:0]rNm2_ValidFlag_reg_0;
  input rst;
  input iSystemClock;
  input rd_en;
  input iDelayRefClock;
  input [0:0]SR;
  input oDQSFromNAND;
  input [1:0]iDQSIDelayTapLoad;
  input [8:0]iDQSIDelayTap;
  input [7:0]oDQFromNAND;
  input wPI_BUFF_WE_PM_PHY;

  wire [15:0]D;
  wire EN_VTC0;
  wire [0:0]SR;
  wire [15:0]dout;
  wire empty;
  wire [8:0]iDQSIDelayTap;
  wire [1:0]iDQSIDelayTapLoad;
  wire iDelayRefClock;
  wire iSystemClock;
  wire [7:0]oDQFromNAND;
  wire oDQSFromNAND;
  wire [15:0]p_1_in;
  wire rBufferReset;
  (* DONT_TOUCH *) wire rIN_FIFO_WE_Latch;
  (* DONT_TOUCH *) wire rIN_FIFO_WE_Latch_Feedback;
  (* DONT_TOUCH *) wire [15:0]rIn_Counter;
  wire \rIn_Counter[7]_i_2_n_0 ;
  (* DONT_TOUCH *) wire [15:0]rIn_Counter_Sync;
  wire \rIn_Counter_reg[15]_i_1_n_1 ;
  wire \rIn_Counter_reg[15]_i_1_n_2 ;
  wire \rIn_Counter_reg[15]_i_1_n_3 ;
  wire \rIn_Counter_reg[15]_i_1_n_4 ;
  wire \rIn_Counter_reg[15]_i_1_n_5 ;
  wire \rIn_Counter_reg[15]_i_1_n_6 ;
  wire \rIn_Counter_reg[15]_i_1_n_7 ;
  wire \rIn_Counter_reg[7]_i_1_n_0 ;
  wire \rIn_Counter_reg[7]_i_1_n_1 ;
  wire \rIn_Counter_reg[7]_i_1_n_2 ;
  wire \rIn_Counter_reg[7]_i_1_n_3 ;
  wire \rIn_Counter_reg[7]_i_1_n_4 ;
  wire \rIn_Counter_reg[7]_i_1_n_5 ;
  wire \rIn_Counter_reg[7]_i_1_n_6 ;
  wire \rIn_Counter_reg[7]_i_1_n_7 ;
  (* DONT_TOUCH *) wire [15:0]rNm2_Buffer;
  wire [2:0]rNm2_ValidFlag_reg_0;
  (* DONT_TOUCH *) wire [15:0]rNm3_Buffer;
  (* DONT_TOUCH *) wire [15:0]rNm4_Buffer;
  wire rd_en;
  wire rst;
  wire wDelayedDQS;
  wire wDelayedDQSClock;
  wire wPIDelayReady_PM_PHY;
  wire wPI_BUFF_WE_PM_PHY;
  wire NLW_Inst_DQINFIFO16x16_almost_empty_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_almost_full_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_data_valid_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_dbiterr_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_full_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_overflow_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_prog_empty_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_prog_full_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_rd_rst_busy_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_sbiterr_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_underflow_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_wr_ack_UNCONNECTED;
  wire NLW_Inst_DQINFIFO16x16_wr_rst_busy_UNCONNECTED;
  wire [0:0]NLW_Inst_DQINFIFO16x16_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_Inst_DQINFIFO16x16_wr_data_count_UNCONNECTED;
  wire NLW_Inst_DQSIDELAY_CASC_IN_UNCONNECTED;
  wire NLW_Inst_DQSIDELAY_CASC_OUT_UNCONNECTED;
  wire NLW_Inst_DQSIDELAY_CASC_RETURN_UNCONNECTED;
  wire [8:0]NLW_Inst_DQSIDELAY_CNTVALUEOUT_UNCONNECTED;
  wire [7:7]\NLW_rIn_Counter_reg[15]_i_1_CO_UNCONNECTED ;

  assign out = rIN_FIFO_WE_Latch;
  assign \rNm2_Buffer_reg[15]_0 [15:0] = rNm2_Buffer;
  assign \rNm3_Buffer_reg[15]_0 [15:0] = rNm3_Buffer;
  assign \rNm4_Buffer_reg[15]_0 [15:0] = rNm4_Buffer;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  IDDRE1 #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .IS_CB_INVERTED(1'b1),
    .IS_C_INVERTED(1'b0)) 
    \DQIDDRBits[0].Inst_DQIDDR 
       (.C(wDelayedDQSClock),
        .CB(wDelayedDQSClock),
        .D(oDQFromNAND[0]),
        .Q1(D[0]),
        .Q2(D[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  IDDRE1 #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .IS_CB_INVERTED(1'b1),
    .IS_C_INVERTED(1'b0)) 
    \DQIDDRBits[1].Inst_DQIDDR 
       (.C(wDelayedDQSClock),
        .CB(wDelayedDQSClock),
        .D(oDQFromNAND[1]),
        .Q1(D[1]),
        .Q2(D[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  IDDRE1 #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .IS_CB_INVERTED(1'b1),
    .IS_C_INVERTED(1'b0)) 
    \DQIDDRBits[2].Inst_DQIDDR 
       (.C(wDelayedDQSClock),
        .CB(wDelayedDQSClock),
        .D(oDQFromNAND[2]),
        .Q1(D[2]),
        .Q2(D[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  IDDRE1 #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .IS_CB_INVERTED(1'b1),
    .IS_C_INVERTED(1'b0)) 
    \DQIDDRBits[3].Inst_DQIDDR 
       (.C(wDelayedDQSClock),
        .CB(wDelayedDQSClock),
        .D(oDQFromNAND[3]),
        .Q1(D[3]),
        .Q2(D[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  IDDRE1 #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .IS_CB_INVERTED(1'b1),
    .IS_C_INVERTED(1'b0)) 
    \DQIDDRBits[4].Inst_DQIDDR 
       (.C(wDelayedDQSClock),
        .CB(wDelayedDQSClock),
        .D(oDQFromNAND[4]),
        .Q1(D[4]),
        .Q2(D[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  IDDRE1 #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .IS_CB_INVERTED(1'b1),
    .IS_C_INVERTED(1'b0)) 
    \DQIDDRBits[5].Inst_DQIDDR 
       (.C(wDelayedDQSClock),
        .CB(wDelayedDQSClock),
        .D(oDQFromNAND[5]),
        .Q1(D[5]),
        .Q2(D[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  IDDRE1 #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .IS_CB_INVERTED(1'b1),
    .IS_C_INVERTED(1'b0)) 
    \DQIDDRBits[6].Inst_DQIDDR 
       (.C(wDelayedDQSClock),
        .CB(wDelayedDQSClock),
        .D(oDQFromNAND[6]),
        .Q1(D[6]),
        .Q2(D[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  IDDRE1 #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .IS_CB_INVERTED(1'b1),
    .IS_C_INVERTED(1'b0)) 
    \DQIDDRBits[7].Inst_DQIDDR 
       (.C(wDelayedDQSClock),
        .CB(wDelayedDQSClock),
        .D(oDQFromNAND[7]),
        .Q1(D[7]),
        .Q2(D[15]),
        .R(1'b0));
  (* CDC_SYNC_STAGES = "3" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_ASYNC = "16'b0000000000000000" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* READ_DATA_WIDTH = "16" *) 
  (* READ_MODE = "fwft" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0000" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "16" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async Inst_DQINFIFO16x16
       (.almost_empty(NLW_Inst_DQINFIFO16x16_almost_empty_UNCONNECTED),
        .almost_full(NLW_Inst_DQINFIFO16x16_almost_full_UNCONNECTED),
        .data_valid(NLW_Inst_DQINFIFO16x16_data_valid_UNCONNECTED),
        .dbiterr(NLW_Inst_DQINFIFO16x16_dbiterr_UNCONNECTED),
        .din({D[3:0],D[7:4],D[11:8],D[15:12]}),
        .dout(dout),
        .empty(empty),
        .full(NLW_Inst_DQINFIFO16x16_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_Inst_DQINFIFO16x16_overflow_UNCONNECTED),
        .prog_empty(NLW_Inst_DQINFIFO16x16_prog_empty_UNCONNECTED),
        .prog_full(NLW_Inst_DQINFIFO16x16_prog_full_UNCONNECTED),
        .rd_clk(iSystemClock),
        .rd_data_count(NLW_Inst_DQINFIFO16x16_rd_data_count_UNCONNECTED[0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_Inst_DQINFIFO16x16_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_Inst_DQINFIFO16x16_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_Inst_DQINFIFO16x16_underflow_UNCONNECTED),
        .wr_ack(NLW_Inst_DQINFIFO16x16_wr_ack_UNCONNECTED),
        .wr_clk(wDelayedDQSClock),
        .wr_data_count(NLW_Inst_DQINFIFO16x16_wr_data_count_UNCONNECTED[0]),
        .wr_en(rIN_FIFO_WE_Latch),
        .wr_rst_busy(NLW_Inst_DQINFIFO16x16_wr_rst_busy_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC"),
    .SIM_DEVICE("ULTRASCALE_PLUS")) 
    Inst_DQSCLOCK_BUFG
       (.CE(1'b1),
        .I(wDelayedDQS),
        .O(wDelayedDQSClock));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IDELAYE3 #(
    .CASCADE("NONE"),
    .DELAY_FORMAT("TIME"),
    .DELAY_SRC("IDATAIN"),
    .DELAY_TYPE("VAR_LOAD"),
    .DELAY_VALUE(1100),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .LOOPBACK("FALSE"),
    .REFCLK_FREQUENCY(300.000000),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000),
    .UPDATE_MODE("ASYNC")) 
    Inst_DQSIDELAY
       (.CASC_IN(NLW_Inst_DQSIDELAY_CASC_IN_UNCONNECTED),
        .CASC_OUT(NLW_Inst_DQSIDELAY_CASC_OUT_UNCONNECTED),
        .CASC_RETURN(NLW_Inst_DQSIDELAY_CASC_RETURN_UNCONNECTED),
        .CE(1'b0),
        .CLK(iSystemClock),
        .CNTVALUEIN(iDQSIDelayTap),
        .CNTVALUEOUT(NLW_Inst_DQSIDELAY_CNTVALUEOUT_UNCONNECTED[8:0]),
        .DATAIN(1'b0),
        .DATAOUT(wDelayedDQS),
        .EN_VTC(EN_VTC0),
        .IDATAIN(oDQSFromNAND),
        .INC(1'b0),
        .LOAD(iDQSIDelayTapLoad[0]),
        .RST(SR));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("ULTRASCALE")) 
    Inst_DQSIDELAYCTRL
       (.RDY(wPIDelayReady_PM_PHY),
        .REFCLK(iDelayRefClock),
        .RST(SR));
  LUT1 #(
    .INIT(2'h1)) 
    Inst_DQSIDELAY_i_1
       (.I0(iDQSIDelayTapLoad[1]),
        .O(EN_VTC0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE rIN_FIFO_WE_Latch_Feedback_reg
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIN_FIFO_WE_Latch),
        .Q(rIN_FIFO_WE_Latch_Feedback),
        .R(rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE rIN_FIFO_WE_Latch_reg
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(wPI_BUFF_WE_PM_PHY),
        .Q(rIN_FIFO_WE_Latch),
        .R(rBufferReset));
  LUT1 #(
    .INIT(2'h1)) 
    \rIn_Counter[7]_i_2 
       (.I0(rIn_Counter[0]),
        .O(\rIn_Counter[7]_i_2_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[0]),
        .Q(rIn_Counter_Sync[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[10] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[10]),
        .Q(rIn_Counter_Sync[10]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[11] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[11]),
        .Q(rIn_Counter_Sync[11]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[12] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[12]),
        .Q(rIn_Counter_Sync[12]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[13] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[13]),
        .Q(rIn_Counter_Sync[13]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[14] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[14]),
        .Q(rIn_Counter_Sync[14]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[15] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[15]),
        .Q(rIn_Counter_Sync[15]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[1]),
        .Q(rIn_Counter_Sync[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[2]),
        .Q(rIn_Counter_Sync[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[3]),
        .Q(rIn_Counter_Sync[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[4]),
        .Q(rIn_Counter_Sync[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[5]),
        .Q(rIn_Counter_Sync[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[6]),
        .Q(rIn_Counter_Sync[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[7]),
        .Q(rIn_Counter_Sync[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[8] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[8]),
        .Q(rIn_Counter_Sync[8]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_Sync_reg[9] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rIn_Counter[9]),
        .Q(rIn_Counter_Sync[9]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[0] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(rIn_Counter[0]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[10] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(rIn_Counter[10]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[11] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[11]),
        .Q(rIn_Counter[11]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[12] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[12]),
        .Q(rIn_Counter[12]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[13] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[13]),
        .Q(rIn_Counter[13]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[14] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[14]),
        .Q(rIn_Counter[14]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[15] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[15]),
        .Q(rIn_Counter[15]),
        .R(rBufferReset));
  CARRY8 \rIn_Counter_reg[15]_i_1 
       (.CI(\rIn_Counter_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rIn_Counter_reg[15]_i_1_CO_UNCONNECTED [7],\rIn_Counter_reg[15]_i_1_n_1 ,\rIn_Counter_reg[15]_i_1_n_2 ,\rIn_Counter_reg[15]_i_1_n_3 ,\rIn_Counter_reg[15]_i_1_n_4 ,\rIn_Counter_reg[15]_i_1_n_5 ,\rIn_Counter_reg[15]_i_1_n_6 ,\rIn_Counter_reg[15]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[15:8]),
        .S(rIn_Counter[15:8]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[1] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(rIn_Counter[1]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[2] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(rIn_Counter[2]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[3] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(rIn_Counter[3]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[4] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(rIn_Counter[4]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[5] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(rIn_Counter[5]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[6] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(rIn_Counter[6]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[7] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(rIn_Counter[7]),
        .R(rBufferReset));
  CARRY8 \rIn_Counter_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rIn_Counter_reg[7]_i_1_n_0 ,\rIn_Counter_reg[7]_i_1_n_1 ,\rIn_Counter_reg[7]_i_1_n_2 ,\rIn_Counter_reg[7]_i_1_n_3 ,\rIn_Counter_reg[7]_i_1_n_4 ,\rIn_Counter_reg[7]_i_1_n_5 ,\rIn_Counter_reg[7]_i_1_n_6 ,\rIn_Counter_reg[7]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rIn_Counter[0]}),
        .O(p_1_in[7:0]),
        .S({rIn_Counter[7:1],\rIn_Counter[7]_i_2_n_0 }));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[8] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[8]),
        .Q(rIn_Counter[8]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rIn_Counter_reg[9] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(p_1_in[9]),
        .Q(rIn_Counter[9]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[0] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[0]),
        .Q(rNm2_Buffer[0]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[10] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[10]),
        .Q(rNm2_Buffer[10]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[11] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[11]),
        .Q(rNm2_Buffer[11]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[12] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[12]),
        .Q(rNm2_Buffer[12]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[13] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[13]),
        .Q(rNm2_Buffer[13]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[14] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[14]),
        .Q(rNm2_Buffer[14]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[15] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[15]),
        .Q(rNm2_Buffer[15]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[1] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[1]),
        .Q(rNm2_Buffer[1]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[2] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[2]),
        .Q(rNm2_Buffer[2]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[3] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[3]),
        .Q(rNm2_Buffer[3]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[4] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[4]),
        .Q(rNm2_Buffer[4]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[5] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[5]),
        .Q(rNm2_Buffer[5]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[6] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[6]),
        .Q(rNm2_Buffer[6]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[7] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[7]),
        .Q(rNm2_Buffer[7]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[8] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[8]),
        .Q(rNm2_Buffer[8]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm2_Buffer_reg[9] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(D[9]),
        .Q(rNm2_Buffer[9]),
        .R(rBufferReset));
  FDRE rNm2_ValidFlag_reg
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rIN_FIFO_WE_Latch),
        .Q(rNm2_ValidFlag_reg_0[2]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[0] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[0]),
        .Q(rNm3_Buffer[0]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[10] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[10]),
        .Q(rNm3_Buffer[10]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[11] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[11]),
        .Q(rNm3_Buffer[11]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[12] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[12]),
        .Q(rNm3_Buffer[12]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[13] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[13]),
        .Q(rNm3_Buffer[13]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[14] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[14]),
        .Q(rNm3_Buffer[14]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[15] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[15]),
        .Q(rNm3_Buffer[15]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[1] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[1]),
        .Q(rNm3_Buffer[1]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[2] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[2]),
        .Q(rNm3_Buffer[2]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[3] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[3]),
        .Q(rNm3_Buffer[3]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[4] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[4]),
        .Q(rNm3_Buffer[4]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[5] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[5]),
        .Q(rNm3_Buffer[5]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[6] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[6]),
        .Q(rNm3_Buffer[6]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[7] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[7]),
        .Q(rNm3_Buffer[7]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[8] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[8]),
        .Q(rNm3_Buffer[8]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm3_Buffer_reg[9] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_Buffer[9]),
        .Q(rNm3_Buffer[9]),
        .R(rBufferReset));
  FDRE rNm3_ValidFlag_reg
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_ValidFlag_reg_0[2]),
        .Q(rNm2_ValidFlag_reg_0[1]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[0] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[0]),
        .Q(rNm4_Buffer[0]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[10] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[10]),
        .Q(rNm4_Buffer[10]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[11] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[11]),
        .Q(rNm4_Buffer[11]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[12] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[12]),
        .Q(rNm4_Buffer[12]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[13] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[13]),
        .Q(rNm4_Buffer[13]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[14] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[14]),
        .Q(rNm4_Buffer[14]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[15] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[15]),
        .Q(rNm4_Buffer[15]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[1] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[1]),
        .Q(rNm4_Buffer[1]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[2] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[2]),
        .Q(rNm4_Buffer[2]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[3] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[3]),
        .Q(rNm4_Buffer[3]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[4] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[4]),
        .Q(rNm4_Buffer[4]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[5] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[5]),
        .Q(rNm4_Buffer[5]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[6] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[6]),
        .Q(rNm4_Buffer[6]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[7] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[7]),
        .Q(rNm4_Buffer[7]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[8] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[8]),
        .Q(rNm4_Buffer[8]),
        .R(rBufferReset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \rNm4_Buffer_reg[9] 
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm3_Buffer[9]),
        .Q(rNm4_Buffer[9]),
        .R(rBufferReset));
  FDRE rNm4_ValidFlag_reg
       (.C(wDelayedDQSClock),
        .CE(1'b1),
        .D(rNm2_ValidFlag_reg_0[1]),
        .Q(rNm2_ValidFlag_reg_0[0]),
        .R(rBufferReset));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst xpm_cdc_async_rst_inst
       (.dest_arst(rBufferReset),
        .dest_clk(wDelayedDQSClock),
        .src_arst(rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPhy_Toggle_Physical_Output_DDR100
   (iDQSToNAND,
    iDQSOutEnable,
    iREToNAND,
    iWEToNAND,
    iALEToNAND,
    iCLEToNAND,
    iDQToNAND,
    iDQOutEnable,
    iCEToNAND,
    iOutputStrobeClock,
    iSystemClock,
    wPO_Reset_PM_PHY,
    Inst_DQSIOBUFDS,
    iOutputDrivingClock,
    O_NAND_RE_P,
    O_NAND_WE,
    O_NAND_ALE,
    O_NAND_CLE,
    wPO_DQ_PM_PHY,
    \O_NAND_CE[0] ,
    \O_NAND_CE[1] ,
    \O_NAND_CE[2] ,
    \O_NAND_CE[3] ,
    \O_NAND_CE[4] ,
    \O_NAND_CE[5] ,
    \O_NAND_CE[6] ,
    \O_NAND_CE[7] ,
    wDQSOutEnable_PM_PHY,
    wDQOutEnable_PM_PHY);
  output iDQSToNAND;
  output iDQSOutEnable;
  output iREToNAND;
  output iWEToNAND;
  output iALEToNAND;
  output iCLEToNAND;
  output [7:0]iDQToNAND;
  output [7:0]iDQOutEnable;
  output [7:0]iCEToNAND;
  input iOutputStrobeClock;
  input iSystemClock;
  input wPO_Reset_PM_PHY;
  input [3:0]Inst_DQSIOBUFDS;
  input iOutputDrivingClock;
  input [2:0]O_NAND_RE_P;
  input [2:0]O_NAND_WE;
  input [0:0]O_NAND_ALE;
  input [0:0]O_NAND_CLE;
  input [31:0]wPO_DQ_PM_PHY;
  input [0:0]\O_NAND_CE[0] ;
  input [0:0]\O_NAND_CE[1] ;
  input [0:0]\O_NAND_CE[2] ;
  input [0:0]\O_NAND_CE[3] ;
  input [0:0]\O_NAND_CE[4] ;
  input [0:0]\O_NAND_CE[5] ;
  input [0:0]\O_NAND_CE[6] ;
  input [0:0]\O_NAND_CE[7] ;
  input wDQSOutEnable_PM_PHY;
  input wDQOutEnable_PM_PHY;

  wire [3:0]Inst_DQSIOBUFDS;
  wire [0:0]O_NAND_ALE;
  wire [0:0]\O_NAND_CE[0] ;
  wire [0:0]\O_NAND_CE[1] ;
  wire [0:0]\O_NAND_CE[2] ;
  wire [0:0]\O_NAND_CE[3] ;
  wire [0:0]\O_NAND_CE[4] ;
  wire [0:0]\O_NAND_CE[5] ;
  wire [0:0]\O_NAND_CE[6] ;
  wire [0:0]\O_NAND_CE[7] ;
  wire [0:0]O_NAND_CLE;
  wire [2:0]O_NAND_RE_P;
  wire [2:0]O_NAND_WE;
  wire iALEToNAND;
  wire [7:0]iCEToNAND;
  wire iCLEToNAND;
  wire [7:0]iDQOutEnable;
  wire iDQSOutEnable;
  wire iDQSToNAND;
  wire [7:0]iDQToNAND;
  wire iOutputDrivingClock;
  wire iOutputStrobeClock;
  wire iREToNAND;
  wire iSystemClock;
  wire iWEToNAND;
  wire rDQOutEnable_buffer_reg_inv_n_0;
  wire rDQOut_IOBUF_T;
  wire rDQSOutEnable_buffer_reg_inv_n_0;
  wire rDQSOut_IOBUF_T;
  wire wDQOutEnable_PM_PHY;
  wire wDQSOutEnable_PM_PHY;
  wire [31:0]wPO_DQ_PM_PHY;
  wire wPO_Reset_PM_PHY;
  wire \NLW_CEOSERDESBits[0].Inst_CEOSERDES_T_OUT_UNCONNECTED ;
  wire \NLW_CEOSERDESBits[1].Inst_CEOSERDES_T_OUT_UNCONNECTED ;
  wire \NLW_CEOSERDESBits[2].Inst_CEOSERDES_T_OUT_UNCONNECTED ;
  wire \NLW_CEOSERDESBits[3].Inst_CEOSERDES_T_OUT_UNCONNECTED ;
  wire \NLW_CEOSERDESBits[4].Inst_CEOSERDES_T_OUT_UNCONNECTED ;
  wire \NLW_CEOSERDESBits[5].Inst_CEOSERDES_T_OUT_UNCONNECTED ;
  wire \NLW_CEOSERDESBits[6].Inst_CEOSERDES_T_OUT_UNCONNECTED ;
  wire \NLW_CEOSERDESBits[7].Inst_CEOSERDES_T_OUT_UNCONNECTED ;
  wire NLW_Inst_ALEOSERDES_T_OUT_UNCONNECTED;
  wire NLW_Inst_CLEOSERDES_T_OUT_UNCONNECTED;
  wire NLW_Inst_REOSERDES_T_OUT_UNCONNECTED;
  wire NLW_Inst_WEOSERDES_T_OUT_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \CEOSERDESBits[0].Inst_CEOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({\O_NAND_CE[0] ,\O_NAND_CE[0] ,\O_NAND_CE[0] ,\O_NAND_CE[0] ,\O_NAND_CE[0] ,\O_NAND_CE[0] ,\O_NAND_CE[0] ,\O_NAND_CE[0] }),
        .OQ(iCEToNAND[0]),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(\NLW_CEOSERDESBits[0].Inst_CEOSERDES_T_OUT_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \CEOSERDESBits[1].Inst_CEOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({\O_NAND_CE[1] ,\O_NAND_CE[1] ,\O_NAND_CE[1] ,\O_NAND_CE[1] ,\O_NAND_CE[1] ,\O_NAND_CE[1] ,\O_NAND_CE[1] ,\O_NAND_CE[1] }),
        .OQ(iCEToNAND[1]),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(\NLW_CEOSERDESBits[1].Inst_CEOSERDES_T_OUT_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \CEOSERDESBits[2].Inst_CEOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({\O_NAND_CE[2] ,\O_NAND_CE[2] ,\O_NAND_CE[2] ,\O_NAND_CE[2] ,\O_NAND_CE[2] ,\O_NAND_CE[2] ,\O_NAND_CE[2] ,\O_NAND_CE[2] }),
        .OQ(iCEToNAND[2]),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(\NLW_CEOSERDESBits[2].Inst_CEOSERDES_T_OUT_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \CEOSERDESBits[3].Inst_CEOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({\O_NAND_CE[3] ,\O_NAND_CE[3] ,\O_NAND_CE[3] ,\O_NAND_CE[3] ,\O_NAND_CE[3] ,\O_NAND_CE[3] ,\O_NAND_CE[3] ,\O_NAND_CE[3] }),
        .OQ(iCEToNAND[3]),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(\NLW_CEOSERDESBits[3].Inst_CEOSERDES_T_OUT_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \CEOSERDESBits[4].Inst_CEOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({\O_NAND_CE[4] ,\O_NAND_CE[4] ,\O_NAND_CE[4] ,\O_NAND_CE[4] ,\O_NAND_CE[4] ,\O_NAND_CE[4] ,\O_NAND_CE[4] ,\O_NAND_CE[4] }),
        .OQ(iCEToNAND[4]),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(\NLW_CEOSERDESBits[4].Inst_CEOSERDES_T_OUT_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \CEOSERDESBits[5].Inst_CEOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({\O_NAND_CE[5] ,\O_NAND_CE[5] ,\O_NAND_CE[5] ,\O_NAND_CE[5] ,\O_NAND_CE[5] ,\O_NAND_CE[5] ,\O_NAND_CE[5] ,\O_NAND_CE[5] }),
        .OQ(iCEToNAND[5]),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(\NLW_CEOSERDESBits[5].Inst_CEOSERDES_T_OUT_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \CEOSERDESBits[6].Inst_CEOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({\O_NAND_CE[6] ,\O_NAND_CE[6] ,\O_NAND_CE[6] ,\O_NAND_CE[6] ,\O_NAND_CE[6] ,\O_NAND_CE[6] ,\O_NAND_CE[6] ,\O_NAND_CE[6] }),
        .OQ(iCEToNAND[6]),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(\NLW_CEOSERDESBits[6].Inst_CEOSERDES_T_OUT_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \CEOSERDESBits[7].Inst_CEOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({\O_NAND_CE[7] ,\O_NAND_CE[7] ,\O_NAND_CE[7] ,\O_NAND_CE[7] ,\O_NAND_CE[7] ,\O_NAND_CE[7] ,\O_NAND_CE[7] ,\O_NAND_CE[7] }),
        .OQ(iCEToNAND[7]),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(\NLW_CEOSERDESBits[7].Inst_CEOSERDES_T_OUT_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \DQOSERDESBits[0].Inst_DQOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({wPO_DQ_PM_PHY[24],wPO_DQ_PM_PHY[24],wPO_DQ_PM_PHY[16],wPO_DQ_PM_PHY[16],wPO_DQ_PM_PHY[8],wPO_DQ_PM_PHY[8],wPO_DQ_PM_PHY[0],wPO_DQ_PM_PHY[0]}),
        .OQ(iDQToNAND[0]),
        .RST(wPO_Reset_PM_PHY),
        .T(rDQOut_IOBUF_T),
        .T_OUT(iDQOutEnable[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \DQOSERDESBits[1].Inst_DQOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({wPO_DQ_PM_PHY[25],wPO_DQ_PM_PHY[25],wPO_DQ_PM_PHY[17],wPO_DQ_PM_PHY[17],wPO_DQ_PM_PHY[9],wPO_DQ_PM_PHY[9],wPO_DQ_PM_PHY[1],wPO_DQ_PM_PHY[1]}),
        .OQ(iDQToNAND[1]),
        .RST(wPO_Reset_PM_PHY),
        .T(rDQOut_IOBUF_T),
        .T_OUT(iDQOutEnable[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \DQOSERDESBits[2].Inst_DQOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({wPO_DQ_PM_PHY[26],wPO_DQ_PM_PHY[26],wPO_DQ_PM_PHY[18],wPO_DQ_PM_PHY[18],wPO_DQ_PM_PHY[10],wPO_DQ_PM_PHY[10],wPO_DQ_PM_PHY[2],wPO_DQ_PM_PHY[2]}),
        .OQ(iDQToNAND[2]),
        .RST(wPO_Reset_PM_PHY),
        .T(rDQOut_IOBUF_T),
        .T_OUT(iDQOutEnable[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \DQOSERDESBits[3].Inst_DQOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({wPO_DQ_PM_PHY[27],wPO_DQ_PM_PHY[27],wPO_DQ_PM_PHY[19],wPO_DQ_PM_PHY[19],wPO_DQ_PM_PHY[11],wPO_DQ_PM_PHY[11],wPO_DQ_PM_PHY[3],wPO_DQ_PM_PHY[3]}),
        .OQ(iDQToNAND[3]),
        .RST(wPO_Reset_PM_PHY),
        .T(rDQOut_IOBUF_T),
        .T_OUT(iDQOutEnable[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \DQOSERDESBits[4].Inst_DQOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({wPO_DQ_PM_PHY[28],wPO_DQ_PM_PHY[28],wPO_DQ_PM_PHY[20],wPO_DQ_PM_PHY[20],wPO_DQ_PM_PHY[12],wPO_DQ_PM_PHY[12],wPO_DQ_PM_PHY[4],wPO_DQ_PM_PHY[4]}),
        .OQ(iDQToNAND[4]),
        .RST(wPO_Reset_PM_PHY),
        .T(rDQOut_IOBUF_T),
        .T_OUT(iDQOutEnable[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \DQOSERDESBits[5].Inst_DQOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({wPO_DQ_PM_PHY[29],wPO_DQ_PM_PHY[29],wPO_DQ_PM_PHY[21],wPO_DQ_PM_PHY[21],wPO_DQ_PM_PHY[13],wPO_DQ_PM_PHY[13],wPO_DQ_PM_PHY[5],wPO_DQ_PM_PHY[5]}),
        .OQ(iDQToNAND[5]),
        .RST(wPO_Reset_PM_PHY),
        .T(rDQOut_IOBUF_T),
        .T_OUT(iDQOutEnable[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \DQOSERDESBits[6].Inst_DQOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({wPO_DQ_PM_PHY[30],wPO_DQ_PM_PHY[30],wPO_DQ_PM_PHY[22],wPO_DQ_PM_PHY[22],wPO_DQ_PM_PHY[14],wPO_DQ_PM_PHY[14],wPO_DQ_PM_PHY[6],wPO_DQ_PM_PHY[6]}),
        .OQ(iDQToNAND[6]),
        .RST(wPO_Reset_PM_PHY),
        .T(rDQOut_IOBUF_T),
        .T_OUT(iDQOutEnable[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \DQOSERDESBits[7].Inst_DQOSERDES 
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({wPO_DQ_PM_PHY[31],wPO_DQ_PM_PHY[31],wPO_DQ_PM_PHY[23],wPO_DQ_PM_PHY[23],wPO_DQ_PM_PHY[15],wPO_DQ_PM_PHY[15],wPO_DQ_PM_PHY[7],wPO_DQ_PM_PHY[7]}),
        .OQ(iDQToNAND[7]),
        .RST(wPO_Reset_PM_PHY),
        .T(rDQOut_IOBUF_T),
        .T_OUT(iDQOutEnable[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    Inst_ALEOSERDES
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({O_NAND_ALE,O_NAND_ALE,O_NAND_ALE,O_NAND_ALE,O_NAND_ALE,O_NAND_ALE,O_NAND_ALE,O_NAND_ALE}),
        .OQ(iALEToNAND),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(NLW_Inst_ALEOSERDES_T_OUT_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    Inst_CLEOSERDES
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({O_NAND_CLE,O_NAND_CLE,O_NAND_CLE,O_NAND_CLE,O_NAND_CLE,O_NAND_CLE,O_NAND_CLE,O_NAND_CLE}),
        .OQ(iCLEToNAND),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(NLW_Inst_CLEOSERDES_T_OUT_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    Inst_DQSOSERDES
       (.CLK(iOutputStrobeClock),
        .CLKDIV(iSystemClock),
        .D({Inst_DQSIOBUFDS,Inst_DQSIOBUFDS}),
        .OQ(iDQSToNAND),
        .RST(wPO_Reset_PM_PHY),
        .T(rDQSOut_IOBUF_T),
        .T_OUT(iDQSOutEnable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    Inst_REOSERDES
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({O_NAND_RE_P[2],O_NAND_RE_P[2:1],O_NAND_RE_P[1],O_NAND_RE_P[2],O_NAND_RE_P[2],O_NAND_RE_P[0],O_NAND_RE_P[0]}),
        .OQ(iREToNAND),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(NLW_Inst_REOSERDES_T_OUT_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(4),
    .INIT(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("FALSE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("FALSE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    Inst_WEOSERDES
       (.CLK(iOutputDrivingClock),
        .CLKDIV(iSystemClock),
        .D({O_NAND_WE[2],O_NAND_WE[2:1],O_NAND_WE[1],O_NAND_WE[1],O_NAND_WE[1:0],O_NAND_WE[0]}),
        .OQ(iWEToNAND),
        .RST(wPO_Reset_PM_PHY),
        .T(1'b0),
        .T_OUT(NLW_Inst_WEOSERDES_T_OUT_UNCONNECTED));
  FDSE rDQOutEnable_buffer_reg_inv
       (.C(iSystemClock),
        .CE(1'b1),
        .D(wDQOutEnable_PM_PHY),
        .Q(rDQOutEnable_buffer_reg_inv_n_0),
        .S(wPO_Reset_PM_PHY));
  FDSE rDQOut_IOBUF_T_reg
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rDQOutEnable_buffer_reg_inv_n_0),
        .Q(rDQOut_IOBUF_T),
        .S(wPO_Reset_PM_PHY));
  FDSE rDQSOutEnable_buffer_reg_inv
       (.C(iSystemClock),
        .CE(1'b1),
        .D(wDQSOutEnable_PM_PHY),
        .Q(rDQSOutEnable_buffer_reg_inv_n_0),
        .S(wPO_Reset_PM_PHY));
  FDSE rDQSOut_IOBUF_T_reg
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rDQSOutEnable_buffer_reg_inv_n_0),
        .Q(rDQSOut_IOBUF_T),
        .S(wPO_Reset_PM_PHY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPhy_Toggle_Pinpad
   (oDQSFromNAND,
    O_NAND_WE,
    O_NAND_RE_P,
    O_NAND_RE_N,
    O_NAND_ALE,
    O_NAND_CLE,
    O_NAND_WP,
    oDQFromNAND,
    O_NAND_CE,
    oRBFromNAND,
    IO_NAND_DQS_P,
    IO_NAND_DQS_N,
    IO_NAND_DQ,
    iDQSToNAND,
    iDQSOutEnable,
    iWEToNAND,
    iREToNAND,
    iALEToNAND,
    iCLEToNAND,
    iDQToNAND,
    iDQOutEnable,
    iCEToNAND,
    I_NAND_RB);
  output oDQSFromNAND;
  output O_NAND_WE;
  output O_NAND_RE_P;
  output O_NAND_RE_N;
  output O_NAND_ALE;
  output O_NAND_CLE;
  output O_NAND_WP;
  output [7:0]oDQFromNAND;
  output [7:0]O_NAND_CE;
  output [7:0]oRBFromNAND;
  inout IO_NAND_DQS_P;
  inout IO_NAND_DQS_N;
  inout [7:0]IO_NAND_DQ;
  input iDQSToNAND;
  input iDQSOutEnable;
  input iWEToNAND;
  input iREToNAND;
  input iALEToNAND;
  input iCLEToNAND;
  input [7:0]iDQToNAND;
  input [7:0]iDQOutEnable;
  input [7:0]iCEToNAND;
  input [7:0]I_NAND_RB;

  wire [7:0]IO_NAND_DQ;
  wire IO_NAND_DQS_N;
  wire IO_NAND_DQS_P;
  wire [7:0]I_NAND_RB;
  wire O_NAND_ALE;
  wire [7:0]O_NAND_CE;
  wire O_NAND_CLE;
  wire O_NAND_RE_N;
  wire O_NAND_RE_P;
  wire O_NAND_WE;
  wire O_NAND_WP;
  wire iALEToNAND;
  wire [7:0]iCEToNAND;
  wire iCLEToNAND;
  wire [7:0]iDQOutEnable;
  wire iDQSOutEnable;
  wire iDQSToNAND;
  wire [7:0]iDQToNAND;
  wire iREToNAND;
  wire iWEToNAND;
  wire [7:0]oDQFromNAND;
  wire oDQSFromNAND;
  wire [7:0]oRBFromNAND;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \CEs[0].Inst_CEOBUF 
       (.I(iCEToNAND[0]),
        .O(O_NAND_CE[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \CEs[1].Inst_CEOBUF 
       (.I(iCEToNAND[1]),
        .O(O_NAND_CE[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \CEs[2].Inst_CEOBUF 
       (.I(iCEToNAND[2]),
        .O(O_NAND_CE[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \CEs[3].Inst_CEOBUF 
       (.I(iCEToNAND[3]),
        .O(O_NAND_CE[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \CEs[4].Inst_CEOBUF 
       (.I(iCEToNAND[4]),
        .O(O_NAND_CE[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \CEs[5].Inst_CEOBUF 
       (.I(iCEToNAND[5]),
        .O(O_NAND_CE[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \CEs[6].Inst_CEOBUF 
       (.I(iCEToNAND[6]),
        .O(O_NAND_CE[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \CEs[7].Inst_CEOBUF 
       (.I(iCEToNAND[7]),
        .O(O_NAND_CE[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \DQBits[0].Inst_DQIOBUF 
       (.I(iDQToNAND[0]),
        .IO(IO_NAND_DQ[0]),
        .O(oDQFromNAND[0]),
        .T(iDQOutEnable[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \DQBits[1].Inst_DQIOBUF 
       (.I(iDQToNAND[1]),
        .IO(IO_NAND_DQ[1]),
        .O(oDQFromNAND[1]),
        .T(iDQOutEnable[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \DQBits[2].Inst_DQIOBUF 
       (.I(iDQToNAND[2]),
        .IO(IO_NAND_DQ[2]),
        .O(oDQFromNAND[2]),
        .T(iDQOutEnable[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \DQBits[3].Inst_DQIOBUF 
       (.I(iDQToNAND[3]),
        .IO(IO_NAND_DQ[3]),
        .O(oDQFromNAND[3]),
        .T(iDQOutEnable[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \DQBits[4].Inst_DQIOBUF 
       (.I(iDQToNAND[4]),
        .IO(IO_NAND_DQ[4]),
        .O(oDQFromNAND[4]),
        .T(iDQOutEnable[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \DQBits[5].Inst_DQIOBUF 
       (.I(iDQToNAND[5]),
        .IO(IO_NAND_DQ[5]),
        .O(oDQFromNAND[5]),
        .T(iDQOutEnable[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \DQBits[6].Inst_DQIOBUF 
       (.I(iDQToNAND[6]),
        .IO(IO_NAND_DQ[6]),
        .O(oDQFromNAND[6]),
        .T(iDQOutEnable[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    \DQBits[7].Inst_DQIOBUF 
       (.I(iDQToNAND[7]),
        .IO(IO_NAND_DQ[7]),
        .O(oDQFromNAND[7]),
        .T(iDQOutEnable[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    Inst_ALEOBUF
       (.I(iALEToNAND),
        .O(O_NAND_ALE));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    Inst_CLEOBUF
       (.I(iCLEToNAND),
        .O(O_NAND_CLE));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUFDS #(
    .DIFF_TERM("FALSE"),
    .IOSTANDARD("DEFAULT")) 
    Inst_DQSIOBUFDS
       (.I(iDQSToNAND),
        .IO(IO_NAND_DQS_P),
        .IOB(IO_NAND_DQS_N),
        .O(oDQSFromNAND),
        .T(iDQSOutEnable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    Inst_REOBUFDS
       (.I(iREToNAND),
        .O(O_NAND_RE_P),
        .OB(O_NAND_RE_N));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    Inst_WEOBUF
       (.I(iWEToNAND),
        .O(O_NAND_WE));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    Inst_WPOBUF
       (.I(1'b1),
        .O(O_NAND_WP));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \RBs[0].Inst_RBIBUF 
       (.I(I_NAND_RB[0]),
        .O(oRBFromNAND[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \RBs[1].Inst_RBIBUF 
       (.I(I_NAND_RB[1]),
        .O(oRBFromNAND[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \RBs[2].Inst_RBIBUF 
       (.I(I_NAND_RB[2]),
        .O(oRBFromNAND[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \RBs[3].Inst_RBIBUF 
       (.I(I_NAND_RB[3]),
        .O(oRBFromNAND[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \RBs[4].Inst_RBIBUF 
       (.I(I_NAND_RB[4]),
        .O(oRBFromNAND[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \RBs[5].Inst_RBIBUF 
       (.I(I_NAND_RB[5]),
        .O(oRBFromNAND[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \RBs[6].Inst_RBIBUF 
       (.I(I_NAND_RB[6]),
        .O(oRBFromNAND[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \RBs[7].Inst_RBIBUF 
       (.I(I_NAND_RB[7]),
        .O(oRBFromNAND[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPhy_Toggle_Top_DDR100
   (dout,
    empty,
    rIN_FIFO_WE_Latch_reg,
    D,
    \rNm2_Buffer_reg[15] ,
    \rNm3_Buffer_reg[15] ,
    out,
    O_NAND_WE,
    O_NAND_RE_P,
    O_NAND_RE_N,
    O_NAND_ALE,
    O_NAND_CLE,
    O_NAND_WP,
    O_NAND_CE,
    oReadyBusy,
    IO_NAND_DQS_P,
    IO_NAND_DQS_N,
    IO_NAND_DQ,
    rst,
    iSystemClock,
    rd_en,
    iDelayRefClock,
    SR,
    iDQSIDelayTapLoad,
    iDQSIDelayTap,
    iOutputStrobeClock,
    wPO_Reset_PM_PHY,
    Inst_DQSIOBUFDS,
    iOutputDrivingClock,
    O_NAND_RE_P_0,
    O_NAND_WE_0,
    O_NAND_ALE_0,
    O_NAND_CLE_0,
    wPO_DQ_PM_PHY,
    \O_NAND_CE[0] ,
    \O_NAND_CE[1] ,
    \O_NAND_CE[2] ,
    \O_NAND_CE[3] ,
    \O_NAND_CE[4] ,
    \O_NAND_CE[5] ,
    \O_NAND_CE[6] ,
    \O_NAND_CE[7] ,
    wPI_BUFF_WE_PM_PHY,
    wDQSOutEnable_PM_PHY,
    wDQOutEnable_PM_PHY,
    I_NAND_RB);
  output [15:0]dout;
  output empty;
  output [3:0]rIN_FIFO_WE_Latch_reg;
  output [15:0]D;
  output [15:0]\rNm2_Buffer_reg[15] ;
  output [15:0]\rNm3_Buffer_reg[15] ;
  output [15:0]out;
  output O_NAND_WE;
  output O_NAND_RE_P;
  output O_NAND_RE_N;
  output O_NAND_ALE;
  output O_NAND_CLE;
  output O_NAND_WP;
  output [7:0]O_NAND_CE;
  output [7:0]oReadyBusy;
  inout IO_NAND_DQS_P;
  inout IO_NAND_DQS_N;
  inout [7:0]IO_NAND_DQ;
  input rst;
  input iSystemClock;
  input rd_en;
  input iDelayRefClock;
  input [0:0]SR;
  input [1:0]iDQSIDelayTapLoad;
  input [8:0]iDQSIDelayTap;
  input iOutputStrobeClock;
  input wPO_Reset_PM_PHY;
  input [3:0]Inst_DQSIOBUFDS;
  input iOutputDrivingClock;
  input [2:0]O_NAND_RE_P_0;
  input [2:0]O_NAND_WE_0;
  input [0:0]O_NAND_ALE_0;
  input [0:0]O_NAND_CLE_0;
  input [31:0]wPO_DQ_PM_PHY;
  input [0:0]\O_NAND_CE[0] ;
  input [0:0]\O_NAND_CE[1] ;
  input [0:0]\O_NAND_CE[2] ;
  input [0:0]\O_NAND_CE[3] ;
  input [0:0]\O_NAND_CE[4] ;
  input [0:0]\O_NAND_CE[5] ;
  input [0:0]\O_NAND_CE[6] ;
  input [0:0]\O_NAND_CE[7] ;
  input wPI_BUFF_WE_PM_PHY;
  input wDQSOutEnable_PM_PHY;
  input wDQOutEnable_PM_PHY;
  input [7:0]I_NAND_RB;

  wire [15:0]D;
  wire [7:0]IO_NAND_DQ;
  wire IO_NAND_DQS_N;
  wire IO_NAND_DQS_P;
  wire [7:0]I_NAND_RB;
  wire [3:0]Inst_DQSIOBUFDS;
  wire O_NAND_ALE;
  wire [0:0]O_NAND_ALE_0;
  wire [7:0]O_NAND_CE;
  wire [0:0]\O_NAND_CE[0] ;
  wire [0:0]\O_NAND_CE[1] ;
  wire [0:0]\O_NAND_CE[2] ;
  wire [0:0]\O_NAND_CE[3] ;
  wire [0:0]\O_NAND_CE[4] ;
  wire [0:0]\O_NAND_CE[5] ;
  wire [0:0]\O_NAND_CE[6] ;
  wire [0:0]\O_NAND_CE[7] ;
  wire O_NAND_CLE;
  wire [0:0]O_NAND_CLE_0;
  wire O_NAND_RE_N;
  wire O_NAND_RE_P;
  wire [2:0]O_NAND_RE_P_0;
  wire O_NAND_WE;
  wire [2:0]O_NAND_WE_0;
  wire O_NAND_WP;
  wire [0:0]SR;
  wire [15:0]dout;
  wire empty;
  wire [8:0]iDQSIDelayTap;
  wire [1:0]iDQSIDelayTapLoad;
  wire iDelayRefClock;
  wire iOutputDrivingClock;
  wire iOutputStrobeClock;
  wire iSystemClock;
  wire [7:0]oReadyBusy;
  wire [15:0]out;
  wire [3:0]rIN_FIFO_WE_Latch_reg;
  wire [15:0]\rNm2_Buffer_reg[15] ;
  wire [15:0]\rNm3_Buffer_reg[15] ;
  wire [7:0]rReadyBusyCDCBuf1;
  wire rd_en;
  wire rst;
  wire wALEToNAND;
  wire [7:0]wCEToNAND;
  wire wCLEToNAND;
  wire [7:0]wDQFromNAND;
  wire [7:0]wDQOutEnableToPinpad;
  wire wDQOutEnable_PM_PHY;
  wire wDQSFromNAND;
  wire wDQSOutEnableToPinpad;
  wire wDQSOutEnable_PM_PHY;
  wire wDQSToNAND;
  wire [7:0]wDQToNAND;
  wire wPI_BUFF_WE_PM_PHY;
  wire [31:0]wPO_DQ_PM_PHY;
  wire wPO_Reset_PM_PHY;
  wire wREToNAND;
  wire [7:0]wReadyBusyFromNAND;
  wire wWEToNAND;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPhy_Toggle_Physical_Input_DDR100 Inst_NPhy_Toggle_Physical_Input
       (.D(D),
        .SR(SR),
        .dout(dout),
        .empty(empty),
        .iDQSIDelayTap(iDQSIDelayTap),
        .iDQSIDelayTapLoad(iDQSIDelayTapLoad),
        .iDelayRefClock(iDelayRefClock),
        .iSystemClock(iSystemClock),
        .oDQFromNAND(wDQFromNAND),
        .oDQSFromNAND(wDQSFromNAND),
        .out(rIN_FIFO_WE_Latch_reg[3]),
        .\rNm2_Buffer_reg[15]_0 (\rNm2_Buffer_reg[15] ),
        .rNm2_ValidFlag_reg_0(rIN_FIFO_WE_Latch_reg[2:0]),
        .\rNm3_Buffer_reg[15]_0 (\rNm3_Buffer_reg[15] ),
        .\rNm4_Buffer_reg[15]_0 (out),
        .rd_en(rd_en),
        .rst(rst),
        .wPI_BUFF_WE_PM_PHY(wPI_BUFF_WE_PM_PHY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPhy_Toggle_Physical_Output_DDR100 Inst_NPhy_Toggle_Physical_Output
       (.Inst_DQSIOBUFDS(Inst_DQSIOBUFDS),
        .O_NAND_ALE(O_NAND_ALE_0),
        .\O_NAND_CE[0] (\O_NAND_CE[0] ),
        .\O_NAND_CE[1] (\O_NAND_CE[1] ),
        .\O_NAND_CE[2] (\O_NAND_CE[2] ),
        .\O_NAND_CE[3] (\O_NAND_CE[3] ),
        .\O_NAND_CE[4] (\O_NAND_CE[4] ),
        .\O_NAND_CE[5] (\O_NAND_CE[5] ),
        .\O_NAND_CE[6] (\O_NAND_CE[6] ),
        .\O_NAND_CE[7] (\O_NAND_CE[7] ),
        .O_NAND_CLE(O_NAND_CLE_0),
        .O_NAND_RE_P(O_NAND_RE_P_0),
        .O_NAND_WE(O_NAND_WE_0),
        .iALEToNAND(wALEToNAND),
        .iCEToNAND(wCEToNAND),
        .iCLEToNAND(wCLEToNAND),
        .iDQOutEnable(wDQOutEnableToPinpad),
        .iDQSOutEnable(wDQSOutEnableToPinpad),
        .iDQSToNAND(wDQSToNAND),
        .iDQToNAND(wDQToNAND),
        .iOutputDrivingClock(iOutputDrivingClock),
        .iOutputStrobeClock(iOutputStrobeClock),
        .iREToNAND(wREToNAND),
        .iSystemClock(iSystemClock),
        .iWEToNAND(wWEToNAND),
        .wDQOutEnable_PM_PHY(wDQOutEnable_PM_PHY),
        .wDQSOutEnable_PM_PHY(wDQSOutEnable_PM_PHY),
        .wPO_DQ_PM_PHY(wPO_DQ_PM_PHY),
        .wPO_Reset_PM_PHY(wPO_Reset_PM_PHY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NPhy_Toggle_Pinpad Inst_NPhy_Toggle_Pinpad
       (.IO_NAND_DQ(IO_NAND_DQ),
        .IO_NAND_DQS_N(IO_NAND_DQS_N),
        .IO_NAND_DQS_P(IO_NAND_DQS_P),
        .I_NAND_RB(I_NAND_RB),
        .O_NAND_ALE(O_NAND_ALE),
        .O_NAND_CE(O_NAND_CE),
        .O_NAND_CLE(O_NAND_CLE),
        .O_NAND_RE_N(O_NAND_RE_N),
        .O_NAND_RE_P(O_NAND_RE_P),
        .O_NAND_WE(O_NAND_WE),
        .O_NAND_WP(O_NAND_WP),
        .iALEToNAND(wALEToNAND),
        .iCEToNAND(wCEToNAND),
        .iCLEToNAND(wCLEToNAND),
        .iDQOutEnable(wDQOutEnableToPinpad),
        .iDQSOutEnable(wDQSOutEnableToPinpad),
        .iDQSToNAND(wDQSToNAND),
        .iDQToNAND(wDQToNAND),
        .iREToNAND(wREToNAND),
        .iWEToNAND(wWEToNAND),
        .oDQFromNAND(wDQFromNAND),
        .oDQSFromNAND(wDQSFromNAND),
        .oRBFromNAND(wReadyBusyFromNAND));
  FDRE \rReadyBusyCDCBuf0_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rReadyBusyCDCBuf1[0]),
        .Q(oReadyBusy[0]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf0_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rReadyBusyCDCBuf1[1]),
        .Q(oReadyBusy[1]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf0_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rReadyBusyCDCBuf1[2]),
        .Q(oReadyBusy[2]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf0_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rReadyBusyCDCBuf1[3]),
        .Q(oReadyBusy[3]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf0_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rReadyBusyCDCBuf1[4]),
        .Q(oReadyBusy[4]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf0_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rReadyBusyCDCBuf1[5]),
        .Q(oReadyBusy[5]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf0_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rReadyBusyCDCBuf1[6]),
        .Q(oReadyBusy[6]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf0_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(rReadyBusyCDCBuf1[7]),
        .Q(oReadyBusy[7]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf1_reg[0] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(wReadyBusyFromNAND[0]),
        .Q(rReadyBusyCDCBuf1[0]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf1_reg[1] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(wReadyBusyFromNAND[1]),
        .Q(rReadyBusyCDCBuf1[1]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf1_reg[2] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(wReadyBusyFromNAND[2]),
        .Q(rReadyBusyCDCBuf1[2]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf1_reg[3] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(wReadyBusyFromNAND[3]),
        .Q(rReadyBusyCDCBuf1[3]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf1_reg[4] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(wReadyBusyFromNAND[4]),
        .Q(rReadyBusyCDCBuf1[4]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf1_reg[5] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(wReadyBusyFromNAND[5]),
        .Q(rReadyBusyCDCBuf1[5]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf1_reg[6] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(wReadyBusyFromNAND[6]),
        .Q(rReadyBusyCDCBuf1[6]),
        .R(SR));
  FDRE \rReadyBusyCDCBuf1_reg[7] 
       (.C(iSystemClock),
        .CE(1'b1),
        .D(wReadyBusyFromNAND[7]),
        .Q(rReadyBusyCDCBuf1[7]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "sys_top_v2nfc_0_0,NFC_Toggle_Top_DDR100,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "NFC_Toggle_Top_DDR100,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (iSystemClock,
    iDelayRefClock,
    iOutputDrivingClock,
    iOutputStrobeClock,
    iReset,
    iOpcode,
    iTargetID,
    iSourceID,
    iAddress,
    iLength,
    iCMDValid,
    oCMDReady,
    iWriteData,
    iWriteLast,
    iWriteValid,
    oWriteReady,
    oReadData,
    oReadLast,
    oReadValid,
    iReadReady,
    oReadyBusy,
    IO_NAND_DQS_P,
    IO_NAND_DQS_N,
    IO_NAND_DQ,
    O_NAND_CE,
    O_NAND_WE,
    O_NAND_RE_P,
    O_NAND_RE_N,
    O_NAND_ALE,
    O_NAND_CLE,
    I_NAND_RB,
    O_NAND_WP,
    iDQSIDelayTap,
    iDQSIDelayTapLoad,
    iDQ0IDelayTap,
    iDQ0IDelayTapLoad,
    iDQ1IDelayTap,
    iDQ1IDelayTapLoad,
    iDQ2IDelayTap,
    iDQ2IDelayTapLoad,
    iDQ3IDelayTap,
    iDQ3IDelayTapLoad,
    iDQ4IDelayTap,
    iDQ4IDelayTapLoad,
    iDQ5IDelayTap,
    iDQ5IDelayTapLoad,
    iDQ6IDelayTap,
    iDQ6IDelayTapLoad,
    iDQ7IDelayTap,
    iDQ7IDelayTapLoad);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 iSystemClock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME iSystemClock, ASSOCIATED_RESET iReset, ASSOCIATED_BUSIF v2nfc_if, FREQ_HZ 66666000, PHASE 0.0, CLK_DOMAIN /pll_bank10_clk_out1, INSERT_VIP 0" *) input iSystemClock;
  input iDelayRefClock;
  input iOutputDrivingClock;
  input iOutputStrobeClock;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 iReset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME iReset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input iReset;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if Opcode" *) input [5:0]iOpcode;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if TargetID" *) input [4:0]iTargetID;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if SourceID" *) input [4:0]iSourceID;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if Address" *) input [31:0]iAddress;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if Length" *) input [15:0]iLength;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if CMDValid" *) input iCMDValid;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if CMDReady" *) output oCMDReady;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if WriteData" *) input [31:0]iWriteData;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if WriteLast" *) input iWriteLast;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if WriteValid" *) input iWriteValid;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if WriteReady" *) output oWriteReady;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if ReadData" *) output [31:0]oReadData;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if ReadLast" *) output oReadLast;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if ReadValid" *) output oReadValid;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if ReadReady" *) input iReadReady;
  output [7:0]oReadyBusy;
  (* X_INTERFACE_INFO = "enclab:user:nand_if:1.0 nand_if NAND_DQS_P" *) inout IO_NAND_DQS_P;
  (* X_INTERFACE_INFO = "enclab:user:nand_if:1.0 nand_if NAND_DQS_N" *) inout IO_NAND_DQS_N;
  (* X_INTERFACE_INFO = "enclab:user:nand_if:1.0 nand_if NAND_DQ" *) inout [7:0]IO_NAND_DQ;
  (* X_INTERFACE_INFO = "enclab:user:nand_if:1.0 nand_if NAND_CE" *) output [7:0]O_NAND_CE;
  (* X_INTERFACE_INFO = "enclab:user:nand_if:1.0 nand_if NAND_WE" *) output O_NAND_WE;
  (* X_INTERFACE_INFO = "enclab:user:nand_if:1.0 nand_if NAND_RE_P" *) output O_NAND_RE_P;
  (* X_INTERFACE_INFO = "enclab:user:nand_if:1.0 nand_if NAND_RE_N" *) output O_NAND_RE_N;
  (* X_INTERFACE_INFO = "enclab:user:nand_if:1.0 nand_if NAND_ALE" *) output O_NAND_ALE;
  (* X_INTERFACE_INFO = "enclab:user:nand_if:1.0 nand_if NAND_CLE" *) output O_NAND_CLE;
  (* X_INTERFACE_INFO = "enclab:user:nand_if:1.0 nand_if NAND_RB" *) input [7:0]I_NAND_RB;
  (* X_INTERFACE_INFO = "enclab:user:nand_if:1.0 nand_if NAND_WP" *) output O_NAND_WP;
  input [8:0]iDQSIDelayTap;
  input [1:0]iDQSIDelayTapLoad;
  input [8:0]iDQ0IDelayTap;
  input [1:0]iDQ0IDelayTapLoad;
  input [8:0]iDQ1IDelayTap;
  input [1:0]iDQ1IDelayTapLoad;
  input [8:0]iDQ2IDelayTap;
  input [1:0]iDQ2IDelayTapLoad;
  input [8:0]iDQ3IDelayTap;
  input [1:0]iDQ3IDelayTapLoad;
  input [8:0]iDQ4IDelayTap;
  input [1:0]iDQ4IDelayTapLoad;
  input [8:0]iDQ5IDelayTap;
  input [1:0]iDQ5IDelayTapLoad;
  input [8:0]iDQ6IDelayTap;
  input [1:0]iDQ6IDelayTapLoad;
  input [8:0]iDQ7IDelayTap;
  input [1:0]iDQ7IDelayTapLoad;

  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire [7:0]IO_NAND_DQ;
  (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire IO_NAND_DQS_N;
  (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire IO_NAND_DQS_P;
  (* IBUF_LOW_PWR *) wire [7:0]I_NAND_RB;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire O_NAND_ALE;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [7:0]O_NAND_CE;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire O_NAND_CLE;
  (* SLEW = "SLOW" *) wire O_NAND_RE_N;
  (* SLEW = "SLOW" *) wire O_NAND_RE_P;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire O_NAND_WE;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire O_NAND_WP;
  wire [31:0]iAddress;
  wire iCMDValid;
  wire [8:0]iDQSIDelayTap;
  wire [1:0]iDQSIDelayTapLoad;
  wire iDelayRefClock;
  wire [15:0]iLength;
  wire [5:0]iOpcode;
  wire iOutputDrivingClock;
  wire iOutputStrobeClock;
  wire iReadReady;
  wire iReset;
  wire [4:0]iSourceID;
  wire iSystemClock;
  wire [4:0]iTargetID;
  wire [31:0]iWriteData;
  wire iWriteLast;
  wire iWriteValid;
  wire oCMDReady;
  wire [31:0]oReadData;
  wire oReadLast;
  wire oReadValid;
  wire [7:0]oReadyBusy;
  wire oWriteReady;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NFC_Toggle_Top_DDR100 inst
       (.IO_NAND_DQ(IO_NAND_DQ),
        .IO_NAND_DQS_N(IO_NAND_DQS_N),
        .IO_NAND_DQS_P(IO_NAND_DQS_P),
        .I_NAND_RB(I_NAND_RB),
        .O_NAND_ALE(O_NAND_ALE),
        .O_NAND_CE(O_NAND_CE),
        .O_NAND_CLE(O_NAND_CLE),
        .O_NAND_RE_N(O_NAND_RE_N),
        .O_NAND_RE_P(O_NAND_RE_P),
        .O_NAND_WE(O_NAND_WE),
        .O_NAND_WP(O_NAND_WP),
        .iAddress(iAddress[23:0]),
        .iCMDValid(iCMDValid),
        .iDQSIDelayTap(iDQSIDelayTap),
        .iDQSIDelayTapLoad(iDQSIDelayTapLoad),
        .iDelayRefClock(iDelayRefClock),
        .iLength(iLength),
        .iOpcode(iOpcode),
        .iOutputDrivingClock(iOutputDrivingClock),
        .iOutputStrobeClock(iOutputStrobeClock),
        .iReadReady(iReadReady),
        .iReset(iReset),
        .iSourceID(iSourceID),
        .iSystemClock(iSystemClock),
        .iTargetID(iTargetID),
        .iWriteData(iWriteData),
        .iWriteLast(iWriteLast),
        .iWriteValid(iWriteValid),
        .oCMDReady(oCMDReady),
        .oReadData(oReadData),
        .oReadLast(oReadLast),
        .oReadValid(oReadValid),
        .oReadyBusy(oReadyBusy),
        .oWriteReady(oWriteReady));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[4] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[4] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [3]),
        .I4(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\dest_graysync_ff[4] [3]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\dest_graysync_ff[4] [4]),
        .I2(\dest_graysync_ff[4] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\dest_graysync_ff[4] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[2] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [3]),
        .I4(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    SR,
    rd_clk);
  output [1:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]SR;
  input rd_clk;

  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \gen_fwft.count_en ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hAAAAA6555AAAAAAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0
   (src_in_bin,
    Q,
    E,
    \src_gray_ff_reg[4] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    SR,
    rd_clk);
  output [4:0]src_in_bin;
  output [3:0]Q;
  output [0:0]E;
  input [1:0]\src_gray_ff_reg[4] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\src_gray_ff_reg[4] ;
  wire [4:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hEEE71118)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[4]));
  LUT6 #(
    .INIT(64'hF8FEFAFF07010500)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(\src_gray_ff_reg[4] [0]),
        .I5(Q[3]),
        .O(src_in_bin[3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h8ECF7130)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(Q[2]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(Q[1]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hEEE6E2E0)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(\src_gray_ff_reg[4] [0]),
        .I1(\src_gray_ff_reg[4] [1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_1
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [4:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    SR,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]SR;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_2
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* CDC_SYNC_STAGES = "3" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_ASYNC = "16'b0000000000000000" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "0" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "1" *) (* READ_DATA_WIDTH = "16" *) (* READ_MODE = "fwft" *) 
(* RELATED_CLOCKS = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0000" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "16" *) (* WR_DATA_COUNT_WIDTH = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [15:0]din;
  output full;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [15:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [15:0]din;
  wire [15:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_overflow_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_empty_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_full_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_underflow_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ;
  wire [0:0]\NLW_gnuram_async_fifo.xpm_fifo_base_inst_rd_data_count_UNCONNECTED ;
  wire [0:0]\NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_data_count_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000000000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "256" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "16" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0000" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "16" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_full_UNCONNECTED ),
        .rd_clk(rd_clk),
        .rd_data_count(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_rd_data_count_UNCONNECTED [0]),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .sbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ),
        .sleep(sleep),
        .underflow(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ),
        .wr_clk(wr_clk),
        .wr_data_count(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_data_count_UNCONNECTED [0]),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000000000000000" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) (* EN_PF = "1'b0" *) 
(* EN_RDC = "1'b0" *) (* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "256" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) 
(* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) 
(* PF_THRESH_MIN = "8" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) 
(* RD_DATA_COUNT_WIDTH = "1" *) (* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) 
(* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "16" *) 
(* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0000" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "16" *) 
(* WR_DATA_COUNT_WIDTH = "1" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) 
(* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "4" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [15:0]din;
  output full;
  output full_n;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [15:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire [15:0]din;
  wire [15:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire \gen_fwft.ram_regout_en ;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_wr_en_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_2;
  wire rdp_inst_n_3;
  wire rdp_inst_n_4;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [15:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_0,rdp_inst_n_1,rdp_inst_n_2,rdp_inst_n_3,rdp_inst_n_4}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(ram_wr_en_i),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .ram_full_i0(ram_full_i0),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .E(rdp_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .SR(rd_rst_busy),
        .\gen_pf_ic_rc.ram_empty_i_reg (rd_pntr_ext),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "16" *) 
  (* BYTE_WRITE_WIDTH_B = "16" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "256" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "16" *) 
  (* P_MIN_WIDTH_DATA_A = "16" *) 
  (* P_MIN_WIDTH_DATA_B = "16" *) 
  (* P_MIN_WIDTH_DATA_ECC = "16" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "16" *) 
  (* P_WIDTH_COL_WRITE_B = "16" *) 
  (* READ_DATA_WIDTH_A = "16" *) 
  (* READ_DATA_WIDTH_B = "16" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "16" *) 
  (* WRITE_DATA_WIDTH_B = "16" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "16" *) 
  (* rstb_loop_iter = "16" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [15:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_9),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_i),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0 rdp_inst
       (.E(rdp_inst_n_9),
        .Q(rd_pntr_ext),
        .SR(rd_rst_busy),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\src_gray_ff_reg[4] (count_value_i),
        .src_in_bin({rdp_inst_n_0,rdp_inst_n_1,rdp_inst_n_2,rdp_inst_n_3,rdp_inst_n_4}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 rdpp1_inst
       (.E(rdp_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .SR(rd_rst_busy),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_1 wrp_inst
       (.E(ram_wr_en_i),
        .Q(wr_pntr_ext),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_2 wrpp1_inst
       (.E(ram_wr_en_i),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 wrpp2_inst
       (.E(ram_wr_en_i),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_i),
        .Q(curr_fwft_state),
        .SR(rd_rst_busy),
        .full(full),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (\gen_fwft.count_rst ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    wrst_busy,
    wr_clk);
  output rst_d1;
  input wrst_busy;
  input wr_clk;

  wire rst_d1;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
   (ram_full_i0,
    E,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    D,
    wr_clk);
  output ram_full_i0;
  input [0:0]E;
  input [3:0]Q;
  input [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire ram_full_i0;
  wire \reg_out_i_reg_n_0_[0] ;
  wire \reg_out_i_reg_n_0_[1] ;
  wire \reg_out_i_reg_n_0_[2] ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire wr_clk;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(Q[3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [3]),
        .I5(\reg_out_i_reg_n_0_[3] ),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\reg_out_i_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(\reg_out_i_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [2]),
        .I3(\reg_out_i_reg_n_0_[2] ),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [1]),
        .I5(\reg_out_i_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\reg_out_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\reg_out_i_reg_n_0_[1] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\reg_out_i_reg_n_0_[2] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0
   (ram_empty_i0,
    E,
    Q,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    SR,
    D,
    rd_clk);
  output ram_empty_i0;
  input [0:0]E;
  input [3:0]Q;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input [0:0]SR;
  input [3:0]D;
  input rd_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire ram_empty_i0;
  wire rd_clk;
  wire [3:0]reg_out_i;

  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(E),
        .I1(Q[3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [3]),
        .I5(reg_out_i[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(reg_out_i[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(reg_out_i[2]),
        .I4(Q[1]),
        .I5(reg_out_i[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(reg_out_i[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [2]),
        .I3(reg_out_i[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .I5(reg_out_i[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(reg_out_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(reg_out_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(reg_out_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(reg_out_i[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (SR,
    wrst_busy,
    E,
    wr_rst_busy,
    \gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    rd_clk,
    wr_clk,
    wr_en,
    full,
    rst_d1,
    ram_empty_i,
    Q,
    rst);
  output [0:0]SR;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  input rd_clk;
  input wr_clk;
  input wr_en;
  input full;
  input rst_d1;
  input ram_empty_i;
  input [1:0]Q;
  input rst;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire full;
  wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rst;
  wire rst_d1;
  wire rst_i__0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h03030200FFFFFFFF)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFFFEEE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h03000200)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(rst),
        .I2(p_0_in),
        .I3(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(SR),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(SR),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i__0),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i__0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(SR));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I1(rst),
        .I2(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I5(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(full),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "9" *) (* BYTE_WRITE_WIDTH_B = "9" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "144" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "9" *) 
(* P_MIN_WIDTH_DATA_A = "9" *) (* P_MIN_WIDTH_DATA_B = "9" *) (* P_MIN_WIDTH_DATA_ECC = "9" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "9" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "9" *) 
(* P_WIDTH_COL_WRITE_B = "9" *) (* READ_DATA_WIDTH_A = "9" *) (* READ_DATA_WIDTH_B = "9" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "9" *) 
(* WRITE_DATA_WIDTH_B = "9" *) (* WRITE_MODE_A = "0" *) (* WRITE_MODE_B = "0" *) 
(* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "12" *) (* rstb_loop_iter = "12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [8:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [8:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [8:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [8:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]doutb;
  wire enb;
  wire [8:0]\gen_rd_b.doutb_reg0 ;
  wire sleep;
  wire [0:0]wea;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(doutb[0]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(doutb[1]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(doutb[2]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(doutb[3]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(doutb[4]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(doutb[5]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(doutb[6]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(doutb[7]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(doutb[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE({1'b0,dina[8]}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [8]}),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "14" *) (* ADDR_WIDTH_B = "13" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "16" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "262144" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16384" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "16" *) (* P_MIN_WIDTH_DATA_A = "16" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "16" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "2" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "2" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "1" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "1" *) (* P_WIDTH_ADDR_READ_A = "14" *) 
(* P_WIDTH_ADDR_READ_B = "13" *) (* P_WIDTH_ADDR_WRITE_A = "14" *) (* P_WIDTH_ADDR_WRITE_B = "13" *) 
(* P_WIDTH_COL_WRITE_A = "16" *) (* P_WIDTH_COL_WRITE_B = "16" *) (* READ_DATA_WIDTH_A = "16" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "16" *) (* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "1" *) 
(* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "16" *) 
(* rstb_loop_iter = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [13:0]addra;
  input [15:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [15:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [12:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [13:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 ;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_aspect_ratio = "2" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1 
       (.I0(ena),
        .I1(addra[11]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[11]),
        .I3(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3 
       (.I0(wea),
        .I1(addra[11]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "2048" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_aspect_ratio = "2" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1 
       (.I0(addrb[11]),
        .I1(addrb[12]),
        .I2(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2 
       (.I0(ena),
        .I1(addra[12]),
        .I2(addra[13]),
        .I3(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3 
       (.I0(enb),
        .I1(addrb[11]),
        .I2(addrb[12]),
        .I3(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4 
       (.I0(wea),
        .I1(addra[12]),
        .I2(addra[13]),
        .I3(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "6143" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "2048" *) 
  (* \MEM.PORTB.ADDRESS_END  = "3071" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_aspect_ratio = "2" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1 
       (.I0(addrb[10]),
        .I1(addrb[12]),
        .I2(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2 
       (.I0(ena),
        .I1(addra[11]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[12]),
        .I3(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4 
       (.I0(wea),
        .I1(addra[11]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "6144" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "3072" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_aspect_ratio = "2" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1 
       (.I0(addrb[10]),
        .I1(addrb[11]),
        .I2(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2 
       (.I0(ena),
        .I1(addra[11]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[11]),
        .I3(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4 
       (.I0(wea),
        .I1(addra[11]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "8192" *) 
  (* \MEM.PORTA.ADDRESS_END  = "10239" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "5119" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_aspect_ratio = "2" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1 
       (.I0(addrb[10]),
        .I1(addrb[11]),
        .I2(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2 
       (.I0(ena),
        .I1(addra[11]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[11]),
        .I3(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4 
       (.I0(wea),
        .I1(addra[11]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "10240" *) 
  (* \MEM.PORTA.ADDRESS_END  = "12287" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "5120" *) 
  (* \MEM.PORTB.ADDRESS_END  = "6143" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_aspect_ratio = "2" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1 
       (.I0(addrb[10]),
        .I1(addrb[12]),
        .I2(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2 
       (.I0(ena),
        .I1(addra[11]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[12]),
        .I3(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4 
       (.I0(wea),
        .I1(addra[11]),
        .I2(addra[13]),
        .I3(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "12288" *) 
  (* \MEM.PORTA.ADDRESS_END  = "14335" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "6144" *) 
  (* \MEM.PORTB.ADDRESS_END  = "7167" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_aspect_ratio = "2" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1 
       (.I0(addrb[10]),
        .I1(addrb[11]),
        .I2(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2 
       (.I0(ena),
        .I1(addra[11]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[11]),
        .I3(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4 
       (.I0(wea),
        .I1(addra[11]),
        .I2(addra[12]),
        .I3(addra[13]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "14336" *) 
  (* \MEM.PORTA.ADDRESS_END  = "16383" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "15" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "7168" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_aspect_ratio = "2" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1 
       (.I0(addrb[11]),
        .I1(addrb[12]),
        .I2(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2 
       (.I0(ena),
        .I1(addra[12]),
        .I2(addra[13]),
        .I3(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3 
       (.I0(enb),
        .I1(addrb[11]),
        .I2(addrb[12]),
        .I3(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4 
       (.I0(wea),
        .I1(addra[12]),
        .I2(addra[13]),
        .I3(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "16" *) (* BYTE_WRITE_WIDTH_B = "16" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "256" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "16" *) (* P_MIN_WIDTH_DATA_A = "16" *) (* P_MIN_WIDTH_DATA_B = "16" *) 
(* P_MIN_WIDTH_DATA_ECC = "16" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "16" *) (* P_WIDTH_COL_WRITE_B = "16" *) (* READ_DATA_WIDTH_A = "16" *) 
(* READ_DATA_WIDTH_B = "16" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "16" *) (* WRITE_DATA_WIDTH_B = "16" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "16" *) 
(* rstb_loop_iter = "16" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [15:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [15:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [15:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [15:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]doutb;
  wire enb;
  wire [15:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[12] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[13] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[14] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[15] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "9" *) (* CASCADE_HEIGHT = "0" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "0" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "144" *) 
(* MESSAGE_CONTROL = "0" *) (* P_CLOCKING_MODE = "0" *) (* P_ECC_MODE = "0" *) 
(* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) (* P_WAKEUP_TIME = "0" *) 
(* P_WRITE_MODE_B = "0" *) (* READ_DATA_WIDTH_B = "9" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "9" *) (* WRITE_MODE_B = "write_first" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [3:0]addra;
  input [8:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [3:0]addrb;
  output [8:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]doutb;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [8:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;

  assign dbiterrb = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "9" *) 
  (* BYTE_WRITE_WIDTH_B = "9" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "144" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "9" *) 
  (* P_MIN_WIDTH_DATA_A = "9" *) 
  (* P_MIN_WIDTH_DATA_B = "9" *) 
  (* P_MIN_WIDTH_DATA_ECC = "9" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "9" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "9" *) 
  (* P_WIDTH_COL_WRITE_B = "9" *) 
  (* READ_DATA_WIDTH_A = "9" *) 
  (* READ_DATA_WIDTH_B = "9" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "9" *) 
  (* WRITE_DATA_WIDTH_B = "9" *) 
  (* WRITE_MODE_A = "0" *) 
  (* WRITE_MODE_B = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "12" *) 
  (* rstb_loop_iter = "12" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[8:0]),
        .doutb(doutb),
        .ena(1'b0),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(1'b0));
endmodule

(* ADDR_WIDTH_A = "14" *) (* ADDR_WIDTH_B = "13" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "16" *) (* CASCADE_HEIGHT = "0" *) (* CLOCKING_MODE = "common_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "0" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) (* MEMORY_SIZE = "262144" *) 
(* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_sdpram" *) (* P_CLOCKING_MODE = "0" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "0" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_B = "1" *) (* READ_DATA_WIDTH_B = "32" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "16" *) 
(* WRITE_MODE_B = "read_first" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [13:0]addra;
  input [15:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [12:0]addrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [13:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [15:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;

  assign dbiterrb = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "14" *) 
  (* ADDR_WIDTH_B = "13" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "16" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "15" *) 
  (* \MEM.ADDRESS_SPACE_END  = "16383" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "16" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "262144" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16384" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "16" *) 
  (* P_MIN_WIDTH_DATA_A = "16" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "16" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "16" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "2" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "2" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "1" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "1" *) 
  (* P_WIDTH_ADDR_READ_A = "14" *) 
  (* P_WIDTH_ADDR_READ_B = "13" *) 
  (* P_WIDTH_ADDR_WRITE_A = "14" *) 
  (* P_WIDTH_ADDR_WRITE_B = "13" *) 
  (* P_WIDTH_COL_WRITE_A = "16" *) 
  (* P_WIDTH_COL_WRITE_B = "16" *) 
  (* READ_DATA_WIDTH_A = "16" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "16" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "16" *) 
  (* rstb_loop_iter = "32" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[15:0]),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
