-- THE A3 ARCHITECTURE REFERNECE MANUAL --

** ABOUT **

The A3 architecture is a 64-bit System-on-Chip (SoC) architecture aimed to be
compact and introspectable.

** REGISTERS **

SP       : Stack pointer
FP       : Frame pointer
G0 - G15 : General purpose
TTBR:    : Translation Table Base Register

** Machine power-up state **

Upon power up, the bootstrap A3 core shall be the only processor that is up and
running with its registers initialized to zero. Its instruction pointer shall be
also initialized to 0x000000 which is mapped to SPI-flash containing the platform
firmware. This region spans up to 0x800000 giving a maximum of 8 MiB for firmware.

** Instruction encoding **

(A TYPE ENCODING)

+---------------------------+
| OPCODE   RD0   RS1    RS2 |
| 7:0    13:8   20:9  26:10 |
+---------------------------+

 (B TYPE ENCODING)

+---------------------+
| OPCODE   RD0   IMM  |
| 7:0    13:8   31:9  |
+---------------------+

 (C TYPE ENCODING)

+--------+
| OPCODE |
| 7:0    |
+--------+

** OPCODES **

--------------------------------
0x00  : NO-OPERATION  [C-TYPE]
0x01  : SUB IMM       [B-TYPE]
0x02  : SUB REG       [A-TYPE]
0x03  : ADD IMM       [B-TYPE]
0x04  : ADD REG       [A-TYPE]
0x05  : ADD IMM       [B-TYPE]
0x06  : HLT           [C-TYPE]
--------------------------------
