<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.0.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.4/css/all.min.css" integrity="sha256-mUZM63G8m73Mcidfrv5E+Y61y7a12O5mW4ezU3bxqW4=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/animate.css@3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"example.com","root":"/","images":"/images","scheme":"Gemini","darkmode":false,"version":"8.9.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":false,"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"}}</script><script src="/js/config.js"></script>
<meta name="description" content="本文整理自小熊猫学堂教学文档  简介 本文档实现采用在线调试FPGA的IP核ILA，在FPGA运行的时候抓取逻辑信号波形做分析。本例程可同时学习FIFO的IP核使用，FIFO在读写操作的时序和逻辑，以及在线调试ILA模块IP的使用方法 ， VIVADO的在线调试FPGA开发流程。工程新建方法请参考文档（2、VIVADO简介及软件下建立 ZYNQ工程模板教程.pdf）。">
<meta property="og:type" content="article">
<meta property="og:title" content="【ZYNQ7010】-00-使用FIFO读写ILA进行在线调试">
<meta property="og:url" content="http://example.com/2022/04/14/%E3%80%90ZYNQ7010%E3%80%91-00-%E4%BD%BF%E7%94%A8FIFO%E8%AF%BB%E5%86%99ILA%E8%BF%9B%E8%A1%8C%E5%9C%A8%E7%BA%BF%E8%B0%83%E8%AF%95/index.html">
<meta property="og:site_name" content="PengXuanyao">
<meta property="og:description" content="本文整理自小熊猫学堂教学文档  简介 本文档实现采用在线调试FPGA的IP核ILA，在FPGA运行的时候抓取逻辑信号波形做分析。本例程可同时学习FIFO的IP核使用，FIFO在读写操作的时序和逻辑，以及在线调试ILA模块IP的使用方法 ， VIVADO的在线调试FPGA开发流程。工程新建方法请参考文档（2、VIVADO简介及软件下建立 ZYNQ工程模板教程.pdf）。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://s2.loli.net/2022/04/18/6ApUl7McY5qLDEs.png">
<meta property="og:image" content="https://s2.loli.net/2022/04/18/hIC6vMJ9mUnrbZe.png">
<meta property="og:image" content="https://s2.loli.net/2022/04/18/WuMFhoqVJprvOLf.png">
<meta property="article:published_time" content="2022-04-14T12:01:00.000Z">
<meta property="article:modified_time" content="2022-04-18T08:46:26.196Z">
<meta property="article:author" content="PengXuanyao">
<meta property="article:tag" content="ZYNQ7010">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://s2.loli.net/2022/04/18/6ApUl7McY5qLDEs.png">


<link rel="canonical" href="http://example.com/2022/04/14/%E3%80%90ZYNQ7010%E3%80%91-00-%E4%BD%BF%E7%94%A8FIFO%E8%AF%BB%E5%86%99ILA%E8%BF%9B%E8%A1%8C%E5%9C%A8%E7%BA%BF%E8%B0%83%E8%AF%95/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"http://example.com/2022/04/14/%E3%80%90ZYNQ7010%E3%80%91-00-%E4%BD%BF%E7%94%A8FIFO%E8%AF%BB%E5%86%99ILA%E8%BF%9B%E8%A1%8C%E5%9C%A8%E7%BA%BF%E8%B0%83%E8%AF%95/","path":"2022/04/14/【ZYNQ7010】-00-使用FIFO读写ILA进行在线调试/","title":"【ZYNQ7010】-00-使用FIFO读写ILA进行在线调试"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>【ZYNQ7010】-00-使用FIFO读写ILA进行在线调试 | PengXuanyao</title>
  




  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">PengXuanyao</p>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">天地交，万物通</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu">
        <li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li>
        <li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a></li>
        <li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a></li>
        <li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a></li>
  </ul>
</nav>




</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%AE%80%E4%BB%8B"><span class="nav-number">1.</span> <span class="nav-text">简介</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4"><span class="nav-number">2.</span> <span class="nav-text">实验步骤</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%97%AE%E9%A2%98%E8%AE%B0%E5%BD%95"><span class="nav-number">3.</span> <span class="nav-text">问题记录</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%99%84%E5%BD%95"><span class="nav-number">4.</span> <span class="nav-text">附录</span></a></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="PengXuanyao"
      src="/images/avatar.png">
  <p class="site-author-name" itemprop="name">PengXuanyao</p>
  <div class="site-description" itemprop="description">This is my personal blog</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">53</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
          <a href="/categories/">
        <span class="site-state-item-count">10</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">28</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="返回顶部">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2022/04/14/%E3%80%90ZYNQ7010%E3%80%91-00-%E4%BD%BF%E7%94%A8FIFO%E8%AF%BB%E5%86%99ILA%E8%BF%9B%E8%A1%8C%E5%9C%A8%E7%BA%BF%E8%B0%83%E8%AF%95/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.png">
      <meta itemprop="name" content="PengXuanyao">
      <meta itemprop="description" content="This is my personal blog">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="PengXuanyao">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          【ZYNQ7010】-00-使用FIFO读写ILA进行在线调试
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-04-14 20:01:00" itemprop="dateCreated datePublished" datetime="2022-04-14T20:01:00+08:00">2022-04-14</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">更新于</span>
      <time title="修改时间：2022-04-18 16:46:26" itemprop="dateModified" datetime="2022-04-18T16:46:26+08:00">2022-04-18</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/%E5%AD%A6%E4%B9%A0/" itemprop="url" rel="index"><span itemprop="name">学习</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <blockquote>
<p>本文整理自小熊猫学堂教学文档</p>
</blockquote>
<h2 id="简介">简介</h2>
<p>本文档实现采用在线调试FPGA的IP核ILA，在FPGA运行的时候抓取逻辑信号波形做分析。本例程可同时学习FIFO的IP核使用，FIFO在读写操作的时序和逻辑，以及在线调试ILA模块IP的使用方法 ， VIVADO的在线调试FPGA开发流程。工程新建方法请参考文档（2、VIVADO简介及软件下建立 ZYNQ工程模板教程.pdf）。</p>
<span id="more"></span>
<h2 id="实验步骤">实验步骤</h2>
<p>参见原文档这个内容有亿点点多。</p>
<h2 id="问题记录">问题记录</h2>
<ol type="1">
<li><p>输出的信号的名称是ila的序号而不是对应的信号名称</p>
<p>问题暂未解决，应该是代码部分有问题，暂时在文末附上正确的和我写的代码，日后做分析比较。</p>
<p>将原有代码复制粘贴过来，问题仍然没有解决。应该是工程设置的问题，日后分析吧。</p>
<figure>
<img src="https://s2.loli.net/2022/04/18/6ApUl7McY5qLDEs.png" alt="我的IP设置_1" /><figcaption>我的IP设置_1</figcaption>
</figure>
<figure>
<img src="https://s2.loli.net/2022/04/18/hIC6vMJ9mUnrbZe.png" alt="我的IP设置_2" /><figcaption>我的IP设置_2</figcaption>
</figure>
<figure>
<img src="https://s2.loli.net/2022/04/18/WuMFhoqVJprvOLf.png" alt="我的IP设置" /><figcaption>我的IP设置</figcaption>
</figure></li>
</ol>
<h2 id="附录">附录</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br><span class="line">311</span><br><span class="line">312</span><br><span class="line">313</span><br><span class="line">314</span><br><span class="line">315</span><br><span class="line">316</span><br><span class="line">317</span><br><span class="line">318</span><br><span class="line">319</span><br><span class="line">320</span><br><span class="line">321</span><br><span class="line">322</span><br><span class="line">323</span><br><span class="line">324</span><br><span class="line">325</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 问题记录1的正确代码</span></span><br><span class="line"><span class="keyword">module</span> fifo_ila_debug(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rstn</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">parameter</span> STATE_IDLE=<span class="number">&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_WRITE=<span class="number">&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">parameter</span> STATE_READ=<span class="number">&#x27;d2</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">parameter</span> CLK_FREQ=<span class="number">50000000</span>;<span class="comment">//input clk 50m</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]counter_reg;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]system_state_reg;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>]state_timeout_reg;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]write_data_reg;</span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>] read_data;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]write_data;</span><br><span class="line">    <span class="keyword">reg</span> read_en_reg;</span><br><span class="line">    <span class="keyword">reg</span> write_en_reg;</span><br><span class="line">    <span class="keyword">wire</span> is_write_read_flag;</span><br><span class="line">    <span class="keyword">wire</span> fifo_full;</span><br><span class="line">    <span class="keyword">wire</span> fifo_empty;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">24</span>:<span class="number">0</span>]ila_probe0;</span><br><span class="line">    <span class="keyword">wire</span> read_en;</span><br><span class="line">    <span class="keyword">wire</span> write_en;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]system_state;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> read_en=read_en_reg;</span><br><span class="line">    <span class="keyword">assign</span> write_en=write_en_reg;</span><br><span class="line">    <span class="keyword">assign</span> system_state=system_state_reg;</span><br><span class="line">    <span class="keyword">assign</span> write_data[<span class="number">7</span>:<span class="number">0</span>]=write_data_reg[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> is_write_read_flag=(system_state[<span class="number">3</span>:<span class="number">0</span>]==STATE_IDLE)?<span class="number">&#x27;b0</span>:<span class="number">&#x27;b1</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span>  ila_probe0[<span class="number">0</span>]=is_write_read_flag;</span><br><span class="line">    <span class="keyword">assign</span>  ila_probe0[<span class="number">1</span>]=write_en;</span><br><span class="line">    <span class="keyword">assign</span>  ila_probe0[<span class="number">2</span>]=read_en;</span><br><span class="line">    <span class="keyword">assign</span>  ila_probe0[<span class="number">3</span>]=fifo_full;</span><br><span class="line">    <span class="keyword">assign</span>  ila_probe0[<span class="number">4</span>]=fifo_empty;   </span><br><span class="line">    <span class="keyword">assign</span>  ila_probe0[<span class="number">12</span>:<span class="number">5</span>]=write_data[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span>  ila_probe0[<span class="number">20</span>:<span class="number">13</span>]=read_data[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span>  ila_probe0[<span class="number">24</span>:<span class="number">21</span>]=system_state[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="comment">//always block ,1s triger onece to read write</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rstn==<span class="number">&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">            counter_reg&lt;=<span class="number">&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(counter_reg&lt;(CLK_FREQ-<span class="number">&#x27;b1</span>))counter_reg&lt;=counter_reg+<span class="number">&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">else</span> counter_reg&lt;=<span class="number">&#x27;b0</span>; </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">   <span class="comment">//state machine</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rstn==<span class="number">&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">            system_state_reg&lt;=<span class="number">&#x27;b0</span>;</span><br><span class="line">            state_timeout_reg&lt;=<span class="number">&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">           <span class="keyword">if</span>(counter_reg==(CLK_FREQ-<span class="number">&#x27;b1</span>))<span class="keyword">begin</span></span><br><span class="line">                system_state_reg&lt;=STATE_WRITE;</span><br><span class="line">                state_timeout_reg&lt;=<span class="number">&#x27;b0</span>;</span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">           <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(system_state_reg==STATE_WRITE)<span class="keyword">begin</span><span class="comment">//write fifo state</span></span><br><span class="line">                    <span class="keyword">if</span>(state_timeout_reg&lt;<span class="number">&#x27;d256</span>)state_timeout_reg&lt;=state_timeout_reg+<span class="number">&#x27;b1</span>;</span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                         state_timeout_reg&lt;=<span class="number">&#x27;b0</span>;</span><br><span class="line">                         system_state_reg&lt;=STATE_READ;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span>  <span class="keyword">if</span>(system_state_reg==STATE_READ)<span class="keyword">begin</span><span class="comment">//read fifo state</span></span><br><span class="line">                    <span class="keyword">if</span>(state_timeout_reg&lt;<span class="number">&#x27;d256</span>)state_timeout_reg&lt;=state_timeout_reg+<span class="number">&#x27;b1</span>;</span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                         state_timeout_reg&lt;=<span class="number">&#x27;b0</span>;</span><br><span class="line">                         system_state_reg&lt;=STATE_IDLE;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span>   </span><br><span class="line">   <span class="comment">//write read logic generate</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rstn==<span class="number">&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">            write_data_reg&lt;=<span class="number">&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(system_state_reg==STATE_WRITE)<span class="keyword">begin</span></span><br><span class="line">                write_data_reg&lt;=write_data_reg+<span class="number">&#x27;b1</span>;</span><br><span class="line">                read_en_reg=<span class="number">&#x27;b0</span>;</span><br><span class="line">                write_en_reg&lt;=<span class="number">&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span>  <span class="keyword">if</span>(system_state_reg==STATE_READ)<span class="keyword">begin</span></span><br><span class="line">                write_data_reg&lt;=<span class="number">&#x27;b0</span>;</span><br><span class="line">                read_en_reg=<span class="number">&#x27;b1</span>;</span><br><span class="line">                write_en_reg=<span class="number">&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(system_state_reg==STATE_IDLE)<span class="keyword">begin</span></span><br><span class="line">                write_data_reg&lt;=<span class="number">&#x27;b0</span>;</span><br><span class="line">                read_en_reg=<span class="number">&#x27;b0</span>;</span><br><span class="line">                write_en_reg=<span class="number">&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    fifo_generator_0 fifo_generator_0_inst</span><br><span class="line">    (</span><br><span class="line">    <span class="variable">.clk</span>(clk),</span><br><span class="line">    <span class="variable">.srst</span>(~rstn),</span><br><span class="line">    <span class="variable">.din</span>(write_data),</span><br><span class="line">    <span class="variable">.wr_en</span>(write_en),</span><br><span class="line">    <span class="variable">.rd_en</span>(read_en),</span><br><span class="line">    <span class="variable">.dout</span>(read_data),</span><br><span class="line">    <span class="variable">.full</span>(fifo_full),</span><br><span class="line">    <span class="variable">.empty</span>(fifo_empty)</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    ila_0 ila_0_inst</span><br><span class="line">    (</span><br><span class="line">    <span class="variable">.clk</span>(clk),</span><br><span class="line">    <span class="variable">.probe0</span>(ila_probe0)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">// 有问题的代码</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">// Company: </span></span><br><span class="line"><span class="comment">// Engineer: </span></span><br><span class="line"><span class="comment">// </span></span><br><span class="line"><span class="comment">// Create Date: 2022/04/14 20:14:13</span></span><br><span class="line"><span class="comment">// Design Name: </span></span><br><span class="line"><span class="comment">// Module Name: fifo_ila_debug</span></span><br><span class="line"><span class="comment">// Project Name: </span></span><br><span class="line"><span class="comment">// Target Devices: </span></span><br><span class="line"><span class="comment">// Tool Versions: </span></span><br><span class="line"><span class="comment">// Description: </span></span><br><span class="line"><span class="comment">// </span></span><br><span class="line"><span class="comment">// Dependencies: </span></span><br><span class="line"><span class="comment">// </span></span><br><span class="line"><span class="comment">// Revision:</span></span><br><span class="line"><span class="comment">// Revision 0.01 - File Created</span></span><br><span class="line"><span class="comment">// Additional Comments:</span></span><br><span class="line"><span class="comment">// </span></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> fifo_ila_debug(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span>  clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rstn</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> [<span class="number">2</span>:<span class="number">0</span>]     STATE_IDLE = <span class="number">&#x27;d0</span>,</span><br><span class="line">                    STATE_WRITE = <span class="number">&#x27;d1</span>,</span><br><span class="line">                    STATE_READ = <span class="number">&#x27;d2</span>;</span><br><span class="line"><span class="keyword">parameter</span> CLK_FREQ = <span class="number">50000000</span>; <span class="comment">// input clk&#x27;s frequency</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] counter_reg;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] current_state;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] next_state;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>] state_timeout_reg;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] write_data_reg;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] read_data;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] write_data;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> read_en_reg;</span><br><span class="line"><span class="keyword">reg</span> write_en_reg;</span><br><span class="line"><span class="keyword">wire</span> read_en;</span><br><span class="line"><span class="keyword">wire</span> write_en;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> is_write_read_flag;</span><br><span class="line"><span class="keyword">wire</span> fifo_full;</span><br><span class="line"><span class="keyword">wire</span> fifo_empty;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">24</span>:<span class="number">0</span>] ila_probe0;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] system_state;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> read_en = read_en_reg;</span><br><span class="line"><span class="keyword">assign</span> write_en = write_en_reg;</span><br><span class="line"><span class="keyword">assign</span> system_state = current_state;</span><br><span class="line"><span class="keyword">assign</span> write_data[<span class="number">7</span>:<span class="number">0</span>] = write_data_reg[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> is_write_read_flag = (system_state[<span class="number">3</span>:<span class="number">0</span>]==STATE_IDLE)?<span class="number">&#x27;b0</span>:<span class="number">&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> ila_probe0[<span class="number">0</span>] = is_write_read_flag;</span><br><span class="line"><span class="keyword">assign</span> ila_probe0[<span class="number">1</span>] = write_en;</span><br><span class="line"><span class="keyword">assign</span> ila_probe0[<span class="number">2</span>] = read_en;</span><br><span class="line"><span class="keyword">assign</span> ila_probe0[<span class="number">3</span>]= fifo_full;</span><br><span class="line"><span class="keyword">assign</span> ila_probe0[<span class="number">4</span>]= fifo_empty;</span><br><span class="line"><span class="keyword">assign</span> ila_probe0[<span class="number">12</span>:<span class="number">5</span>] = write_data[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> ila_probe0[<span class="number">20</span>:<span class="number">13</span>] = read_data[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> ila_probe0[<span class="number">24</span>:<span class="number">21</span>] = system_state[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="comment">// 1s triger once to read write</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> ( !rstn ) <span class="keyword">begin</span></span><br><span class="line">        counter_reg &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> ( counter_reg &lt; (CLK_FREQ - <span class="number">1&#x27;b1</span>)) </span><br><span class="line">            counter_reg &lt;= counter_reg + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            counter_reg &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">// state machine</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> ( !rstn ) </span><br><span class="line">        current_state &lt;= STATE_IDLE;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        current_state &lt;= next_state;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> ( current_state ) </span><br><span class="line">        STATE_IDLE:</span><br><span class="line">            <span class="keyword">if</span> (counter_reg == (CLK_FREQ - <span class="number">1&#x27;b1</span>))</span><br><span class="line">                next_state = STATE_WRITE;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                next_state = STATE_IDLE;</span><br><span class="line">        STATE_WRITE:</span><br><span class="line">            <span class="keyword">if</span> (state_timeout_reg == <span class="number">&#x27;d256</span>) </span><br><span class="line">                next_state = STATE_READ;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                next_state = STATE_WRITE;</span><br><span class="line">        STATE_READ:</span><br><span class="line">            <span class="keyword">if</span> (state_timeout_reg == <span class="number">&#x27;d256</span>)</span><br><span class="line">                next_state = STATE_IDLE;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                next_state = STATE_READ;</span><br><span class="line">        <span class="keyword">default</span>:</span><br><span class="line">            next_state = STATE_IDLE;</span><br><span class="line">    <span class="keyword">endcase</span>    </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span>  </span><br><span class="line">    <span class="keyword">if</span> (!rstn) <span class="keyword">begin</span></span><br><span class="line">        read_en_reg = <span class="number">&#x27;b0</span>;</span><br><span class="line">        write_en_reg = <span class="number">&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (current_state)</span><br><span class="line">            STATE_WRITE:</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    read_en_reg = <span class="number">&#x27;b0</span>;</span><br><span class="line">                    write_en_reg = <span class="number">&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            STATE_READ:</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    read_en_reg = <span class="number">&#x27;b1</span>;</span><br><span class="line">                    write_en_reg = <span class="number">&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            STATE_IDLE:</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    read_en_reg = <span class="number">&#x27;b0</span>;</span><br><span class="line">                    write_en_reg = <span class="number">&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>:</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    read_en_reg = <span class="number">&#x27;b0</span>;</span><br><span class="line">                    write_en_reg = <span class="number">&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span>  </span><br><span class="line">    <span class="keyword">if</span> (!rstn) <span class="keyword">begin</span></span><br><span class="line">        write_data_reg &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (current_state)</span><br><span class="line">            STATE_WRITE:</span><br><span class="line">                write_data_reg &lt;= write_data_reg + <span class="number">&#x27;b1</span>;</span><br><span class="line">            STATE_READ:</span><br><span class="line">                write_data_reg &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">            STATE_IDLE:</span><br><span class="line">                write_data_reg &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">default</span>:</span><br><span class="line">                write_data_reg &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rstn) <span class="keyword">begin</span></span><br><span class="line">        state_timeout_reg &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(current_state)</span><br><span class="line">            STATE_WRITE:</span><br><span class="line">                <span class="keyword">if</span> (state_timeout_reg &lt; <span class="number">&#x27;d256</span>) </span><br><span class="line">                    state_timeout_reg &lt;= state_timeout_reg + <span class="number">&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                    state_timeout_reg &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">            STATE_READ:</span><br><span class="line">                <span class="keyword">if</span> (state_timeout_reg &lt; <span class="number">&#x27;d256</span>) </span><br><span class="line">                    state_timeout_reg &lt;= state_timeout_reg + <span class="number">&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                    state_timeout_reg &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">default</span>:</span><br><span class="line">                state_timeout_reg &lt;= <span class="number">&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">endcase</span> </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">fifo_generator_0 fifo_generator_0_inst(</span><br><span class="line">    <span class="variable">.clk</span>(clk),</span><br><span class="line">    <span class="variable">.srst</span>(~rstn),</span><br><span class="line">    <span class="variable">.din</span>(write_data),</span><br><span class="line">    <span class="variable">.wr_en</span>(write_en),</span><br><span class="line">    <span class="variable">.rd_en</span>(read_en),</span><br><span class="line">    <span class="variable">.dout</span>(read_data),</span><br><span class="line">    <span class="variable">.full</span>(fifo_full),</span><br><span class="line">    <span class="variable">.empty</span>(fifo_empty)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">ila_0 ila_0_inst</span><br><span class="line">(</span><br><span class="line"><span class="variable">.clk</span>(clk),</span><br><span class="line"><span class="variable">.probe0</span>(ila_probe0)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/ZYNQ7010/" rel="tag"># ZYNQ7010</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2022/04/14/%E3%80%90uC-OS%E3%80%91-01-%E7%B3%BB%E7%BB%9F%E7%9A%84%E7%A7%BB%E5%80%BC/" rel="prev" title="【uC-OS】-01-系统的移值">
                  <i class="fa fa-chevron-left"></i> 【uC-OS】-01-系统的移值
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2022/05/15/%E3%80%90%E6%9C%AD%E8%AE%B0%E3%80%91%E9%87%8D%E6%96%B0%E5%BC%80%E5%A7%8B%E5%86%99%E5%8D%9A%E5%AE%A2/" rel="next" title="【札记】重新开始写博客">
                  【札记】重新开始写博客 <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">PengXuanyao</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/next-boot.js"></script>

  





  




  

  <script class="next-config" data-name="enableMath" type="application/json">false</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"none","js":{"url":"https://cdn.jsdelivr.net/npm/mathjax@3.2.0/es5/tex-mml-chtml.js","integrity":"sha256-r+3itOMtGGjap0x+10hu6jW/gZCzxHsoKrOd7gyRSGY="}}</script>
<script src="/js/third-party/math/mathjax.js"></script>



</body>
</html>
