$date
	Wed Apr 11 21:58:23 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TB $end
$var wire 1 ! Q $end
$var wire 1 " D $end
$var wire 1 # CLK $end
$scope module Flipflop_1 $end
$var wire 1 " D $end
$var wire 1 # CLK $end
$var reg 1 ! Q $end
$var real 1 $ Capacitance $end
$var integer 32 % Counter [31:0] $end
$var real 1 & Power $end
$var integer 32 ' Voltage [31:0] $end
$upscope $end
$scope module Tester_1 $end
$var reg 1 # CLK $end
$var reg 1 " D $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 '
r0 &
b0 %
r5e-011 $
0#
0"
x!
$end
#15000
1#
#20000
1"
#22300
r1.25e-009 &
b1 %
1!
#30000
0#
#40000
