strict digraph "" {
	node [label="\N"];
	"341:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff826da2110>",
		fillcolor=springgreen,
		label="341:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"342:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff826da21d0>",
		fillcolor=firebrick,
		label="342:NS
TxDone <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff826da21d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"341:IF" -> "342:NS"	 [cond="['StartTxDone']",
		label=StartTxDone,
		lineno=341];
	"335:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff826da2390>",
		fillcolor=firebrick,
		label="335:NS
TxDone <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff826da2390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_332:AL"	 [def_var="['TxDone']",
		label="Leaf_332:AL"];
	"335:NS" -> "Leaf_332:AL"	 [cond="[]",
		lineno=None];
	"337:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff8277fd390>",
		fillcolor=turquoise,
		label="337:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"338:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff8277fd950>",
		fillcolor=springgreen,
		label="338:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"337:BL" -> "338:IF"	 [cond="[]",
		lineno=None];
	"334:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff8277fdc90>",
		fillcolor=springgreen,
		label="334:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"334:IF" -> "335:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=334];
	"334:IF" -> "337:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=334];
	"338:IF" -> "341:IF"	 [cond="['TxStartFrm', 'StatusLatch']",
		label="!((TxStartFrm & ~StatusLatch))",
		lineno=338];
	"339:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff8277fdb10>",
		fillcolor=firebrick,
		label="339:NS
TxDone <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff8277fdb10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"338:IF" -> "339:NS"	 [cond="['TxStartFrm', 'StatusLatch']",
		label="(TxStartFrm & ~StatusLatch)",
		lineno=338];
	"333:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff8277fda10>",
		fillcolor=turquoise,
		label="333:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"333:BL" -> "334:IF"	 [cond="[]",
		lineno=None];
	"342:NS" -> "Leaf_332:AL"	 [cond="[]",
		lineno=None];
	"332:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7ff8277fd690>",
		clk_sens=False,
		fillcolor=gold,
		label="332:AL",
		sens="['MTxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'StatusLatch', 'StartTxDone', 'TxStartFrm']"];
	"332:AL" -> "333:BL"	 [cond="[]",
		lineno=None];
	"339:NS" -> "Leaf_332:AL"	 [cond="[]",
		lineno=None];
}
