`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 02/01/2023 11:01:45 PM
// Design Name: 
// Module Name: rx
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
/*The rx module is a serial receiver that receives a serial data stream and outputs the received data. 
The module has the following inputs and outputs:

Inputs:

clk: The clock signal.
reset: The reset signal that clears the state of the receiver.
rx: The serial input signal.
s_tick: The tick signal for baud rate.
Outputs:

data_out: The received data.
rx_done: A flag that indicates when reception is complete.
rx_err: A flag that indicates whether a parity error has occurred.
fr_err: A flag that indicates whether a framing error has occurred.
The module operates by shifting in bits of the serial data stream and checking for errors. 
The module uses a state machine to keep track of the current state of the receiver and to control the shifting and processing of the data.

The module has four states:

idle: The initial state of the receiver.
start: The state in which the receiver waits for the start bit of the serial data stream.
data: The state in which the receiver shifts in the data bits and generates the parity bit.
stop: The state in which the receiver waits for the stop bit of the serial data stream and checks for errors.
The module maintains a register b_reg that holds the received data bits without the parity bit.
The n_reg register keeps track of the number of data bits that have been shifted in, and the parity_reg register holds the generated parity bit. 
The s_reg register keeps track of the current tick count for the baud rate.

The module updates the state and the register values every clock cycle based on the current state and the input signals.

 When the rx_done flag is set, the module outputs the received data in data_out.
In case of errors, the module sets the rx_err flag for a parity error and the fr_err flag for a framing error.*/
//////////////////////////////////////////////////////////////////////////////////


module rx#(
  parameter D_bits = 9, // number of data bits (default 9)
  parameter sb_tick = 16 
)(
  input clk, reset, // clock and reset signals
  input rx, // serial input signal
  input s_tick, // tick signal for baud rate
  output [D_bits-2:0] data_out, // received data
  output reg rx_done, // flag indicating reception is complete
  output reg rx_err, // flag indicating parity error
  output reg fr_err // flag indicating framing error
);

 localparam  idle = 0, start = 1,
                    data = 2, stop = 3;
  reg [D_bits - 2:0] b_reg, b_next;   // the register of the data shifted in    without the parity                               
 reg [1:0] state_reg, state_next; // the track of state
 reg [$clog2(D_bits)-1 :0] n_reg, n_next;// number of bits shifted in+ parity bit 
 reg [$clog2(sb_tick) - 1:0] s_reg, s_next;   //baud rate 
 reg parity_reg,parity_next;// generated parity inside rx
 
 
 
 // states reg 
 always@(posedge clk)begin 
        if (reset)
         begin
             state_reg <= idle;
             s_reg <= 0;
             n_reg <= 0;
             b_reg <= 0;
             parity_reg <=0;
             fr_err <= 0;
             rx_err <= 0;
         end
        else  begin
                 state_reg <= state_next;
                 s_reg <= s_next;
                 n_reg <= n_next;
                 b_reg <= b_next;
                 parity_reg <=parity_next;
              end
    end
    
    // next logic
    always@(*) begin
     state_next <= state_reg;
     parity_next <= parity_reg;
           s_next <= s_reg;
           n_next <= n_reg;
           b_next <= b_reg;
           rx_done <= 1'b0; 
           fr_err <= 1'b0;
           rx_err <= 1'b0;
         
     case(state_reg)
        idle:    
          if(~rx) begin        
            state_next <= start;
            parity_next<=0;
             s_next<=0;
                    end
            else      state_next <= state_reg;    
          
        start:
          if(s_tick) 
            if(s_reg==7) 
            if(~rx) begin
               s_next <=0;
               n_next<=0;
               state_next <= data;
               end
            else   state_next <= idle;
            else s_next <=s_reg+1;
            else  state_next <= state_reg;
        data:    
          if(s_tick) begin    
            if(s_reg==15) begin 
             if(n_reg==D_bits-1)
              begin
                rx_err <= ~(parity_reg== rx);
                 n_next<=0;
                 s_next<=0;
                 state_next <=stop;
                    end
             else begin    s_next<=0;
                 b_next <= {rx,b_reg[D_bits-2:1]};//shifting right  
                 parity_next <= parity_reg ^ rx;  
                  n_next <=n_reg+1;  end//else for n_reg != d_bits            
             end
            else s_next <=s_reg+1;//else for s_reg=!15
              end 
              else  state_next <= state_reg;
        stop:
            if(s_tick)
              if(s_reg == sb_tick-1)
               begin
              if(~rx) fr_err <= 1'b1;
              else  fr_err <= 1'b0;
              state_next <= idle;
              rx_done <= 1'b1;
              
               end
             
               else  s_next <= s_reg+1;
               else state_next <= state_reg;
             default:
                           state_next <= idle;
       endcase   
      end
    
    assign data_out= b_reg;
    
    
endmodule