# CMOS-Workshop
Comprehensive CMOS Workshop repository with Cadence design layouts, simulation steps, and waveforms for CMOS inverters and NAND gates. Includes step-by-step guides, voltage source configurations, and design screenshots to aid learning CMOS circuit design and simulation.

# Steps to open Cadence tool
![camand to open cadence](https://github.com/user-attachments/assets/faa042fc-ffac-4f1e-83e3-f78b0bcca95a)
# CMOS circuit layout
![cmos layout](https://github.com/user-attachments/assets/2e5d76dc-15f6-48f4-bf36-2fbd979101a4)
 # CMOS inverter layout
![Cmos inverter](https://github.com/user-attachments/assets/4e389981-3a2e-4de3-822a-831739509481)
 # CMOS inverter simulation output
 ![Cmos inverter_1](https://github.com/user-attachments/assets/b2217ace-5009-44ff-a8dc-45fd5fd291b7)
# NAND gate layout
  ![nand gate](https://github.com/user-attachments/assets/e71eeba8-5af5-4319-87a5-865bdda36438)
# NAND gate schematic using CMOS
![nand gate using cmos](https://github.com/user-attachments/assets/78f6f743-5e55-4c4e-b550-81e0aef47f64)
 # NMOS transistor characteristics
 ![nmMos_60](https://github.com/user-attachments/assets/7c638434-dd97-4512-89a0-504b639e333f)
 # PMOS transistor characteristics
 ![pMos_60](https://github.com/user-attachments/assets/cd884001-3b9f-4a11-bf23-cd75acbe2073)
 # VPulse configuration for simulation
 ![providing vpulse to cmos](https://github.com/user-attachments/assets/acc106a5-f7bb-42db-b1ed-f187a64dd264)
 # Step 2 of the simulation process
 ![step 2](https://github.com/user-attachments/assets/13aa6b24-c08a-4df4-861e-ca3c6a1f78c5)
 # Step 3 of the simulation process
![step3](https://github.com/user-attachments/assets/ec48b120-b7a9-45e9-9143-968e3e37783f)




