# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 16:58:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 16:58:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 16:58:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 16:58:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 16:58:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 16:58:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 16:58:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 16:58:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 16:58:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 16:58:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 16:58:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 16:58:57 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 16:58:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 16:58:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 16:58:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 16:58:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_PERDICOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_PERDICOMPARATOR.v 
# -- Compiling module CC_PERDICOMPARATOR
# 
# Top level modules:
# 	CC_PERDICOMPARATOR
# End time: 16:58:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_ANIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_ANIDECOMPARATOR.v 
# -- Compiling module CC_ANIDECOMPARATOR
# 
# Top level modules:
# 	CC_ANIDECOMPARATOR
# End time: 16:58:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_GANECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_GANECOMPARATOR.v 
# -- Compiling module CC_GANECOMPARATOR
# 
# Top level modules:
# 	CC_GANECOMPARATOR
# End time: 16:58:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 16:58:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 16:58:57 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_PERDICOMPARATOR
# Loading work.CC_ANIDECOMPARATOR
# Loading work.CC_GANECOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(598): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_PERDICOMPARATOR_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_PERDICOMPARATOR.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(598): [PCDPC] - Port size (1) does not match connection size (8) for port 'CC_PERDICOMPARATOR_NN_Inlow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_PERDICOMPARATOR.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_PERDICOMPARATOR_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_PERDICOMPARATOR.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(625): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_GANECOMPARATOR_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_GANECOMPARATOR.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(648): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 3020570 ns.
do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:05:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:05:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:05:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 17:05:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 17:05:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_PERDICOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_PERDICOMPARATOR.v 
# -- Compiling module CC_PERDICOMPARATOR
# 
# Top level modules:
# 	CC_PERDICOMPARATOR
# End time: 17:05:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_ANIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_ANIDECOMPARATOR.v 
# -- Compiling module CC_ANIDECOMPARATOR
# 
# Top level modules:
# 	CC_ANIDECOMPARATOR
# End time: 17:05:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_GANECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_GANECOMPARATOR.v 
# -- Compiling module CC_GANECOMPARATOR
# 
# Top level modules:
# 	CC_GANECOMPARATOR
# End time: 17:05:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:05:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 17:05:09 on May 10,2022, Elapsed time: 0:06:12
# Errors: 1, Warnings: 43
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:05:09 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# ** Error: (vsim-3033) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(571): Instantiation of 'CC_REGISTERCOMPARATOR' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
#         Searched libraries:
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work
#             C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./BB_SYSTEM_run_msim_rtl_verilog.do PAUSED at line 30
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:24 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:07:24 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:24 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:07:24 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:24 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_PERDICOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_PERDICOMPARATOR.v 
# -- Compiling module CC_PERDICOMPARATOR
# 
# Top level modules:
# 	CC_PERDICOMPARATOR
# End time: 17:07:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_ANIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_ANIDECOMPARATOR.v 
# -- Compiling module CC_ANIDECOMPARATOR
# 
# Top level modules:
# 	CC_ANIDECOMPARATOR
# End time: 17:07:26 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_GANECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:26 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_GANECOMPARATOR.v 
# -- Compiling module CC_GANECOMPARATOR
# 
# Top level modules:
# 	CC_GANECOMPARATOR
# End time: 17:07:26 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:26 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:07:26 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:05:09 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# ** Error: (vsim-3033) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(571): Instantiation of 'CC_REGISTERCOMPARATOR' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
#         Searched libraries:
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work
#             C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./BB_SYSTEM_run_msim_rtl_verilog.do PAUSED at line 30
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:00 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:09:00 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:00 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:09:00 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:00 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:09:00 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:00 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:01 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 17:09:01 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:02 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 17:09:02 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:02 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:09:02 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:05:09 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:34 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:11:34 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:34 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:11:34 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:34 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:11:35 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:11:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:11:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 17:11:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 17:11:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 17:11:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:11:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:11:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:11:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:11:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:11:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:11:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 17:11:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 17:11:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 17:11:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:11:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 17:11:37 on May 10,2022, Elapsed time: 0:06:28
# Errors: 2, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:11:37 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:15:29 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:15:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 17:15:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 17:15:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 17:15:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:15:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:15:30 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:15:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:15:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:15:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:15:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 17:15:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 17:15:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 17:15:31 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:15:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 17:15:32 on May 10,2022, Elapsed time: 0:03:55
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:15:32 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:17:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:48 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 17:17:48 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:48 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 17:17:48 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:48 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 17:17:48 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:48 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:17:48 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 17:17:49 on May 10,2022, Elapsed time: 0:02:17
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:17:49 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module SC_DEBOUNCE1 at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v line 94
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:25:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:25:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 17:25:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 17:25:30 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:25:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 17:25:31 on May 10,2022, Elapsed time: 0:07:42
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:25:31 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:06 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:41:06 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:06 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:41:06 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:06 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:41:06 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:07 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 17:41:07 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 17:41:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:41:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 17:41:09 on May 10,2022, Elapsed time: 0:15:38
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:41:09 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:42:44 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:44 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:42:45 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:45 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 17:42:45 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:45 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 17:42:45 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:45 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 17:42:45 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:45 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:42:45 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 17:42:46 on May 10,2022, Elapsed time: 0:01:37
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:42:46 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module TB_SYSTEM at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt line 96
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:46:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:46:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:46:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:46:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:46:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 17:46:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 17:46:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 17:46:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:46:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:46:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:46:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:46:39 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:39 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:46:39 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:39 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:46:39 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:39 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 17:46:39 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:39 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 17:46:39 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:39 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 17:46:39 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:39 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:46:39 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 17:46:40 on May 10,2022, Elapsed time: 0:03:54
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:46:41 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:54 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 17:48:54 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:54 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 17:48:54 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:54 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 17:48:54 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:54 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 17:48:54 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:54 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 17:48:54 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:54 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 17:48:54 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:54 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 17:48:54 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:54 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 17:48:54 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:54 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 17:48:55 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 17:48:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 17:48:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 17:48:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 17:48:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 17:48:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 17:48:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 17:48:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 17:48:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 17:48:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 17:48:57 on May 10,2022, Elapsed time: 0:02:16
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 17:48:57 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module SC_STATEMACHINEPOINT at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v line 122
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:45 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 18:13:45 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:45 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 18:13:45 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:45 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 18:13:45 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:45 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 18:13:45 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:45 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 18:13:45 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 18:13:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 18:13:48 on May 10,2022, Elapsed time: 0:24:51
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 18:13:48 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module TB_SYSTEM at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt line 96
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:28 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 18:15:28 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 18:15:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 18:15:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 18:15:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 18:15:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:29 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 18:15:29 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 18:15:31 on May 10,2022, Elapsed time: 0:01:43
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 18:15:31 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module SC_STATEMACHINEGAME at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v line 91
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:10 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 18:29:10 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:10 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 18:29:10 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:10 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 18:29:10 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:10 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 18:29:10 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:10 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 18:29:10 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:10 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 18:29:10 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 18:29:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 18:29:14 on May 10,2022, Elapsed time: 0:13:43
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 18:29:14 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (6) does not match connection size (4) for port 'STATE_Signal'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 18:41:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 18:41:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 18:41:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 18:41:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 18:41:57 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 18:41:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 18:42:03 on May 10,2022, Elapsed time: 0:12:49
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 18:42:03 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Change_BACKG'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_Change_BACKG'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(645): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:45 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 18:51:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 18:51:47 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 18:51:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 18:51:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 18:51:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 18:51:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 18:51:48 on May 10,2022, Elapsed time: 0:09:45
# Errors: 0, Warnings: 43
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 18:51:48 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Change_BACKG'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_Change_BACKG'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(645): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module SC_RegPOINTTYPE at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v line 81
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 18:54:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 18:54:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 18:54:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 18:54:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 18:54:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 18:54:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 18:54:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 18:54:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 18:54:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 18:54:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 18:54:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 18:54:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 18:54:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 18:54:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 18:54:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:10 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 18:54:10 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:10 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 18:54:10 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:10 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 18:54:10 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 18:54:22 on May 10,2022, Elapsed time: 0:02:34
# Errors: 0, Warnings: 43
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 18:54:22 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Change_BACKG'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_Change_BACKG'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(645): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 18:58:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 18:58:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 18:58:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 18:58:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 18:58:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 18:58:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 18:58:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 18:58:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 18:58:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 18:58:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 18:58:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 18:58:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 18:58:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 18:58:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 18:58:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 18:58:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 18:58:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 18:58:51 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 18:58:57 on May 10,2022, Elapsed time: 0:04:35
# Errors: 0, Warnings: 43
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 18:58:57 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Change_BACKG'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(553): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_Change_BACKG'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(645): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.

do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 19:05:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 19:05:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 19:05:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 19:05:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 19:05:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 19:05:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 19:05:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 19:05:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 19:05:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 19:05:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 19:05:50 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 19:05:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 19:05:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 19:05:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 19:05:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 19:05:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 19:05:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 19:05:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 19:05:57 on May 10,2022, Elapsed time: 0:07:00
# Errors: 0, Warnings: 43
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 19:05:57 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Change_BACKG'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_Change_BACKG'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 19:22:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 19:22:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 19:22:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 19:22:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 19:22:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 19:22:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 19:22:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 19:22:16 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 19:22:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 19:22:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 19:22:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 19:22:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 19:22:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 19:22:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 19:22:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 19:22:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 19:22:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 19:22:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 19:22:19 on May 10,2022, Elapsed time: 0:16:22
# Errors: 0, Warnings: 43
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 19:22:19 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Change_BACKG'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_Change_BACKG'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 19:25:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 19:25:51 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:51 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 19:25:51 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:51 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 19:25:51 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:51 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 19:25:51 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:51 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 19:25:51 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:25:51 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 19:25:51 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 19:25:53 on May 10,2022, Elapsed time: 0:03:34
# Errors: 0, Warnings: 43
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 19:25:53 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(431): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(453): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(467): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(477): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(487): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(497): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(507): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(517): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(527): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(537): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Change_BACKG'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(554): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_Change_BACKG'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(646): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 19:34:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 19:34:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 19:34:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 19:34:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 19:34:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 19:34:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 19:34:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 19:34:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 19:34:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 19:34:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 19:34:25 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:25 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 19:34:26 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:26 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 19:34:26 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:26 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 19:34:26 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:26 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 19:34:26 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:26 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 19:34:26 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:26 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 19:34:26 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:26 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 19:34:26 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 19:34:29 on May 10,2022, Elapsed time: 0:08:36
# Errors: 0, Warnings: 43
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 19:34:29 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(432): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(454): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(468): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(468): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(468): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(478): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(478): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(478): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(488): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(488): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(488): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(498): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(498): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(498): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(508): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(508): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(508): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(518): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(518): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(518): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(528): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(528): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(528): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(538): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(538): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:21 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 19:42:21 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:21 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 19:42:21 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:21 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 19:42:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 19:42:23 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 19:42:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 19:42:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 19:42:28 on May 10,2022, Elapsed time: 0:07:59
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 19:42:28 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Error: (vsim-3063) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): Port 'BB_SYSTEM_point_0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_state'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(652): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./BB_SYSTEM_run_msim_rtl_verilog.do PAUSED at line 28
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 19:43:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 19:43:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:32 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 19:43:33 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:33 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 19:43:33 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:33 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 19:43:33 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:33 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 19:43:33 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 19:42:28 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Error: (vsim-3063) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): Port 'BB_SYSTEM_estado' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_state'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(652): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./BB_SYSTEM_run_msim_rtl_verilog.do PAUSED at line 28
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 19:44:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 19:44:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 19:44:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 19:44:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 19:44:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 19:44:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 19:44:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 19:44:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 19:44:37 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 19:44:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 19:44:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 19:44:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 19:44:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 19:44:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 19:44:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 19:44:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 19:44:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 19:44:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 19:42:28 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (6) does not match connection size (8) for port 'BB_SYSTEM_state'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(29).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(652): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module TB_SYSTEM at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt line 96
# WARNING: No extended dataflow license exists
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 19:45:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 19:45:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 19:45:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 19:45:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 19:45:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 19:45:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 19:45:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 19:45:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 19:45:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 19:45:38 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 19:45:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 19:45:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 19:45:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 19:45:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 19:45:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 19:45:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 19:45:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 19:45:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 19:45:41 on May 10,2022, Elapsed time: 0:03:13
# Errors: 2, Warnings: 125
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 19:45:41 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [TFMPC] - Missing connection for port 'SC_STATEMACHINEGAME_startButton_InLow'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(652): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:01:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:01:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:01:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:01:08 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:08 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:01:09 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:01:10 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:01:16 on May 10,2022, Elapsed time: 0:15:35
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:01:16 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_state'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(651): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:07:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:07:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:07:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:07:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:07:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:07:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:07:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:07:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:07:31 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:07:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:07:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:07:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:07:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:07:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:07:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:07:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:07:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:07:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:07:34 on May 10,2022, Elapsed time: 0:06:18
# Errors: 0, Warnings: 40
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:07:34 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_state'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Backg'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(558): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(651): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:13:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:13:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:13:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:13:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:13:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:13:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:13:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:13:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:13:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:13:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:13:11 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:11 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:13:12 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:12 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:13:12 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:12 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:13:12 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:12 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:13:12 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:12 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:13:12 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:12 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:13:12 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:12 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:13:12 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:13:19 on May 10,2022, Elapsed time: 0:05:45
# Errors: 0, Warnings: 42
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:13:19 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_state'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module TB_SYSTEM at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt line 96
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:15:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:15:58 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:58 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:15:58 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:58 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:15:58 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:58 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:15:58 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:58 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:15:58 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:16:00 on May 10,2022, Elapsed time: 0:02:41
# Errors: 0, Warnings: 42
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:16:00 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:23:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:23:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:23:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:23:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:23:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:23:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:23:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:23:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:23:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:23:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:23:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:23:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:23:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:23:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:23:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:23:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:23:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:23:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:23:23 on May 10,2022, Elapsed time: 0:07:23
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:23:23 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module matrix_ctrl at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v line 83
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:26:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:26:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:26:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:26:24 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:24 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:26:24 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:24 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:26:24 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:26:29 on May 10,2022, Elapsed time: 0:03:06
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:26:29 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
# Break key hit
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:20 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:29:20 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:20 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:29:20 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:20 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:29:20 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:20 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:29:20 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:20 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:29:20 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:20 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:29:20 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:20 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:29:20 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:20 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:29:20 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:20 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:29:20 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:20 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:29:20 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:21 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:29:21 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:21 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:29:21 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:21 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:29:21 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:21 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:29:21 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:21 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:29:21 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:21 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:29:21 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:21 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:29:21 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:21 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:29:21 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:29:28 on May 10,2022, Elapsed time: 0:02:59
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:29:28 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:31:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:31:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:31:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:31:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:31:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:31:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:31:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:31:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:31:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:31:23 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:31:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:31:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:31:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:31:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:31:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:31:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:31:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:31:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:31:29 on May 10,2022, Elapsed time: 0:02:01
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:31:29 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module SC_DEBOUNCE1 at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v line 94
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:34:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:34:22 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:22 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:23 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:34:23 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:24 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:34:24 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:24 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:34:24 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:24 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:34:24 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:34:30 on May 10,2022, Elapsed time: 0:03:01
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:34:30 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:36:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:36:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:36:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:36:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:36:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:36:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:36:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:36:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:36:46 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:46 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:36:47 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:36:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:36:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:36:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:36:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:36:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:36:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:36:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:36:47 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:36:52 on May 10,2022, Elapsed time: 0:02:22
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:36:52 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:37:55 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:55 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:37:56 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:56 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:37:57 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:37:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:37:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:57 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:37:57 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:38:02 on May 10,2022, Elapsed time: 0:01:10
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:38:02 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:41:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:41:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:41:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:41:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:41:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:41:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:41:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:41:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:41:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:41:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:41:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:41:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:41:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:41:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:41:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:41:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:41:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:37 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:41:37 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:41:40 on May 10,2022, Elapsed time: 0:03:38
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:41:40 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:15 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:48:15 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:48:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:48:17 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:48:17 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:48:17 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:48:17 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:48:23 on May 10,2022, Elapsed time: 0:06:43
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:48:23 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module matrix_ctrl at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v line 83
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:51:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:51:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:51:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:51:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:51:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:51:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:51:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:51:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:51:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:51:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:30 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:51:30 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:51:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:51:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:51:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:51:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:51:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:51:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:31 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:51:31 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:51:38 on May 10,2022, Elapsed time: 0:03:15
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:51:38 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module SC_RegPOINTTYPE at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v line 81
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:55:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:55:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:55:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:55:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:55:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:55:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:55:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:55:35 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:35 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:55:36 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:55:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:55:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:55:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:55:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:55:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:55:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:55:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:55:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:55:36 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:55:45 on May 10,2022, Elapsed time: 0:04:07
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:55:45 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:38 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:57:38 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:39 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:57:39 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:39 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:57:39 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:39 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:57:39 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:39 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:57:39 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:39 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:57:39 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:57:42 on May 10,2022, Elapsed time: 0:01:57
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:57:42 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
do BB_SYSTEM_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v 
# -- Compiling module SC_STATEMACHINEBACKG
# 
# Top level modules:
# 	SC_STATEMACHINEBACKG
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v 
# -- Compiling module SC_RegBACKGTYPE
# 
# Top level modules:
# 	SC_RegBACKGTYPE
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v 
# -- Compiling module SC_STATEMACHINEPOINT
# 
# Top level modules:
# 	SC_STATEMACHINEPOINT
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v 
# -- Compiling module SC_RegPOINTTYPE
# 
# Top level modules:
# 	SC_RegPOINTTYPE
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v 
# -- Compiling module CC_BOTTOMSIDECOMPARATOR
# 
# Top level modules:
# 	CC_BOTTOMSIDECOMPARATOR
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v 
# -- Compiling module SC_upCOUNTER
# 
# Top level modules:
# 	SC_upCOUNTER
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v 
# -- Compiling module CC_SEVENSEG1
# 
# Top level modules:
# 	CC_SEVENSEG1
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v 
# -- Compiling module CC_BIN2BCD1
# 
# Top level modules:
# 	CC_BIN2BCD1
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v 
# -- Compiling module SC_upSPEEDCOUNTER
# 
# Top level modules:
# 	SC_upSPEEDCOUNTER
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v 
# -- Compiling module CC_SPEEDCOMPARATOR
# 
# Top level modules:
# 	CC_SPEEDCOMPARATOR
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v 
# -- Compiling module shift_reg_start_done
# 
# Top level modules:
# 	shift_reg_start_done
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:49 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v 
# -- Compiling module matrix_ctrl
# 
# Top level modules:
# 	matrix_ctrl
# End time: 20:59:49 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 20:59:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 20:59:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v 
# -- Compiling module SC_STATEMACHINEGAME
# 
# Top level modules:
# 	SC_STATEMACHINEGAME
# End time: 20:59:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v 
# -- Compiling module CC_REGISTERCOMPARATOR
# ** Warning: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v(87): (vlog-2182) 'CC_REGISTERCOMPARATOR_NN_Outlow' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	CC_REGISTERCOMPARATOR
# End time: 20:59:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v 
# -- Compiling module CC_MUX
# 
# Top level modules:
# 	CC_MUX
# End time: 20:59:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim {C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:50 on May 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim" C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 20:59:50 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# End time: 20:59:55 on May 10,2022, Elapsed time: 0:02:13
# Errors: 0, Warnings: 41
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 20:59:55 on May 10,2022
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_RegPOINTTYPE
# Loading work.SC_STATEMACHINEPOINT
# Loading work.SC_RegBACKGTYPE
# Loading work.SC_STATEMACHINEBACKG
# Loading work.SC_STATEMACHINEGAME
# Loading work.CC_REGISTERCOMPARATOR
# Loading work.CC_MUX
# Loading work.SC_upSPEEDCOUNTER
# Loading work.CC_SPEEDCOMPARATOR
# Loading work.CC_BOTTOMSIDECOMPARATOR
# Loading work.matrix_ctrl
# Loading work.shift_reg_start_done
# Loading work.CC_BIN2BCD1
# Loading work.CC_SEVENSEG1
# Loading work.SC_upCOUNTER
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Too few port connections. Expected 22, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [PCDPC] - Port size (8) does not match connection size (1) for port 'BB_SYSTEM_COMP_anidado'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_display_OutBUS'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219DIN_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219NCS_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_max7219CLK_Out'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_point_1'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/simulation/modelsim/TB_SYSTEM.vt(62): [TFMPC] - Missing connection for port 'BB_SYSTEM_back_1'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(434): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEPOINT_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEPOINT_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(456): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_RegBACKGTYPE_SET_NN'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u7 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u6 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(470): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u5 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(480): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u4 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(490): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u3 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(500): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u2 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(510): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(520): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_RegBACKGTYPE_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_NN'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(530): [TFMPC] - Missing connection for port 'SC_RegBACKGTYPE_SET_NN'.
# ** Warning: (vsim-3017) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEBACKG_WINF'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [PCDPC] - Port size (1) does not match connection size (2) for port 'SC_STATEMACHINEBACKG_Change_BACKG'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEBACKG_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_RESET_FromGame'.
# ** Warning: (vsim-3722) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(540): [TFMPC] - Missing connection for port 'SC_STATEMACHINEBACKG_Lose'.
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (1) does not match connection size (8) for port 'SC_STATEMACHINEGAME_WinF_InLow'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_RESET_FromGame_Point'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(556): [PCDPC] - Port size (2) does not match connection size (1) for port 'SC_STATEMACHINEGAME_SET_FrogGame'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/SC_STATEMACHINEGAME_u0 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v
# ** Warning: (vsim-3015) C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v(649): [PCDPC] - Port size (8) does not match connection size (1) for port 'CC_MUX_data_InBUS_7'. The port definition is at: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/BB_SYSTEM_u0/CC_MUX_r1 File: C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module SC_RegPOINTTYPE at C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v line 81
