<p><a href="https://www.google.com.mt/url?q=https://www.aminer.cn/profile/diman-zad-tootaghaj/5630fde345cedb3399c37d6a&sa=U&ved=2ahUKEwiaoJS2uILoAhUXv54KHTjPAEgQFjAJegQIABAB&usg=AOvVaw21bhZ_3oM7mUHqgU0veMc6">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman</a></p>
<p><a href="https://www.google.com.mt/url?q=https://www.aminer.cn/profile/diman-zad-tootaghaj/5630fde345cedb3399c37d6a&sa=U&ved=2ahUKEwiaoJS2uILoAhUXv54KHTjPAEgQFjAJegQIABAB&usg=AOvVaw21bhZ_3oM7mUHqgU0veMc6">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network diman</a></p>
