// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/21/2018 01:20:17"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module week2test (
	CLOCK_50,
	KEY,
	SW,
	PS2_CLK,
	PS2_DAT,
	pX,
	pY,
	nX,
	nY,
	scoreGame,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
inout 	PS2_CLK;
inout 	PS2_DAT;
output 	[4:0] pX;
output 	[4:0] pY;
output 	[4:0] nX;
output 	[4:0] nY;
output 	[23:0] scoreGame;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pX[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pX[1]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pX[2]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pX[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pX[4]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pY[0]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pY[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pY[2]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pY[3]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pY[4]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nX[0]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nX[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nX[2]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nX[3]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nX[4]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nY[0]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nY[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nY[2]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nY[3]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nY[4]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[0]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[1]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[4]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[5]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[6]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[7]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[8]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[9]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[10]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[11]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[12]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[13]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[14]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[15]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[16]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[17]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[18]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[19]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[20]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[22]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scoreGame[23]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \PS2|PS2_Command_Out|Add0~13_sumout ;
wire \PS2|PS2_Command_Out|Add0~14 ;
wire \PS2|PS2_Command_Out|Add0~17_sumout ;
wire \PS2|PS2_Command_Out|Add0~18 ;
wire \PS2|PS2_Command_Out|Add0~21_sumout ;
wire \PS2|PS2_Command_Out|Add0~22 ;
wire \PS2|PS2_Command_Out|Add0~25_sumout ;
wire \PS2|PS2_Command_Out|Add0~26 ;
wire \PS2|PS2_Command_Out|Add0~29_sumout ;
wire \PS2|PS2_Command_Out|Add0~30 ;
wire \PS2|PS2_Command_Out|Add0~9_sumout ;
wire \PS2|PS2_Command_Out|Add0~10 ;
wire \PS2|PS2_Command_Out|Add0~33_sumout ;
wire \PS2|PS2_Command_Out|Add0~34 ;
wire \PS2|PS2_Command_Out|Add0~41_sumout ;
wire \PS2|PS2_Command_Out|Add0~42 ;
wire \PS2|PS2_Command_Out|Add0~49_sumout ;
wire \PS2|PS2_Command_Out|Add0~50 ;
wire \PS2|PS2_Command_Out|Add0~37_sumout ;
wire \PS2|PS2_Command_Out|Add0~38 ;
wire \PS2|PS2_Command_Out|Add0~45_sumout ;
wire \PS2|PS2_Command_Out|Add0~46 ;
wire \PS2|PS2_Command_Out|Add0~5_sumout ;
wire \PS2|PS2_Command_Out|Equal2~1_combout ;
wire \KEY[0]~input_o ;
wire \PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ;
wire \PS2|PS2_Command_Out|Add0~6 ;
wire \PS2|PS2_Command_Out|Add0~1_sumout ;
wire \PS2|PS2_Command_Out|Equal2~0_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ;
wire \PS2|PS2_Command_Out|Add2~45_sumout ;
wire \PS2|PS2_Command_Out|Add2~18 ;
wire \PS2|PS2_Command_Out|Add2~37_sumout ;
wire \PS2|PS2_Command_Out|Equal3~1_combout ;
wire \PS2_CLK~input_o ;
wire \PS2|ps2_clk_reg~0_combout ;
wire \PS2|ps2_clk_reg~q ;
wire \PS2|last_ps2_clk~0_combout ;
wire \PS2|last_ps2_clk~q ;
wire \PS2|PS2_Command_Out|cur_bit~4_combout ;
wire \PS2|PS2_Command_Out|cur_bit[3]~1_combout ;
wire \PS2|PS2_Command_Out|cur_bit~3_combout ;
wire \PS2|PS2_Command_Out|Add3~1_combout ;
wire \PS2|PS2_Command_Out|cur_bit~2_combout ;
wire \PS2|PS2_Command_Out|Add3~0_combout ;
wire \PS2|PS2_Command_Out|cur_bit~0_combout ;
wire \PS2|PS2_Command_Out|always1~0_combout ;
wire \PS2|PS2_Command_Out|Selector4~0_combout ;
wire \PS2|PS2_Command_Out|Selector4~1_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ;
wire \PS2|PS2_Command_Out|always5~0_combout ;
wire \PS2|PS2_Command_Out|transfer_counter[12]~1_combout ;
wire \PS2|PS2_Command_Out|Add2~38 ;
wire \PS2|PS2_Command_Out|Add2~21_sumout ;
wire \PS2|PS2_Command_Out|Add2~22 ;
wire \PS2|PS2_Command_Out|Add2~25_sumout ;
wire \PS2|PS2_Command_Out|Add2~26 ;
wire \PS2|PS2_Command_Out|Add2~29_sumout ;
wire \PS2|PS2_Command_Out|Add2~30 ;
wire \PS2|PS2_Command_Out|Add2~57_sumout ;
wire \PS2|PS2_Command_Out|Equal3~2_combout ;
wire \PS2|PS2_Command_Out|Selector5~1_combout ;
wire \PS2|PS2_Command_Out|Selector5~0_combout ;
wire \PS2|PS2_Command_Out|Selector5~2_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ;
wire \PS2|PS2_Command_Out|transfer_counter[12]~0_combout ;
wire \PS2|PS2_Command_Out|Add2~46 ;
wire \PS2|PS2_Command_Out|Add2~41_sumout ;
wire \PS2|PS2_Command_Out|Add2~42 ;
wire \PS2|PS2_Command_Out|Add2~33_sumout ;
wire \PS2|PS2_Command_Out|Add2~34 ;
wire \PS2|PS2_Command_Out|Add2~49_sumout ;
wire \PS2|PS2_Command_Out|Add2~50 ;
wire \PS2|PS2_Command_Out|Add2~1_sumout ;
wire \PS2|PS2_Command_Out|Add2~2 ;
wire \PS2|PS2_Command_Out|Add2~53_sumout ;
wire \PS2|PS2_Command_Out|Add2~54 ;
wire \PS2|PS2_Command_Out|Add2~61_sumout ;
wire \PS2|PS2_Command_Out|Add2~62 ;
wire \PS2|PS2_Command_Out|Add2~65_sumout ;
wire \PS2|PS2_Command_Out|Add2~66 ;
wire \PS2|PS2_Command_Out|Add2~13_sumout ;
wire \PS2|PS2_Command_Out|Add2~14 ;
wire \PS2|PS2_Command_Out|Add2~17_sumout ;
wire \PS2|PS2_Command_Out|Add2~58 ;
wire \PS2|PS2_Command_Out|Add2~9_sumout ;
wire \PS2|PS2_Command_Out|Add2~10 ;
wire \PS2|PS2_Command_Out|Add2~5_sumout ;
wire \PS2|PS2_Command_Out|Equal3~0_combout ;
wire \PS2|PS2_Command_Out|Add1~25_sumout ;
wire \PS2|PS2_Command_Out|Add1~46 ;
wire \PS2|PS2_Command_Out|Add1~49_sumout ;
wire \PS2|PS2_Command_Out|Equal0~0_combout ;
wire \PS2|PS2_Command_Out|Add1~62 ;
wire \PS2|PS2_Command_Out|Add1~65_sumout ;
wire \PS2|PS2_Command_Out|Add1~66 ;
wire \PS2|PS2_Command_Out|Add1~69_sumout ;
wire \PS2|PS2_Command_Out|Add1~70 ;
wire \PS2|PS2_Command_Out|Add1~73_sumout ;
wire \PS2|PS2_Command_Out|Add1~74 ;
wire \PS2|PS2_Command_Out|Add1~77_sumout ;
wire \PS2|PS2_Command_Out|Add1~78 ;
wire \PS2|PS2_Command_Out|Add1~9_sumout ;
wire \PS2|PS2_Command_Out|Add1~10 ;
wire \PS2|PS2_Command_Out|Add1~13_sumout ;
wire \PS2|PS2_Command_Out|Add1~14 ;
wire \PS2|PS2_Command_Out|Add1~17_sumout ;
wire \PS2|PS2_Command_Out|Equal0~1_combout ;
wire \PS2|PS2_Command_Out|waiting_counter[6]~1_combout ;
wire \PS2|PS2_Command_Out|Add1~50 ;
wire \PS2|PS2_Command_Out|Add1~53_sumout ;
wire \PS2|PS2_Command_Out|Add1~54 ;
wire \PS2|PS2_Command_Out|Add1~57_sumout ;
wire \PS2|PS2_Command_Out|Add1~58 ;
wire \PS2|PS2_Command_Out|Add1~61_sumout ;
wire \PS2|PS2_Command_Out|Equal0~3_combout ;
wire \PS2|PS2_Command_Out|waiting_counter[6]~0_combout ;
wire \PS2|PS2_Command_Out|Add1~26 ;
wire \PS2|PS2_Command_Out|Add1~29_sumout ;
wire \PS2|PS2_Command_Out|Add1~30 ;
wire \PS2|PS2_Command_Out|Add1~21_sumout ;
wire \PS2|PS2_Command_Out|Add1~22 ;
wire \PS2|PS2_Command_Out|Add1~1_sumout ;
wire \PS2|PS2_Command_Out|Add1~2 ;
wire \PS2|PS2_Command_Out|Add1~5_sumout ;
wire \PS2|PS2_Command_Out|Add1~6 ;
wire \PS2|PS2_Command_Out|Add1~33_sumout ;
wire \PS2|PS2_Command_Out|Add1~34 ;
wire \PS2|PS2_Command_Out|Add1~37_sumout ;
wire \PS2|PS2_Command_Out|Add1~38 ;
wire \PS2|PS2_Command_Out|Add1~41_sumout ;
wire \PS2|PS2_Command_Out|Add1~42 ;
wire \PS2|PS2_Command_Out|Add1~45_sumout ;
wire \PS2|PS2_Command_Out|Equal0~2_combout ;
wire \PS2|PS2_Command_Out|Selector2~0_combout ;
wire \PS2|PS2_Command_Out|Equal2~2_combout ;
wire \PS2|PS2_Command_Out|Selector2~1_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ;
wire \PS2|PS2_Command_Out|Selector3~0_combout ;
wire \PS2|PS2_Command_Out|Selector3~1_combout ;
wire \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ;
wire \PS2|PS2_Command_Out|ps2_command[8]~feeder_combout ;
wire \PS2|PS2_Command_Out|PS2_DAT~1_combout ;
wire \PS2|PS2_Command_Out|PS2_DAT~2_combout ;
wire \FSM|POSDATA|Add4~1_sumout ;
wire \SW[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \FSM|LEGALCTRL|Mux0~0_combout ;
wire \FSM|LEGALCTRL|Decoder0~1_combout ;
wire \FSM|LEGALCTRL|isLegal~0_combout ;
wire \FSM|LEGALCTRL|isLegal~q ;
wire \PS2|Selector0~0_combout ;
wire \PS2_DAT~input_o ;
wire \PS2|ps2_data_reg~0_combout ;
wire \PS2|ps2_data_reg~q ;
wire \PS2|s_ps2_transceiver~9_combout ;
wire \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ;
wire \PS2|Selector1~0_combout ;
wire \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ;
wire \PS2|PS2_Data_In|Selector2~1_combout ;
wire \PS2|PS2_Data_In|s_ps2_receiver~9_combout ;
wire \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ;
wire \PS2|PS2_Data_In|Selector2~0_combout ;
wire \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ;
wire \PS2|PS2_Data_In|data_count~3_combout ;
wire \PS2|PS2_Data_In|data_count[0]~1_combout ;
wire \PS2|PS2_Data_In|data_count~4_combout ;
wire \PS2|PS2_Data_In|Add0~1_combout ;
wire \PS2|PS2_Data_In|data_count~2_combout ;
wire \PS2|PS2_Data_In|Add0~0_combout ;
wire \PS2|PS2_Data_In|data_count~0_combout ;
wire \PS2|PS2_Data_In|always1~0_combout ;
wire \PS2|PS2_Data_In|Selector3~0_combout ;
wire \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ;
wire \PS2|PS2_Data_In|Selector4~0_combout ;
wire \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ;
wire \PS2|PS2_Data_In|always5~0_combout ;
wire \PS2|PS2_Data_In|received_data_en~q ;
wire \FSM|LEGALCTRL|WideOr0~0_combout ;
wire \FSM|LEGALCTRL|doneCheckLegal~q ;
wire \FSM|POSCTRL|Mux3~0_combout ;
wire \FSM|POSCTRL|Mux2~0_combout ;
wire \FSM|POSCTRL|Mux0~0_combout ;
wire \FSM|POSCTRL|Mux1~0_combout ;
wire \FSM|LEGALCTRL|Mux1~1_combout ;
wire \FSM|LEGALCTRL|Mux1~2_combout ;
wire \PS2|PS2_Data_In|data_shift_reg[4]~0_combout ;
wire \PS2|PS2_Data_In|received_data[6]~feeder_combout ;
wire \PS2|PS2_Data_In|Equal1~0_combout ;
wire \PS2|PS2_Data_In|received_data[0]~1_combout ;
wire \PS2|PS2_Data_In|received_data[0]~0_combout ;
wire \PS2|PS2_Data_In|received_data[0]~2_combout ;
wire \PS2|PS2_Data_In|Equal1~1_combout ;
wire \PS2|PS2_Data_In|received_data[0]~3_combout ;
wire \PS2|PS2_Data_In|received_data[4]~feeder_combout ;
wire \PS2|PS2_Data_In|received_data[7]~feeder_combout ;
wire \FSM|POSCTRL|Decoder1~3_combout ;
wire \PS2|PS2_Data_In|received_data[0]~feeder_combout ;
wire \PS2|PS2_Data_In|received_data[3]~feeder_combout ;
wire \PS2|PS2_Data_In|received_data[1]~feeder_combout ;
wire \PS2|PS2_Data_In|received_data[2]~feeder_combout ;
wire \FSM|POSDATA|changedY[0]~0_combout ;
wire \PS2|PS2_Data_In|received_data[5]~feeder_combout ;
wire \FSM|POSCTRL|Decoder1~0_combout ;
wire \FSM|POSDATA|changedX[0]~1_combout ;
wire \FSM|POSCTRL|Decoder1~4_combout ;
wire \FSM|POSDATA|changedY[0]~5_combout ;
wire \FSM|POSDATA|newY[4]~feeder_combout ;
wire \FSM|POSDATA|newX[1]~0_combout ;
wire \FSM|POSDATA|newX[1]~1_combout ;
wire \FSM|POSDATA|newY[2]~feeder_combout ;
wire \FSM|POSDATA|newY[0]~feeder_combout ;
wire \FSM|POSDATA|changedY~1_combout ;
wire \FSM|POSDATA|changedY~2_combout ;
wire \FSM|POSDATA|changedY~3_combout ;
wire \FSM|POSCTRL|Decoder1~5_combout ;
wire \FSM|POSDATA|changedX[0]~0_combout ;
wire \FSM|POSDATA|newY[1]~feeder_combout ;
wire \FSM|POSDATA|changedY~4_combout ;
wire \FSM|POSDATA|tempCurrentY[1]~feeder_combout ;
wire \FSM|POSDATA|changedY~6_combout ;
wire \FSM|POSDATA|newY[3]~feeder_combout ;
wire \FSM|POSDATA|changedY~7_combout ;
wire \FSM|POSDATA|Add2~0_combout ;
wire \FSM|POSDATA|Add3~0_combout ;
wire \FSM|POSDATA|changedY~8_combout ;
wire \FSM|LEGALCTRL|always0~5_combout ;
wire \FSM|POSCTRL|Decoder1~2_combout ;
wire \FSM|POSCTRL|Decoder1~6_combout ;
wire \FSM|POSDATA|newX[0]~feeder_combout ;
wire \FSM|POSDATA|tempCurrentX[0]~feeder_combout ;
wire \FSM|POSDATA|changedX~5_combout ;
wire \FSM|POSCTRL|Decoder1~1_combout ;
wire \FSM|POSDATA|changedX[0]~4_combout ;
wire \FSM|POSDATA|newX[2]~feeder_combout ;
wire \FSM|POSDATA|changedX[0]~2_combout ;
wire \FSM|POSDATA|newX[1]~feeder_combout ;
wire \FSM|POSDATA|changedX~6_combout ;
wire \FSM|POSDATA|changedX~7_combout ;
wire \FSM|POSDATA|tempCurrentX[2]~feeder_combout ;
wire \FSM|POSDATA|newX[3]~feeder_combout ;
wire \FSM|POSDATA|tempCurrentX[3]~feeder_combout ;
wire \FSM|POSDATA|changedX~8_combout ;
wire \FSM|POSDATA|Add0~0_combout ;
wire \FSM|POSDATA|Add1~0_combout ;
wire \FSM|POSDATA|newX[4]~feeder_combout ;
wire \FSM|POSDATA|changedX~3_combout ;
wire \FSM|LEGALCTRL|always0~4_combout ;
wire \FSM|LEGALCTRL|Mux1~0_combout ;
wire \FSM|LEGALCTRL|Equal4~0_combout ;
wire \FSM|LEGALCTRL|always0~0_combout ;
wire \FSM|LEGALCTRL|always0~1_combout ;
wire \FSM|LEGALCTRL|always0~2_combout ;
wire \FSM|LEGALCTRL|always0~3_combout ;
wire \FSM|LEGALCTRL|Mux1~3_combout ;
wire \FSM|LEGALCTRL|Decoder0~0_combout ;
wire \FSM|LEGALCTRL|gameOver~q ;
wire \FSM|POSDATA|numberOfMoves[3]~0_combout ;
wire \FSM|POSDATA|Add4~2 ;
wire \FSM|POSDATA|Add4~5_sumout ;
wire \FSM|POSDATA|Add4~6 ;
wire \FSM|POSDATA|Add4~9_sumout ;
wire \FSM|POSDATA|Add4~10 ;
wire \FSM|POSDATA|Add4~13_sumout ;
wire \FSM|POSDATA|Add4~14 ;
wire \FSM|POSDATA|Add4~17_sumout ;
wire \FSM|POSDATA|Add4~18 ;
wire \FSM|POSDATA|Add4~21_sumout ;
wire \FSM|POSDATA|Add4~22 ;
wire \FSM|POSDATA|Add4~25_sumout ;
wire \FSM|POSDATA|Add4~26 ;
wire \FSM|POSDATA|Add4~29_sumout ;
wire \last_data_received[3]~0_combout ;
wire \last_data_received[1]~feeder_combout ;
wire \Segment0|seven_seg_display[0]~6_combout ;
wire \Segment0|seven_seg_display[1]~0_combout ;
wire \Segment0|seven_seg_display[2]~1_combout ;
wire \Segment0|seven_seg_display[3]~5_combout ;
wire \Segment0|seven_seg_display[4]~2_combout ;
wire \Segment0|seven_seg_display[5]~3_combout ;
wire \Segment0|seven_seg_display[6]~4_combout ;
wire \last_data_received[7]~feeder_combout ;
wire \Segment1|seven_seg_display[0]~6_combout ;
wire \Segment1|seven_seg_display[1]~0_combout ;
wire \Segment1|seven_seg_display[2]~1_combout ;
wire \Segment1|seven_seg_display[3]~5_combout ;
wire \Segment1|seven_seg_display[4]~2_combout ;
wire \Segment1|seven_seg_display[5]~3_combout ;
wire \Segment1|seven_seg_display[6]~4_combout ;
wire \Segment4|seven_seg_display[0]~6_combout ;
wire \Segment4|seven_seg_display[1]~0_combout ;
wire \Segment4|seven_seg_display[2]~1_combout ;
wire \Segment4|seven_seg_display[3]~5_combout ;
wire \Segment4|seven_seg_display[4]~2_combout ;
wire \Segment4|seven_seg_display[5]~3_combout ;
wire \Segment4|seven_seg_display[6]~4_combout ;
wire \Segment5|seven_seg_display[0]~6_combout ;
wire \Segment5|seven_seg_display[1]~0_combout ;
wire \Segment5|seven_seg_display[2]~1_combout ;
wire \Segment5|seven_seg_display[3]~5_combout ;
wire \Segment5|seven_seg_display[4]~2_combout ;
wire \Segment5|seven_seg_display[5]~3_combout ;
wire \Segment5|seven_seg_display[6]~4_combout ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Add0~22 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|xCounter[5]~DUPLICATE_q ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|yCounter[0]~DUPLICATE_q ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|Add1~2 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \y[0]~0_combout ;
wire \FSM|POSCTRL|Decoder0~2_combout ;
wire \maze_run_thru|countx[0]~0_combout ;
wire \maze_run_thru|countx[0]~1_combout ;
wire \maze_run_thru|countx[1]~3_combout ;
wire \maze_run_thru|countx[2]~4_combout ;
wire \maze_run_thru|Add3~0_combout ;
wire \maze_run_thru|countx[3]~2_combout ;
wire \maze_run_thru|Equal3~0_combout ;
wire \maze_run_thru|county~2_combout ;
wire \maze_run_thru|county[1]~1_combout ;
wire \maze_run_thru|county~4_combout ;
wire \maze_run_thru|county~3_combout ;
wire \maze_run_thru|county~0_combout ;
wire \maze_run_thru|always2~0_combout ;
wire \maze_run_thru|donep1~0_combout ;
wire \maze_run_thru|donep1~q ;
wire \maze_run_thru|doneBox~0_combout ;
wire \maze_run_thru|doneBox~q ;
wire \maze_run_thru|x~5_combout ;
wire \maze_run_thru|x[0]~2_combout ;
wire \maze_run_thru|x~3_combout ;
wire \maze_run_thru|x~6_combout ;
wire \maze_run_thru|Add1~1_combout ;
wire \maze_run_thru|x~4_combout ;
wire \maze_run_thru|Add1~0_combout ;
wire \maze_run_thru|x~1_combout ;
wire \maze_run_thru|always0~0_combout ;
wire \maze_run_thru|always0~2_combout ;
wire \maze_run_thru|y~4_combout ;
wire \maze_run_thru|y[3]~1_combout ;
wire \maze_run_thru|y~3_combout ;
wire \maze_run_thru|Add0~0_combout ;
wire \maze_run_thru|y~2_combout ;
wire \maze_run_thru|always0~1_combout ;
wire \maze_run_thru|y~5_combout ;
wire \maze_run_thru|y~0_combout ;
wire \maze_run_thru|Add7~22 ;
wire \maze_run_thru|Add7~26 ;
wire \maze_run_thru|Add7~18 ;
wire \maze_run_thru|Add7~14 ;
wire \maze_run_thru|Add7~6 ;
wire \maze_run_thru|Add7~10 ;
wire \maze_run_thru|Add7~1_sumout ;
wire \maze_run_thru|yLoc[7]~0_combout ;
wire \y[7]~1_combout ;
wire \maze_run_thru|Add7~9_sumout ;
wire \y[6]~3_combout ;
wire \maze_run_thru|Add7~5_sumout ;
wire \y[5]~2_combout ;
wire \maze_run_thru|Add7~13_sumout ;
wire \y[4]~4_combout ;
wire \maze_run_thru|Add7~17_sumout ;
wire \y[3]~8_combout ;
wire \maze_run_thru|Add7~25_sumout ;
wire \y[2]~7_combout ;
wire \maze_run_thru|Add7~21_sumout ;
wire \y[1]~6_combout ;
wire \y[0]~5_combout ;
wire \maze_run_thru|Add4~0_combout ;
wire \maze_run_thru|Add5~0_combout ;
wire \maze_run_thru|Add4~2_combout ;
wire \maze_run_thru|Add4~1_combout ;
wire \maze_run_thru|Add6~14 ;
wire \maze_run_thru|Add6~18 ;
wire \maze_run_thru|Add6~22 ;
wire \maze_run_thru|Add6~26 ;
wire \maze_run_thru|Add6~30 ;
wire \maze_run_thru|Add6~10 ;
wire \maze_run_thru|Add6~6 ;
wire \maze_run_thru|Add6~1_sumout ;
wire \x[8]~0_combout ;
wire \maze_run_thru|Add6~5_sumout ;
wire \x[7]~1_combout ;
wire \maze_run_thru|Add6~9_sumout ;
wire \maze_run_thru|xLoc~0_combout ;
wire \x[6]~2_combout ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~19 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~23 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~27 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~31 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~35 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~39 ;
wire \VGA|user_input_translator|Add1~42 ;
wire \VGA|user_input_translator|Add1~43 ;
wire \VGA|user_input_translator|Add1~2 ;
wire \VGA|user_input_translator|Add1~3 ;
wire \VGA|user_input_translator|Add1~10 ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ;
wire \VGA|controller|yCounter[1]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~42 ;
wire \VGA|controller|controller_translator|Add1~43 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \maze_run_thru|x[0]~0_combout ;
wire \maze_run_thru|address[5]~feeder_combout ;
wire \maze_run_thru|address[6]~feeder_combout ;
wire \maze_run_thru|address[7]~feeder_combout ;
wire \maze_run_thru|address[9]~feeder_combout ;
wire \colour[2]~0_combout ;
wire \always1~0_combout ;
wire \FSM|POSCTRL|Decoder0~0_combout ;
wire \comb~0_combout ;
wire \FSM|POSCTRL|Decoder0~1_combout ;
wire \colour[2]~1_combout ;
wire \x[0]~3_combout ;
wire \maze_run_thru|Add6~13_sumout ;
wire \x[1]~4_combout ;
wire \maze_run_thru|Add6~17_sumout ;
wire \x[2]~5_combout ;
wire \maze_run_thru|Add6~21_sumout ;
wire \x[3]~6_combout ;
wire \maze_run_thru|Add6~25_sumout ;
wire \maze_run_thru|xLoc~1_combout ;
wire \x[4]~7_combout ;
wire \maze_run_thru|Add6~29_sumout ;
wire \x[5]~8_combout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|user_input_translator|Add1~41_sumout ;
wire \VGA|controller|xCounter[1]~DUPLICATE_q ;
wire \VGA|controller|xCounter[6]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|controller|controller_translator|Add1~41_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \comb~1_combout ;
wire \colour[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29 ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \comb~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire [7:0] \FSM|POSDATA|numberOfMoves ;
wire [3:0] \PS2|PS2_Data_In|data_count ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [8:0] \maze_run_thru|xLoc ;
wire [7:0] last_data_received;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode433w ;
wire [8:0] \maze_run_thru|yLoc ;
wire [7:0] \PS2|PS2_Data_In|received_data ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [9:0] \maze_run_thru|address ;
wire [9:0] \VGA|controller|xCounter ;
wire [2:0] \FSM|LEGALCTRL|currentStateL ;
wire [4:0] \maze_run_thru|y ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode422w ;
wire [15:0] \PS2|PS2_Data_In|data_shift_reg ;
wire [3:0] \FSM|POSCTRL|currentStateP ;
wire [3:0] \maze_run_thru|countx ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [9:0] \VGA|controller|yCounter ;
wire [4:0] \FSM|POSDATA|changedY ;
wire [20:1] \PS2|PS2_Command_Out|waiting_counter ;
wire [2:0] \maze|altsyncram_component|auto_generated|q_a ;
wire [8:0] \PS2|PS2_Command_Out|ps2_command ;
wire [13:1] \PS2|PS2_Command_Out|command_initiate_counter ;
wire [4:0] \FSM|POSDATA|changedX ;
wire [17:1] \PS2|PS2_Command_Out|transfer_counter ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [4:0] \FSM|POSDATA|tempCurrentY ;
wire [4:0] \FSM|POSDATA|tempCurrentX ;
wire [4:0] \FSM|POSDATA|newY ;
wire [4:0] \FSM|POSDATA|newX ;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode353w ;
wire [3:0] \maze_run_thru|county ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [4:0] \maze_run_thru|x ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [3:0] \PS2|PS2_Command_Out|cur_bit ;
wire [8:0] x;
wire [8:0] y;
wire [2:0] colour;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [9:0] \maze|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a29  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \maze|altsyncram_component|auto_generated|q_a [0] = \maze|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \maze|altsyncram_component|auto_generated|q_a [1] = \maze|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \maze|altsyncram_component|auto_generated|q_a [2] = \maze|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \pX[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pX[0]),
	.obar());
// synopsys translate_off
defparam \pX[0]~output .bus_hold = "false";
defparam \pX[0]~output .open_drain_output = "false";
defparam \pX[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \pX[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pX[1]),
	.obar());
// synopsys translate_off
defparam \pX[1]~output .bus_hold = "false";
defparam \pX[1]~output .open_drain_output = "false";
defparam \pX[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \pX[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pX[2]),
	.obar());
// synopsys translate_off
defparam \pX[2]~output .bus_hold = "false";
defparam \pX[2]~output .open_drain_output = "false";
defparam \pX[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \pX[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pX[3]),
	.obar());
// synopsys translate_off
defparam \pX[3]~output .bus_hold = "false";
defparam \pX[3]~output .open_drain_output = "false";
defparam \pX[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \pX[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pX[4]),
	.obar());
// synopsys translate_off
defparam \pX[4]~output .bus_hold = "false";
defparam \pX[4]~output .open_drain_output = "false";
defparam \pX[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \pY[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pY[0]),
	.obar());
// synopsys translate_off
defparam \pY[0]~output .bus_hold = "false";
defparam \pY[0]~output .open_drain_output = "false";
defparam \pY[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \pY[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pY[1]),
	.obar());
// synopsys translate_off
defparam \pY[1]~output .bus_hold = "false";
defparam \pY[1]~output .open_drain_output = "false";
defparam \pY[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \pY[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pY[2]),
	.obar());
// synopsys translate_off
defparam \pY[2]~output .bus_hold = "false";
defparam \pY[2]~output .open_drain_output = "false";
defparam \pY[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \pY[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pY[3]),
	.obar());
// synopsys translate_off
defparam \pY[3]~output .bus_hold = "false";
defparam \pY[3]~output .open_drain_output = "false";
defparam \pY[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \pY[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pY[4]),
	.obar());
// synopsys translate_off
defparam \pY[4]~output .bus_hold = "false";
defparam \pY[4]~output .open_drain_output = "false";
defparam \pY[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \nX[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nX[0]),
	.obar());
// synopsys translate_off
defparam \nX[0]~output .bus_hold = "false";
defparam \nX[0]~output .open_drain_output = "false";
defparam \nX[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \nX[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nX[1]),
	.obar());
// synopsys translate_off
defparam \nX[1]~output .bus_hold = "false";
defparam \nX[1]~output .open_drain_output = "false";
defparam \nX[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \nX[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nX[2]),
	.obar());
// synopsys translate_off
defparam \nX[2]~output .bus_hold = "false";
defparam \nX[2]~output .open_drain_output = "false";
defparam \nX[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \nX[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nX[3]),
	.obar());
// synopsys translate_off
defparam \nX[3]~output .bus_hold = "false";
defparam \nX[3]~output .open_drain_output = "false";
defparam \nX[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \nX[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nX[4]),
	.obar());
// synopsys translate_off
defparam \nX[4]~output .bus_hold = "false";
defparam \nX[4]~output .open_drain_output = "false";
defparam \nX[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \nY[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nY[0]),
	.obar());
// synopsys translate_off
defparam \nY[0]~output .bus_hold = "false";
defparam \nY[0]~output .open_drain_output = "false";
defparam \nY[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \nY[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nY[1]),
	.obar());
// synopsys translate_off
defparam \nY[1]~output .bus_hold = "false";
defparam \nY[1]~output .open_drain_output = "false";
defparam \nY[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \nY[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nY[2]),
	.obar());
// synopsys translate_off
defparam \nY[2]~output .bus_hold = "false";
defparam \nY[2]~output .open_drain_output = "false";
defparam \nY[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \nY[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nY[3]),
	.obar());
// synopsys translate_off
defparam \nY[3]~output .bus_hold = "false";
defparam \nY[3]~output .open_drain_output = "false";
defparam \nY[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \nY[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nY[4]),
	.obar());
// synopsys translate_off
defparam \nY[4]~output .bus_hold = "false";
defparam \nY[4]~output .open_drain_output = "false";
defparam \nY[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \scoreGame[0]~output (
	.i(\FSM|POSDATA|numberOfMoves [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[0]),
	.obar());
// synopsys translate_off
defparam \scoreGame[0]~output .bus_hold = "false";
defparam \scoreGame[0]~output .open_drain_output = "false";
defparam \scoreGame[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \scoreGame[1]~output (
	.i(\FSM|POSDATA|numberOfMoves [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[1]),
	.obar());
// synopsys translate_off
defparam \scoreGame[1]~output .bus_hold = "false";
defparam \scoreGame[1]~output .open_drain_output = "false";
defparam \scoreGame[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \scoreGame[2]~output (
	.i(\FSM|POSDATA|numberOfMoves [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[2]),
	.obar());
// synopsys translate_off
defparam \scoreGame[2]~output .bus_hold = "false";
defparam \scoreGame[2]~output .open_drain_output = "false";
defparam \scoreGame[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \scoreGame[3]~output (
	.i(\FSM|POSDATA|numberOfMoves [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[3]),
	.obar());
// synopsys translate_off
defparam \scoreGame[3]~output .bus_hold = "false";
defparam \scoreGame[3]~output .open_drain_output = "false";
defparam \scoreGame[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \scoreGame[4]~output (
	.i(\FSM|POSDATA|numberOfMoves [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[4]),
	.obar());
// synopsys translate_off
defparam \scoreGame[4]~output .bus_hold = "false";
defparam \scoreGame[4]~output .open_drain_output = "false";
defparam \scoreGame[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \scoreGame[5]~output (
	.i(\FSM|POSDATA|numberOfMoves [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[5]),
	.obar());
// synopsys translate_off
defparam \scoreGame[5]~output .bus_hold = "false";
defparam \scoreGame[5]~output .open_drain_output = "false";
defparam \scoreGame[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \scoreGame[6]~output (
	.i(\FSM|POSDATA|numberOfMoves [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[6]),
	.obar());
// synopsys translate_off
defparam \scoreGame[6]~output .bus_hold = "false";
defparam \scoreGame[6]~output .open_drain_output = "false";
defparam \scoreGame[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \scoreGame[7]~output (
	.i(\FSM|POSDATA|numberOfMoves [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[7]),
	.obar());
// synopsys translate_off
defparam \scoreGame[7]~output .bus_hold = "false";
defparam \scoreGame[7]~output .open_drain_output = "false";
defparam \scoreGame[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \scoreGame[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[8]),
	.obar());
// synopsys translate_off
defparam \scoreGame[8]~output .bus_hold = "false";
defparam \scoreGame[8]~output .open_drain_output = "false";
defparam \scoreGame[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \scoreGame[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[9]),
	.obar());
// synopsys translate_off
defparam \scoreGame[9]~output .bus_hold = "false";
defparam \scoreGame[9]~output .open_drain_output = "false";
defparam \scoreGame[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \scoreGame[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[10]),
	.obar());
// synopsys translate_off
defparam \scoreGame[10]~output .bus_hold = "false";
defparam \scoreGame[10]~output .open_drain_output = "false";
defparam \scoreGame[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \scoreGame[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[11]),
	.obar());
// synopsys translate_off
defparam \scoreGame[11]~output .bus_hold = "false";
defparam \scoreGame[11]~output .open_drain_output = "false";
defparam \scoreGame[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \scoreGame[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[12]),
	.obar());
// synopsys translate_off
defparam \scoreGame[12]~output .bus_hold = "false";
defparam \scoreGame[12]~output .open_drain_output = "false";
defparam \scoreGame[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \scoreGame[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[13]),
	.obar());
// synopsys translate_off
defparam \scoreGame[13]~output .bus_hold = "false";
defparam \scoreGame[13]~output .open_drain_output = "false";
defparam \scoreGame[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \scoreGame[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[14]),
	.obar());
// synopsys translate_off
defparam \scoreGame[14]~output .bus_hold = "false";
defparam \scoreGame[14]~output .open_drain_output = "false";
defparam \scoreGame[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \scoreGame[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[15]),
	.obar());
// synopsys translate_off
defparam \scoreGame[15]~output .bus_hold = "false";
defparam \scoreGame[15]~output .open_drain_output = "false";
defparam \scoreGame[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \scoreGame[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[16]),
	.obar());
// synopsys translate_off
defparam \scoreGame[16]~output .bus_hold = "false";
defparam \scoreGame[16]~output .open_drain_output = "false";
defparam \scoreGame[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \scoreGame[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[17]),
	.obar());
// synopsys translate_off
defparam \scoreGame[17]~output .bus_hold = "false";
defparam \scoreGame[17]~output .open_drain_output = "false";
defparam \scoreGame[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \scoreGame[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[18]),
	.obar());
// synopsys translate_off
defparam \scoreGame[18]~output .bus_hold = "false";
defparam \scoreGame[18]~output .open_drain_output = "false";
defparam \scoreGame[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \scoreGame[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[19]),
	.obar());
// synopsys translate_off
defparam \scoreGame[19]~output .bus_hold = "false";
defparam \scoreGame[19]~output .open_drain_output = "false";
defparam \scoreGame[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \scoreGame[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[20]),
	.obar());
// synopsys translate_off
defparam \scoreGame[20]~output .bus_hold = "false";
defparam \scoreGame[20]~output .open_drain_output = "false";
defparam \scoreGame[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \scoreGame[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[21]),
	.obar());
// synopsys translate_off
defparam \scoreGame[21]~output .bus_hold = "false";
defparam \scoreGame[21]~output .open_drain_output = "false";
defparam \scoreGame[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \scoreGame[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[22]),
	.obar());
// synopsys translate_off
defparam \scoreGame[22]~output .bus_hold = "false";
defparam \scoreGame[22]~output .open_drain_output = "false";
defparam \scoreGame[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \scoreGame[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(scoreGame[23]),
	.obar());
// synopsys translate_off
defparam \scoreGame[23]~output .bus_hold = "false";
defparam \scoreGame[23]~output .open_drain_output = "false";
defparam \scoreGame[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\Segment0|seven_seg_display[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\Segment0|seven_seg_display[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\Segment0|seven_seg_display[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\Segment0|seven_seg_display[3]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\Segment0|seven_seg_display[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\Segment0|seven_seg_display[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\Segment0|seven_seg_display[6]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\Segment1|seven_seg_display[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\Segment1|seven_seg_display[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\Segment1|seven_seg_display[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\Segment1|seven_seg_display[3]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\Segment1|seven_seg_display[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\Segment1|seven_seg_display[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\Segment1|seven_seg_display[6]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\Segment4|seven_seg_display[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\Segment4|seven_seg_display[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\Segment4|seven_seg_display[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\Segment4|seven_seg_display[3]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\Segment4|seven_seg_display[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\Segment4|seven_seg_display[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\Segment4|seven_seg_display[6]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\Segment5|seven_seg_display[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\Segment5|seven_seg_display[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\Segment5|seven_seg_display[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\Segment5|seven_seg_display[3]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\Segment5|seven_seg_display[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\Segment5|seven_seg_display[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\Segment5|seven_seg_display[6]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \PS2_CLK~output (
	.i(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \PS2_DAT~output (
	.i(\PS2|PS2_Command_Out|PS2_DAT~1_combout ),
	.oe(\PS2|PS2_Command_Out|PS2_DAT~2_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "false";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~13 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~13_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [1] ) + ( VCC ) + ( !VCC ))
// \PS2|PS2_Command_Out|Add0~14  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~13_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~13 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \PS2|PS2_Command_Out|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~17 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~17_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~14  ))
// \PS2|PS2_Command_Out|Add0~18  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~14  ))

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~17_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~17 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N5
dffeas \PS2|PS2_Command_Out|command_initiate_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~21 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~21_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [3] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~18  ))
// \PS2|PS2_Command_Out|Add0~22  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [3] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~18  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~21_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~21 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N8
dffeas \PS2|PS2_Command_Out|command_initiate_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~25 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~25_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~22  ))
// \PS2|PS2_Command_Out|Add0~26  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~25_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~25 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N11
dffeas \PS2|PS2_Command_Out|command_initiate_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[4] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~29 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~29_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [5] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~26  ))
// \PS2|PS2_Command_Out|Add0~30  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [5] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~26  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~29_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~29 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N14
dffeas \PS2|PS2_Command_Out|command_initiate_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[5] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~9 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~9_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~30  ))
// \PS2|PS2_Command_Out|Add0~10  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~9_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~9 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N17
dffeas \PS2|PS2_Command_Out|command_initiate_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[6] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~33 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~33_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~10  ))
// \PS2|PS2_Command_Out|Add0~34  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~33_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~33 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N20
dffeas \PS2|PS2_Command_Out|command_initiate_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[7] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~41 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~41_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~34  ))
// \PS2|PS2_Command_Out|Add0~42  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~34  ))

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~41_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~41 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N23
dffeas \PS2|PS2_Command_Out|command_initiate_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[8] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~49 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~49_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~42  ))
// \PS2|PS2_Command_Out|Add0~50  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~49_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~49 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N26
dffeas \PS2|PS2_Command_Out|command_initiate_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[9] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~37 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~37_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~50  ))
// \PS2|PS2_Command_Out|Add0~38  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~50  ))

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~37_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~37 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N29
dffeas \PS2|PS2_Command_Out|command_initiate_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[10] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~45 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~45_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~38  ))
// \PS2|PS2_Command_Out|Add0~46  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~38  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~45_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~45 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N32
dffeas \PS2|PS2_Command_Out|command_initiate_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[11] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~5 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~5_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~46  ))
// \PS2|PS2_Command_Out|Add0~6  = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~46  ))

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~5_sumout ),
	.cout(\PS2|PS2_Command_Out|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~5 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N35
dffeas \PS2|PS2_Command_Out|command_initiate_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[12] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal2~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal2~1_combout  = ( \PS2|PS2_Command_Out|command_initiate_counter [9] & ( (!\PS2|PS2_Command_Out|command_initiate_counter [7] & (!\PS2|PS2_Command_Out|command_initiate_counter [11] & (\PS2|PS2_Command_Out|command_initiate_counter 
// [8] & \PS2|PS2_Command_Out|command_initiate_counter [10]))) ) )

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [7]),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [11]),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [8]),
	.datad(!\PS2|PS2_Command_Out|command_initiate_counter [10]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|command_initiate_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal2~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal2~1 .lut_mask = 64'h0000000000080008;
defparam \PS2|PS2_Command_Out|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N36
cyclonev_lcell_comb \PS2|PS2_Command_Out|command_initiate_counter[1]~0 (
// Equation(s):
// \PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout  = ( \PS2|PS2_Command_Out|Equal2~1_combout  & ( \KEY[0]~input_o  & ( (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ) # ((!\PS2|PS2_Command_Out|Equal2~0_combout ) # 
// ((!\PS2|PS2_Command_Out|command_initiate_counter [6]) # (\PS2|PS2_Command_Out|command_initiate_counter [12]))) ) ) ) # ( !\PS2|PS2_Command_Out|Equal2~1_combout  & ( \KEY[0]~input_o  ) ) # ( \PS2|PS2_Command_Out|Equal2~1_combout  & ( !\KEY[0]~input_o  ) ) 
// # ( !\PS2|PS2_Command_Out|Equal2~1_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.datab(!\PS2|PS2_Command_Out|Equal2~0_combout ),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [12]),
	.datad(!\PS2|PS2_Command_Out|command_initiate_counter [6]),
	.datae(!\PS2|PS2_Command_Out|Equal2~1_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[1]~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|command_initiate_counter[1]~0 .lut_mask = 64'hFFFFFFFFFFFFFFEF;
defparam \PS2|PS2_Command_Out|command_initiate_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N2
dffeas \PS2|PS2_Command_Out|command_initiate_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add0~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Add0~1_sumout  = SUM(( \PS2|PS2_Command_Out|command_initiate_counter [13] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add0~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N38
dffeas \PS2|PS2_Command_Out|command_initiate_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|command_initiate_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|command_initiate_counter[13] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|command_initiate_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal2~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal2~0_combout  = ( \PS2|PS2_Command_Out|command_initiate_counter [13] & ( \PS2|PS2_Command_Out|command_initiate_counter [5] & ( (!\PS2|PS2_Command_Out|command_initiate_counter [1] & (\PS2|PS2_Command_Out|command_initiate_counter 
// [4] & (\PS2|PS2_Command_Out|command_initiate_counter [2] & !\PS2|PS2_Command_Out|command_initiate_counter [3]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [1]),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [4]),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [2]),
	.datad(!\PS2|PS2_Command_Out|command_initiate_counter [3]),
	.datae(!\PS2|PS2_Command_Out|command_initiate_counter [13]),
	.dataf(!\PS2|PS2_Command_Out|command_initiate_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal2~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal2~0 .lut_mask = 64'h0000000000000200;
defparam \PS2|PS2_Command_Out|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \PS2|PS2_Command_Out|s_ps2_transmitter~13 (
// Equation(s):
// \PS2|PS2_Command_Out|s_ps2_transmitter~13_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q  & ( \PS2|PS2_Command_Out|command_initiate_counter [12] & ( !\KEY[0]~input_o  ) ) ) # ( 
// !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q  & ( \PS2|PS2_Command_Out|command_initiate_counter [12] ) ) # ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q  & ( 
// !\PS2|PS2_Command_Out|command_initiate_counter [12] & ( (!\KEY[0]~input_o ) # ((\PS2|PS2_Command_Out|Equal2~0_combout  & (\PS2|PS2_Command_Out|command_initiate_counter [6] & \PS2|PS2_Command_Out|Equal2~1_combout ))) ) ) ) # ( 
// !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q  & ( !\PS2|PS2_Command_Out|command_initiate_counter [12] ) )

	.dataa(!\PS2|PS2_Command_Out|Equal2~0_combout ),
	.datab(!\PS2|PS2_Command_Out|command_initiate_counter [6]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|PS2_Command_Out|Equal2~1_combout ),
	.datae(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.dataf(!\PS2|PS2_Command_Out|command_initiate_counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter~13 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter~13 .lut_mask = 64'hFFFFF0F1FFFFF0F0;
defparam \PS2|PS2_Command_Out|s_ps2_transmitter~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0 (
// Equation(s):
// \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout  = ( !\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N47
dffeas \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N0
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~45 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~45_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [1] ) + ( VCC ) + ( !VCC ))
// \PS2|PS2_Command_Out|Add2~46  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~45_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~45 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~45 .lut_mask = 64'h0000000000000F0F;
defparam \PS2|PS2_Command_Out|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N27
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~17 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~17_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~14  ))
// \PS2|PS2_Command_Out|Add2~18  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~14  ))

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~17_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~17 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~17 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N30
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~37 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~37_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~18  ))
// \PS2|PS2_Command_Out|Add2~38  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~18  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~37_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~37 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N54
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal3~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal3~1_combout  = ( !\PS2|PS2_Command_Out|transfer_counter [13] & ( !\PS2|PS2_Command_Out|transfer_counter [14] & ( (!\PS2|PS2_Command_Out|transfer_counter [12] & (!\PS2|PS2_Command_Out|transfer_counter [3] & 
// (!\PS2|PS2_Command_Out|transfer_counter [2] & \PS2|PS2_Command_Out|transfer_counter [11]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [12]),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [3]),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [2]),
	.datad(!\PS2|PS2_Command_Out|transfer_counter [11]),
	.datae(!\PS2|PS2_Command_Out|transfer_counter [13]),
	.dataf(!\PS2|PS2_Command_Out|transfer_counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal3~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal3~1 .lut_mask = 64'h0080000000000000;
defparam \PS2|PS2_Command_Out|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N6
cyclonev_lcell_comb \PS2|ps2_clk_reg~0 (
// Equation(s):
// \PS2|ps2_clk_reg~0_combout  = ( \KEY[0]~input_o  & ( \PS2_CLK~input_o  ) ) # ( !\KEY[0]~input_o  & ( \PS2_CLK~input_o  ) ) # ( !\KEY[0]~input_o  & ( !\PS2_CLK~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\PS2_CLK~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|ps2_clk_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|ps2_clk_reg~0 .extended_lut = "off";
defparam \PS2|ps2_clk_reg~0 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \PS2|ps2_clk_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N8
dffeas \PS2|ps2_clk_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|ps2_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|ps2_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|ps2_clk_reg .is_wysiwyg = "true";
defparam \PS2|ps2_clk_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N39
cyclonev_lcell_comb \PS2|last_ps2_clk~0 (
// Equation(s):
// \PS2|last_ps2_clk~0_combout  = ( \PS2|ps2_clk_reg~q  ) # ( !\PS2|ps2_clk_reg~q  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|ps2_clk_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|last_ps2_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|last_ps2_clk~0 .extended_lut = "off";
defparam \PS2|last_ps2_clk~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \PS2|last_ps2_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N41
dffeas \PS2|last_ps2_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|last_ps2_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|last_ps2_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|last_ps2_clk .is_wysiwyg = "true";
defparam \PS2|last_ps2_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \PS2|PS2_Command_Out|cur_bit~4 (
// Equation(s):
// \PS2|PS2_Command_Out|cur_bit~4_combout  = ( \PS2|last_ps2_clk~q  & ( (!\PS2|PS2_Command_Out|cur_bit [0] & (\KEY[0]~input_o  & (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & !\PS2|ps2_clk_reg~q ))) ) )

	.dataa(!\PS2|PS2_Command_Out|cur_bit [0]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datad(!\PS2|ps2_clk_reg~q ),
	.datae(gnd),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|cur_bit~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit~4 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|cur_bit~4 .lut_mask = 64'h0000000002000200;
defparam \PS2|PS2_Command_Out|cur_bit~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N42
cyclonev_lcell_comb \PS2|PS2_Command_Out|cur_bit[3]~1 (
// Equation(s):
// \PS2|PS2_Command_Out|cur_bit[3]~1_combout  = ( \PS2|ps2_clk_reg~q  & ( (!\KEY[0]~input_o ) # (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ) ) ) # ( !\PS2|ps2_clk_reg~q  & ( (!\KEY[0]~input_o ) # 
// ((!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ) # (\PS2|last_ps2_clk~q )) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\PS2|last_ps2_clk~q ),
	.datad(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datae(gnd),
	.dataf(!\PS2|ps2_clk_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|cur_bit[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit[3]~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|cur_bit[3]~1 .lut_mask = 64'hFFCFFFCFFFCCFFCC;
defparam \PS2|PS2_Command_Out|cur_bit[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N35
dffeas \PS2|PS2_Command_Out|cur_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|cur_bit~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|cur_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|cur_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit[0] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|cur_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \PS2|PS2_Command_Out|cur_bit~3 (
// Equation(s):
// \PS2|PS2_Command_Out|cur_bit~3_combout  = ( \PS2|PS2_Command_Out|cur_bit [1] & ( !\PS2|ps2_clk_reg~q  & ( (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & (\PS2|last_ps2_clk~q  & (!\PS2|PS2_Command_Out|cur_bit [0] & \KEY[0]~input_o 
// ))) ) ) ) # ( !\PS2|PS2_Command_Out|cur_bit [1] & ( !\PS2|ps2_clk_reg~q  & ( (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & (\PS2|last_ps2_clk~q  & (\PS2|PS2_Command_Out|cur_bit [0] & \KEY[0]~input_o ))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datab(!\PS2|last_ps2_clk~q ),
	.datac(!\PS2|PS2_Command_Out|cur_bit [0]),
	.datad(!\KEY[0]~input_o ),
	.datae(!\PS2|PS2_Command_Out|cur_bit [1]),
	.dataf(!\PS2|ps2_clk_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|cur_bit~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit~3 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|cur_bit~3 .lut_mask = 64'h0001001000000000;
defparam \PS2|PS2_Command_Out|cur_bit~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N2
dffeas \PS2|PS2_Command_Out|cur_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|cur_bit~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|cur_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|cur_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|cur_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N15
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add3~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Add3~1_combout  = ( \PS2|PS2_Command_Out|cur_bit [0] & ( !\PS2|PS2_Command_Out|cur_bit [2] $ (!\PS2|PS2_Command_Out|cur_bit [1]) ) ) # ( !\PS2|PS2_Command_Out|cur_bit [0] & ( \PS2|PS2_Command_Out|cur_bit [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|cur_bit [2]),
	.datad(!\PS2|PS2_Command_Out|cur_bit [1]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|cur_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add3~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add3~1 .lut_mask = 64'h0F0F0F0F0FF00FF0;
defparam \PS2|PS2_Command_Out|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N45
cyclonev_lcell_comb \PS2|PS2_Command_Out|cur_bit~2 (
// Equation(s):
// \PS2|PS2_Command_Out|cur_bit~2_combout  = ( \PS2|last_ps2_clk~q  & ( (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & (\KEY[0]~input_o  & (\PS2|PS2_Command_Out|Add3~1_combout  & !\PS2|ps2_clk_reg~q ))) ) )

	.dataa(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\PS2|PS2_Command_Out|Add3~1_combout ),
	.datad(!\PS2|ps2_clk_reg~q ),
	.datae(gnd),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|cur_bit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit~2 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|cur_bit~2 .lut_mask = 64'h0000000001000100;
defparam \PS2|PS2_Command_Out|cur_bit~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N47
dffeas \PS2|PS2_Command_Out|cur_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|cur_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|cur_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|cur_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|cur_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add3~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Add3~0_combout  = ( \PS2|PS2_Command_Out|cur_bit [3] & ( (!\PS2|PS2_Command_Out|cur_bit [0]) # ((!\PS2|PS2_Command_Out|cur_bit [1]) # (!\PS2|PS2_Command_Out|cur_bit [2])) ) ) # ( !\PS2|PS2_Command_Out|cur_bit [3] & ( 
// (\PS2|PS2_Command_Out|cur_bit [0] & (\PS2|PS2_Command_Out|cur_bit [1] & \PS2|PS2_Command_Out|cur_bit [2])) ) )

	.dataa(!\PS2|PS2_Command_Out|cur_bit [0]),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|cur_bit [1]),
	.datad(!\PS2|PS2_Command_Out|cur_bit [2]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|cur_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add3~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add3~0 .lut_mask = 64'h00050005FFFAFFFA;
defparam \PS2|PS2_Command_Out|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N9
cyclonev_lcell_comb \PS2|PS2_Command_Out|cur_bit~0 (
// Equation(s):
// \PS2|PS2_Command_Out|cur_bit~0_combout  = ( \PS2|last_ps2_clk~q  & ( (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & (\PS2|PS2_Command_Out|Add3~0_combout  & (\KEY[0]~input_o  & !\PS2|ps2_clk_reg~q ))) ) )

	.dataa(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datab(!\PS2|PS2_Command_Out|Add3~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|ps2_clk_reg~q ),
	.datae(gnd),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|cur_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|cur_bit~0 .lut_mask = 64'h0000000001000100;
defparam \PS2|PS2_Command_Out|cur_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N11
dffeas \PS2|PS2_Command_Out|cur_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|cur_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|cur_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|cur_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|cur_bit[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|cur_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \PS2|PS2_Command_Out|always1~0 (
// Equation(s):
// \PS2|PS2_Command_Out|always1~0_combout  = ( !\PS2|PS2_Command_Out|cur_bit [2] & ( \PS2|last_ps2_clk~q  & ( (!\PS2|PS2_Command_Out|cur_bit [1] & (!\PS2|ps2_clk_reg~q  & (!\PS2|PS2_Command_Out|cur_bit [0] & \PS2|PS2_Command_Out|cur_bit [3]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|cur_bit [1]),
	.datab(!\PS2|ps2_clk_reg~q ),
	.datac(!\PS2|PS2_Command_Out|cur_bit [0]),
	.datad(!\PS2|PS2_Command_Out|cur_bit [3]),
	.datae(!\PS2|PS2_Command_Out|cur_bit [2]),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|always1~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|always1~0 .lut_mask = 64'h0000000000800000;
defparam \PS2|PS2_Command_Out|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N18
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector4~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector4~0_combout  = ( \PS2|last_ps2_clk~q  & ( (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q  & \PS2|ps2_clk_reg~q ) ) ) # ( !\PS2|last_ps2_clk~q  & ( 
// \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q  ) )

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ),
	.datac(gnd),
	.datad(!\PS2|ps2_clk_reg~q ),
	.datae(gnd),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector4~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector4~0 .lut_mask = 64'h3333333300330033;
defparam \PS2|PS2_Command_Out|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N30
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector4~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector4~1_combout  = ( \PS2|PS2_Command_Out|Selector4~0_combout  & ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( (!\PS2|PS2_Command_Out|Equal3~0_combout ) # ((!\PS2|PS2_Command_Out|Equal3~2_combout ) # 
// ((!\PS2|PS2_Command_Out|Equal3~1_combout ) # (\PS2|PS2_Command_Out|always1~0_combout ))) ) ) ) # ( !\PS2|PS2_Command_Out|Selector4~0_combout  & ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( 
// \PS2|PS2_Command_Out|always1~0_combout  ) ) ) # ( \PS2|PS2_Command_Out|Selector4~0_combout  & ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( (!\PS2|PS2_Command_Out|Equal3~0_combout ) # ((!\PS2|PS2_Command_Out|Equal3~2_combout ) 
// # (!\PS2|PS2_Command_Out|Equal3~1_combout )) ) ) )

	.dataa(!\PS2|PS2_Command_Out|Equal3~0_combout ),
	.datab(!\PS2|PS2_Command_Out|Equal3~2_combout ),
	.datac(!\PS2|PS2_Command_Out|Equal3~1_combout ),
	.datad(!\PS2|PS2_Command_Out|always1~0_combout ),
	.datae(!\PS2|PS2_Command_Out|Selector4~0_combout ),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector4~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector4~1 .lut_mask = 64'h0000FEFE00FFFEFF;
defparam \PS2|PS2_Command_Out|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N32
dffeas \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N51
cyclonev_lcell_comb \PS2|PS2_Command_Out|always5~0 (
// Equation(s):
// \PS2|PS2_Command_Out|always5~0_combout  = ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q  & ( (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & 
// !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ) ) )

	.dataa(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datab(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|always5~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|always5~0 .lut_mask = 64'h8888888800000000;
defparam \PS2|PS2_Command_Out|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N12
cyclonev_lcell_comb \PS2|PS2_Command_Out|transfer_counter[12]~1 (
// Equation(s):
// \PS2|PS2_Command_Out|transfer_counter[12]~1_combout  = ( \PS2|PS2_Command_Out|Equal3~1_combout  & ( (!\PS2|PS2_Command_Out|Equal3~0_combout ) # ((!\PS2|PS2_Command_Out|Equal3~2_combout ) # ((!\KEY[0]~input_o ) # (\PS2|PS2_Command_Out|always5~0_combout ))) 
// ) ) # ( !\PS2|PS2_Command_Out|Equal3~1_combout  )

	.dataa(!\PS2|PS2_Command_Out|Equal3~0_combout ),
	.datab(!\PS2|PS2_Command_Out|Equal3~2_combout ),
	.datac(!\PS2|PS2_Command_Out|always5~0_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[12]~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|transfer_counter[12]~1 .lut_mask = 64'hFFFFFFFFFFEFFFEF;
defparam \PS2|PS2_Command_Out|transfer_counter[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N32
dffeas \PS2|PS2_Command_Out|transfer_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[11] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N33
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~21 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~21_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~38  ))
// \PS2|PS2_Command_Out|Add2~22  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~38  ))

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~21_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~21 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N35
dffeas \PS2|PS2_Command_Out|transfer_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[12] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N36
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~25 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~25_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [13] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~22  ))
// \PS2|PS2_Command_Out|Add2~26  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [13] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~25_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~25 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N38
dffeas \PS2|PS2_Command_Out|transfer_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[13] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N39
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~29 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~29_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [14] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~26  ))
// \PS2|PS2_Command_Out|Add2~30  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [14] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~29_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~29 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N41
dffeas \PS2|PS2_Command_Out|transfer_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[14] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N42
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~57 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~57_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [15] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~30  ))
// \PS2|PS2_Command_Out|Add2~58  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [15] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~30  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~57_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~57 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N44
dffeas \PS2|PS2_Command_Out|transfer_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[15] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N42
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal3~2 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal3~2_combout  = ( !\PS2|PS2_Command_Out|transfer_counter [4] & ( !\PS2|PS2_Command_Out|transfer_counter [1] & ( (!\PS2|PS2_Command_Out|transfer_counter [15] & (\PS2|PS2_Command_Out|transfer_counter [6] & 
// (\PS2|PS2_Command_Out|transfer_counter [8] & !\PS2|PS2_Command_Out|transfer_counter [7]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [15]),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [6]),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [8]),
	.datad(!\PS2|PS2_Command_Out|transfer_counter [7]),
	.datae(!\PS2|PS2_Command_Out|transfer_counter [4]),
	.dataf(!\PS2|PS2_Command_Out|transfer_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal3~2 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal3~2 .lut_mask = 64'h0200000000000000;
defparam \PS2|PS2_Command_Out|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N6
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector5~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector5~1_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q  & ( (!\PS2|ps2_clk_reg~q ) # (\PS2|last_ps2_clk~q ) ) )

	.dataa(!\PS2|ps2_clk_reg~q ),
	.datab(gnd),
	.datac(!\PS2|last_ps2_clk~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector5~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector5~1 .lut_mask = 64'h00000000AFAFAFAF;
defparam \PS2|PS2_Command_Out|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N9
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector5~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector5~0_combout  = ( \PS2|last_ps2_clk~q  & ( (!\PS2|ps2_clk_reg~q  & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ) ) )

	.dataa(!\PS2|ps2_clk_reg~q ),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector5~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector5~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \PS2|PS2_Command_Out|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N15
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector5~2 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector5~2_combout  = ( \PS2|PS2_Command_Out|Selector5~0_combout  ) # ( !\PS2|PS2_Command_Out|Selector5~0_combout  & ( (\PS2|PS2_Command_Out|Selector5~1_combout  & ((!\PS2|PS2_Command_Out|Equal3~0_combout ) # 
// ((!\PS2|PS2_Command_Out|Equal3~2_combout ) # (!\PS2|PS2_Command_Out|Equal3~1_combout )))) ) )

	.dataa(!\PS2|PS2_Command_Out|Equal3~0_combout ),
	.datab(!\PS2|PS2_Command_Out|Equal3~2_combout ),
	.datac(!\PS2|PS2_Command_Out|Selector5~1_combout ),
	.datad(!\PS2|PS2_Command_Out|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector5~2 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector5~2 .lut_mask = 64'h0F0E0F0EFFFFFFFF;
defparam \PS2|PS2_Command_Out|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N17
dffeas \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N48
cyclonev_lcell_comb \PS2|PS2_Command_Out|transfer_counter[12]~0 (
// Equation(s):
// \PS2|PS2_Command_Out|transfer_counter[12]~0_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q  & ( !\KEY[0]~input_o  ) ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q  & ( (!\KEY[0]~input_o ) 
// # ((!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q )) ) )

	.dataa(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datab(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[12]~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|transfer_counter[12]~0 .lut_mask = 64'hF8F8F8F8F0F0F0F0;
defparam \PS2|PS2_Command_Out|transfer_counter[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N2
dffeas \PS2|PS2_Command_Out|transfer_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N3
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~41 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~41_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~46  ))
// \PS2|PS2_Command_Out|Add2~42  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~46  ))

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~41_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~41 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~41 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N5
dffeas \PS2|PS2_Command_Out|transfer_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N6
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~33 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~33_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [3] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~42  ))
// \PS2|PS2_Command_Out|Add2~34  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [3] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~42  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~33_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~33 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N8
dffeas \PS2|PS2_Command_Out|transfer_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N9
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~49 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~49_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~34  ))
// \PS2|PS2_Command_Out|Add2~50  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~49_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~49 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N11
dffeas \PS2|PS2_Command_Out|transfer_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[4] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N12
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~1_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [5] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~50  ))
// \PS2|PS2_Command_Out|Add2~2  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [5] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~50  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~1_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~1 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N14
dffeas \PS2|PS2_Command_Out|transfer_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[5] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N15
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~53 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~53_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~2  ))
// \PS2|PS2_Command_Out|Add2~54  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~53_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~53 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N17
dffeas \PS2|PS2_Command_Out|transfer_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[6] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N18
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~61 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~61_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~54  ))
// \PS2|PS2_Command_Out|Add2~62  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~61_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~61 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N20
dffeas \PS2|PS2_Command_Out|transfer_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[7] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N21
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~65 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~65_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~62  ))
// \PS2|PS2_Command_Out|Add2~66  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~62  ))

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~65_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~65 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~65 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N23
dffeas \PS2|PS2_Command_Out|transfer_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[8] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N24
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~13 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~13_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~66  ))
// \PS2|PS2_Command_Out|Add2~14  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~13_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~13 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N26
dffeas \PS2|PS2_Command_Out|transfer_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[9] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N29
dffeas \PS2|PS2_Command_Out|transfer_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[10] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N45
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~9 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~9_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [16] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~58  ))
// \PS2|PS2_Command_Out|Add2~10  = CARRY(( \PS2|PS2_Command_Out|transfer_counter [16] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~9_sumout ),
	.cout(\PS2|PS2_Command_Out|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~9 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N47
dffeas \PS2|PS2_Command_Out|transfer_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[16] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N48
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add2~5 (
// Equation(s):
// \PS2|PS2_Command_Out|Add2~5_sumout  = SUM(( \PS2|PS2_Command_Out|transfer_counter [17] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add2~5 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N50
dffeas \PS2|PS2_Command_Out|transfer_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|transfer_counter[12]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|transfer_counter[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|transfer_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|transfer_counter[17] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|transfer_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N36
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal3~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal3~0_combout  = ( \PS2|PS2_Command_Out|transfer_counter [17] & ( !\PS2|PS2_Command_Out|transfer_counter [5] & ( (\PS2|PS2_Command_Out|transfer_counter [10] & (!\PS2|PS2_Command_Out|transfer_counter [9] & 
// \PS2|PS2_Command_Out|transfer_counter [16])) ) ) )

	.dataa(!\PS2|PS2_Command_Out|transfer_counter [10]),
	.datab(!\PS2|PS2_Command_Out|transfer_counter [9]),
	.datac(!\PS2|PS2_Command_Out|transfer_counter [16]),
	.datad(gnd),
	.datae(!\PS2|PS2_Command_Out|transfer_counter [17]),
	.dataf(!\PS2|PS2_Command_Out|transfer_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal3~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal3~0 .lut_mask = 64'h0000040400000000;
defparam \PS2|PS2_Command_Out|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N0
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~25 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~25_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [1] ) + ( VCC ) + ( !VCC ))
// \PS2|PS2_Command_Out|Add1~26  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~25_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~25 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \PS2|PS2_Command_Out|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N24
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~45 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~45_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~42  ))
// \PS2|PS2_Command_Out|Add1~46  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [9] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~45_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~45 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N27
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~49 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~49_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~46  ))
// \PS2|PS2_Command_Out|Add1~50  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [10] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~46  ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~49_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~49 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal0~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal0~0_combout  = (\PS2|PS2_Command_Out|waiting_counter [5] & !\PS2|PS2_Command_Out|waiting_counter [4])

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [5]),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal0~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal0~0 .lut_mask = 64'h3030303030303030;
defparam \PS2|PS2_Command_Out|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N36
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~61 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~61_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [13] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~58  ))
// \PS2|PS2_Command_Out|Add1~62  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [13] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~61_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~61 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N39
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~65 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~65_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [14] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~62  ))
// \PS2|PS2_Command_Out|Add1~66  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [14] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~65_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~65 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N41
dffeas \PS2|PS2_Command_Out|waiting_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[14] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N42
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~69 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~69_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [15] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~66  ))
// \PS2|PS2_Command_Out|Add1~70  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [15] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~66  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~69_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~69 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N44
dffeas \PS2|PS2_Command_Out|waiting_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[15] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N45
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~73 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~73_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [16] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~70  ))
// \PS2|PS2_Command_Out|Add1~74  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [16] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~73_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~73 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N47
dffeas \PS2|PS2_Command_Out|waiting_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[16] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N48
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~77 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~77_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [17] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~74  ))
// \PS2|PS2_Command_Out|Add1~78  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [17] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~77_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~77 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N50
dffeas \PS2|PS2_Command_Out|waiting_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[17] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N51
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~9 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~9_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [18] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~78  ))
// \PS2|PS2_Command_Out|Add1~10  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [18] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~78  ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~9_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~9 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N53
dffeas \PS2|PS2_Command_Out|waiting_counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[18] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N54
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~13 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~13_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [19] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~10  ))
// \PS2|PS2_Command_Out|Add1~14  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [19] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~13_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~13 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N56
dffeas \PS2|PS2_Command_Out|waiting_counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[19] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N57
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~17 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~17_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [20] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~17 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N59
dffeas \PS2|PS2_Command_Out|waiting_counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[20] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal0~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal0~1_combout  = ( \PS2|PS2_Command_Out|waiting_counter [20] & ( !\PS2|PS2_Command_Out|waiting_counter [19] & ( (\PS2|PS2_Command_Out|waiting_counter [18] & (!\PS2|PS2_Command_Out|waiting_counter [2] & 
// (!\PS2|PS2_Command_Out|waiting_counter [3] & !\PS2|PS2_Command_Out|waiting_counter [1]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [18]),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [2]),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [3]),
	.datad(!\PS2|PS2_Command_Out|waiting_counter [1]),
	.datae(!\PS2|PS2_Command_Out|waiting_counter [20]),
	.dataf(!\PS2|PS2_Command_Out|waiting_counter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal0~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal0~1 .lut_mask = 64'h0000400000000000;
defparam \PS2|PS2_Command_Out|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \PS2|PS2_Command_Out|waiting_counter[6]~1 (
// Equation(s):
// \PS2|PS2_Command_Out|waiting_counter[6]~1_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  & ( \PS2|PS2_Command_Out|Equal0~2_combout  & ( (!\KEY[0]~input_o ) # ((!\PS2|PS2_Command_Out|Equal0~0_combout ) # 
// ((!\PS2|PS2_Command_Out|Equal0~3_combout ) # (!\PS2|PS2_Command_Out|Equal0~1_combout ))) ) ) ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  & ( \PS2|PS2_Command_Out|Equal0~2_combout  ) ) # ( 
// \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  & ( !\PS2|PS2_Command_Out|Equal0~2_combout  ) ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  & ( !\PS2|PS2_Command_Out|Equal0~2_combout  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\PS2|PS2_Command_Out|Equal0~0_combout ),
	.datac(!\PS2|PS2_Command_Out|Equal0~3_combout ),
	.datad(!\PS2|PS2_Command_Out|Equal0~1_combout ),
	.datae(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.dataf(!\PS2|PS2_Command_Out|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[6]~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|waiting_counter[6]~1 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \PS2|PS2_Command_Out|waiting_counter[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N29
dffeas \PS2|PS2_Command_Out|waiting_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[10] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N30
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~53 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~53_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~50  ))
// \PS2|PS2_Command_Out|Add1~54  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [11] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~50  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~53_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~53 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N32
dffeas \PS2|PS2_Command_Out|waiting_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[11] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N33
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~57 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~57_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~54  ))
// \PS2|PS2_Command_Out|Add1~58  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [12] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~54  ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~57_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~57 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N35
dffeas \PS2|PS2_Command_Out|waiting_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[12] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N38
dffeas \PS2|PS2_Command_Out|waiting_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[13] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal0~3 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal0~3_combout  = ( \PS2|PS2_Command_Out|waiting_counter [15] & ( !\PS2|PS2_Command_Out|waiting_counter [16] & ( (\PS2|PS2_Command_Out|waiting_counter [13] & (\PS2|PS2_Command_Out|waiting_counter [14] & 
// (\PS2|PS2_Command_Out|waiting_counter [17] & !\PS2|PS2_Command_Out|waiting_counter [12]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [13]),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [14]),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [17]),
	.datad(!\PS2|PS2_Command_Out|waiting_counter [12]),
	.datae(!\PS2|PS2_Command_Out|waiting_counter [15]),
	.dataf(!\PS2|PS2_Command_Out|waiting_counter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal0~3 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal0~3 .lut_mask = 64'h0000010000000000;
defparam \PS2|PS2_Command_Out|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \PS2|PS2_Command_Out|waiting_counter[6]~0 (
// Equation(s):
// \PS2|PS2_Command_Out|waiting_counter[6]~0_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  & ( \PS2|PS2_Command_Out|Equal0~0_combout  & ( (!\KEY[0]~input_o ) # ((\PS2|PS2_Command_Out|Equal0~3_combout  & 
// (\PS2|PS2_Command_Out|Equal0~1_combout  & \PS2|PS2_Command_Out|Equal0~2_combout ))) ) ) ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  & ( \PS2|PS2_Command_Out|Equal0~0_combout  ) ) # ( 
// \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  & ( !\PS2|PS2_Command_Out|Equal0~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  & ( 
// !\PS2|PS2_Command_Out|Equal0~0_combout  ) )

	.dataa(!\PS2|PS2_Command_Out|Equal0~3_combout ),
	.datab(!\PS2|PS2_Command_Out|Equal0~1_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|PS2_Command_Out|Equal0~2_combout ),
	.datae(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.dataf(!\PS2|PS2_Command_Out|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[6]~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|waiting_counter[6]~0 .lut_mask = 64'hFFFFF0F0FFFFF0F1;
defparam \PS2|PS2_Command_Out|waiting_counter[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N2
dffeas \PS2|PS2_Command_Out|waiting_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N3
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~29 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~29_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~26  ))
// \PS2|PS2_Command_Out|Add1~30  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [2] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~26  ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~29_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~29 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N5
dffeas \PS2|PS2_Command_Out|waiting_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N6
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~21 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~21_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [3] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~30  ))
// \PS2|PS2_Command_Out|Add1~22  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [3] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~30  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~21_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~21 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N8
dffeas \PS2|PS2_Command_Out|waiting_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N9
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~1_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~22  ))
// \PS2|PS2_Command_Out|Add1~2  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [4] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~1_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N11
dffeas \PS2|PS2_Command_Out|waiting_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[4] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N12
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~5 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~5_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [5] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~2  ))
// \PS2|PS2_Command_Out|Add1~6  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [5] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~2  ))

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~5_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~5 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \PS2|PS2_Command_Out|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N14
dffeas \PS2|PS2_Command_Out|waiting_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[5] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N15
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~33 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~33_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~6  ))
// \PS2|PS2_Command_Out|Add1~34  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [6] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~33_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~33 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N17
dffeas \PS2|PS2_Command_Out|waiting_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[6] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N18
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~37 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~37_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~34  ))
// \PS2|PS2_Command_Out|Add1~38  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [7] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~37_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~37 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PS2|PS2_Command_Out|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N20
dffeas \PS2|PS2_Command_Out|waiting_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[7] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N21
cyclonev_lcell_comb \PS2|PS2_Command_Out|Add1~41 (
// Equation(s):
// \PS2|PS2_Command_Out|Add1~41_sumout  = SUM(( \PS2|PS2_Command_Out|waiting_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~38  ))
// \PS2|PS2_Command_Out|Add1~42  = CARRY(( \PS2|PS2_Command_Out|waiting_counter [8] ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~38  ))

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PS2|PS2_Command_Out|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PS2|PS2_Command_Out|Add1~41_sumout ),
	.cout(\PS2|PS2_Command_Out|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Add1~41 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \PS2|PS2_Command_Out|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N23
dffeas \PS2|PS2_Command_Out|waiting_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[8] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N26
dffeas \PS2|PS2_Command_Out|waiting_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Command_Out|waiting_counter[6]~0_combout ),
	.sload(gnd),
	.ena(\PS2|PS2_Command_Out|waiting_counter[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|waiting_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|waiting_counter[9] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|waiting_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal0~2 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal0~2_combout  = ( !\PS2|PS2_Command_Out|waiting_counter [7] & ( \PS2|PS2_Command_Out|waiting_counter [8] & ( (\PS2|PS2_Command_Out|waiting_counter [9] & (\PS2|PS2_Command_Out|waiting_counter [6] & 
// (!\PS2|PS2_Command_Out|waiting_counter [11] & !\PS2|PS2_Command_Out|waiting_counter [10]))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|waiting_counter [9]),
	.datab(!\PS2|PS2_Command_Out|waiting_counter [6]),
	.datac(!\PS2|PS2_Command_Out|waiting_counter [11]),
	.datad(!\PS2|PS2_Command_Out|waiting_counter [10]),
	.datae(!\PS2|PS2_Command_Out|waiting_counter [7]),
	.dataf(!\PS2|PS2_Command_Out|waiting_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal0~2 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal0~2 .lut_mask = 64'h0000000010000000;
defparam \PS2|PS2_Command_Out|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector2~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector2~0_combout  = ( \PS2|PS2_Command_Out|Equal0~3_combout  & ( \PS2|PS2_Command_Out|Equal0~0_combout  & ( (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  & ((!\PS2|PS2_Command_Out|Equal0~2_combout ) # 
// (!\PS2|PS2_Command_Out|Equal0~1_combout ))) ) ) ) # ( !\PS2|PS2_Command_Out|Equal0~3_combout  & ( \PS2|PS2_Command_Out|Equal0~0_combout  & ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  ) ) ) # ( 
// \PS2|PS2_Command_Out|Equal0~3_combout  & ( !\PS2|PS2_Command_Out|Equal0~0_combout  & ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  ) ) ) # ( !\PS2|PS2_Command_Out|Equal0~3_combout  & ( !\PS2|PS2_Command_Out|Equal0~0_combout  & ( 
// \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q  ) ) )

	.dataa(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.datab(!\PS2|PS2_Command_Out|Equal0~2_combout ),
	.datac(gnd),
	.datad(!\PS2|PS2_Command_Out|Equal0~1_combout ),
	.datae(!\PS2|PS2_Command_Out|Equal0~3_combout ),
	.dataf(!\PS2|PS2_Command_Out|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector2~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector2~0 .lut_mask = 64'h5555555555555544;
defparam \PS2|PS2_Command_Out|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N27
cyclonev_lcell_comb \PS2|PS2_Command_Out|Equal2~2 (
// Equation(s):
// \PS2|PS2_Command_Out|Equal2~2_combout  = ( \PS2|PS2_Command_Out|command_initiate_counter [6] & ( (!\PS2|PS2_Command_Out|command_initiate_counter [12] & (\PS2|PS2_Command_Out|Equal2~1_combout  & \PS2|PS2_Command_Out|Equal2~0_combout )) ) )

	.dataa(!\PS2|PS2_Command_Out|command_initiate_counter [12]),
	.datab(!\PS2|PS2_Command_Out|Equal2~1_combout ),
	.datac(!\PS2|PS2_Command_Out|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|command_initiate_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Equal2~2 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Equal2~2 .lut_mask = 64'h0000000002020202;
defparam \PS2|PS2_Command_Out|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N0
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector2~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector2~1_combout  = ( \PS2|last_ps2_clk~q  & ( (!\PS2|PS2_Command_Out|Selector2~0_combout  & (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q  & (\PS2|PS2_Command_Out|Equal2~2_combout ))) # 
// (\PS2|PS2_Command_Out|Selector2~0_combout  & (((\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q  & \PS2|PS2_Command_Out|Equal2~2_combout )) # (\PS2|ps2_clk_reg~q ))) ) ) # ( !\PS2|last_ps2_clk~q  & ( 
// ((\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q  & \PS2|PS2_Command_Out|Equal2~2_combout )) # (\PS2|PS2_Command_Out|Selector2~0_combout ) ) )

	.dataa(!\PS2|PS2_Command_Out|Selector2~0_combout ),
	.datab(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.datac(!\PS2|PS2_Command_Out|Equal2~2_combout ),
	.datad(!\PS2|ps2_clk_reg~q ),
	.datae(gnd),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector2~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector2~1 .lut_mask = 64'h5757575703570357;
defparam \PS2|PS2_Command_Out|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N2
dffeas \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N24
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector3~0 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector3~0_combout  = ( \PS2|last_ps2_clk~q  & ( (!\PS2|ps2_clk_reg~q  & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|ps2_clk_reg~q ),
	.datad(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.datae(gnd),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector3~0 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector3~0 .lut_mask = 64'h0000000000F000F0;
defparam \PS2|PS2_Command_Out|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N54
cyclonev_lcell_comb \PS2|PS2_Command_Out|Selector3~1 (
// Equation(s):
// \PS2|PS2_Command_Out|Selector3~1_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( \PS2|PS2_Command_Out|Selector3~0_combout  ) ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( 
// \PS2|PS2_Command_Out|Selector3~0_combout  ) ) # ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( !\PS2|PS2_Command_Out|Selector3~0_combout  & ( (!\PS2|PS2_Command_Out|always1~0_combout  & ((!\PS2|PS2_Command_Out|Equal3~0_combout ) 
// # ((!\PS2|PS2_Command_Out|Equal3~2_combout ) # (!\PS2|PS2_Command_Out|Equal3~1_combout )))) ) ) )

	.dataa(!\PS2|PS2_Command_Out|Equal3~0_combout ),
	.datab(!\PS2|PS2_Command_Out|Equal3~2_combout ),
	.datac(!\PS2|PS2_Command_Out|Equal3~1_combout ),
	.datad(!\PS2|PS2_Command_Out|always1~0_combout ),
	.datae(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.dataf(!\PS2|PS2_Command_Out|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|Selector3~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|Selector3~1 .lut_mask = 64'h0000FE00FFFFFFFF;
defparam \PS2|PS2_Command_Out|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N56
dffeas \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \PS2|PS2_Command_Out|ps2_command[8]~feeder (
// Equation(s):
// \PS2|PS2_Command_Out|ps2_command[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|ps2_command[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|ps2_command[8]~feeder .extended_lut = "off";
defparam \PS2|PS2_Command_Out|ps2_command[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \PS2|PS2_Command_Out|ps2_command[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N52
dffeas \PS2|PS2_Command_Out|ps2_command[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Command_Out|ps2_command[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Command_Out|ps2_command [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Command_Out|ps2_command[8] .is_wysiwyg = "true";
defparam \PS2|PS2_Command_Out|ps2_command[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N6
cyclonev_lcell_comb \PS2|PS2_Command_Out|PS2_DAT~1 (
// Equation(s):
// \PS2|PS2_Command_Out|PS2_DAT~1_combout  = ( \PS2|PS2_Command_Out|cur_bit [3] & ( (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & \PS2|PS2_Command_Out|ps2_command [8]) ) )

	.dataa(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PS2|PS2_Command_Out|ps2_command [8]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|cur_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|PS2_DAT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|PS2_DAT~1 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|PS2_DAT~1 .lut_mask = 64'h0000000000550055;
defparam \PS2|PS2_Command_Out|PS2_DAT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N3
cyclonev_lcell_comb \PS2|PS2_Command_Out|PS2_DAT~2 (
// Equation(s):
// \PS2|PS2_Command_Out|PS2_DAT~2_combout  = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q  & ( 
// ((\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q  & \PS2|PS2_Command_Out|command_initiate_counter [13])) # (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ) ) )

	.dataa(gnd),
	.datab(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q ),
	.datac(!\PS2|PS2_Command_Out|command_initiate_counter [13]),
	.datad(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Command_Out|PS2_DAT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Command_Out|PS2_DAT~2 .extended_lut = "off";
defparam \PS2|PS2_Command_Out|PS2_DAT~2 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \PS2|PS2_Command_Out|PS2_DAT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N30
cyclonev_lcell_comb \FSM|POSDATA|Add4~1 (
// Equation(s):
// \FSM|POSDATA|Add4~1_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [0] ) + ( VCC ) + ( !VCC ))
// \FSM|POSDATA|Add4~2  = CARRY(( \FSM|POSDATA|numberOfMoves [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~1_sumout ),
	.cout(\FSM|POSDATA|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~1 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \FSM|POSDATA|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N0
cyclonev_lcell_comb \FSM|LEGALCTRL|Mux0~0 (
// Equation(s):
// \FSM|LEGALCTRL|Mux0~0_combout  = ( !\FSM|LEGALCTRL|currentStateL [0] & ( ((\FSM|LEGALCTRL|currentStateL [2] & (!\KEY[0]~input_o  & (!\FSM|LEGALCTRL|currentStateL [1])))) ) ) # ( \FSM|LEGALCTRL|currentStateL [0] & ( (!\SW[2]~input_o  & 
// (!\FSM|LEGALCTRL|currentStateL [2] & (\SW[0]~input_o  & (\FSM|LEGALCTRL|currentStateL [1] & \SW[1]~input_o )))) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\FSM|LEGALCTRL|currentStateL [2]),
	.datac(!\SW[0]~input_o ),
	.datad(!\FSM|LEGALCTRL|currentStateL [1]),
	.datae(!\FSM|LEGALCTRL|currentStateL [0]),
	.dataf(!\SW[1]~input_o ),
	.datag(!\KEY[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Mux0~0 .extended_lut = "on";
defparam \FSM|LEGALCTRL|Mux0~0 .lut_mask = 64'h3000000030000008;
defparam \FSM|LEGALCTRL|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N2
dffeas \FSM|LEGALCTRL|currentStateL[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|currentStateL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|currentStateL[2] .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|currentStateL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N30
cyclonev_lcell_comb \FSM|LEGALCTRL|Decoder0~1 (
// Equation(s):
// \FSM|LEGALCTRL|Decoder0~1_combout  = (!\FSM|LEGALCTRL|currentStateL [2] & (\FSM|LEGALCTRL|currentStateL [0] & !\FSM|LEGALCTRL|currentStateL [1]))

	.dataa(gnd),
	.datab(!\FSM|LEGALCTRL|currentStateL [2]),
	.datac(!\FSM|LEGALCTRL|currentStateL [0]),
	.datad(!\FSM|LEGALCTRL|currentStateL [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Decoder0~1 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Decoder0~1 .lut_mask = 64'h0C000C000C000C00;
defparam \FSM|LEGALCTRL|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N32
dffeas \FSM|LEGALCTRL|currentStateL[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|currentStateL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|currentStateL[1] .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|currentStateL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N15
cyclonev_lcell_comb \FSM|LEGALCTRL|isLegal~0 (
// Equation(s):
// \FSM|LEGALCTRL|isLegal~0_combout  = ( \FSM|LEGALCTRL|currentStateL [2] & ( (!\FSM|LEGALCTRL|currentStateL [0] & !\FSM|LEGALCTRL|currentStateL [1]) ) ) # ( !\FSM|LEGALCTRL|currentStateL [2] & ( (\FSM|LEGALCTRL|currentStateL [0] & 
// \FSM|LEGALCTRL|currentStateL [1]) ) )

	.dataa(!\FSM|LEGALCTRL|currentStateL [0]),
	.datab(gnd),
	.datac(!\FSM|LEGALCTRL|currentStateL [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|LEGALCTRL|currentStateL [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|isLegal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|isLegal~0 .extended_lut = "off";
defparam \FSM|LEGALCTRL|isLegal~0 .lut_mask = 64'h05050505A0A0A0A0;
defparam \FSM|LEGALCTRL|isLegal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N16
dffeas \FSM|LEGALCTRL|isLegal (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|isLegal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|isLegal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|isLegal .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|isLegal .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N48
cyclonev_lcell_comb \PS2|Selector0~0 (
// Equation(s):
// \PS2|Selector0~0_combout  = ( \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ( \PS2|PS2_Data_In|received_data_en~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|received_data_en~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|Selector0~0 .extended_lut = "off";
defparam \PS2|Selector0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \PS2|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N51
cyclonev_lcell_comb \PS2|ps2_data_reg~0 (
// Equation(s):
// \PS2|ps2_data_reg~0_combout  = ( \PS2_DAT~input_o  ) # ( !\PS2_DAT~input_o  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2_DAT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|ps2_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|ps2_data_reg~0 .extended_lut = "off";
defparam \PS2|ps2_data_reg~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \PS2|ps2_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N53
dffeas \PS2|ps2_data_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|ps2_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|ps2_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|ps2_data_reg .is_wysiwyg = "true";
defparam \PS2|ps2_data_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N54
cyclonev_lcell_comb \PS2|s_ps2_transceiver~9 (
// Equation(s):
// \PS2|s_ps2_transceiver~9_combout  = ( \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & ( \PS2|ps2_clk_reg~q  & ( (!\PS2|Selector0~0_combout  & \KEY[0]~input_o ) ) ) ) # ( !\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & ( \PS2|ps2_clk_reg~q  & ( 
// (!\PS2|Selector0~0_combout  & (\KEY[0]~input_o  & (!\PS2|ps2_data_reg~q  & !\PS2|last_ps2_clk~q ))) ) ) ) # ( \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & ( !\PS2|ps2_clk_reg~q  & ( (!\PS2|Selector0~0_combout  & \KEY[0]~input_o ) ) ) )

	.dataa(!\PS2|Selector0~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\PS2|ps2_data_reg~q ),
	.datad(!\PS2|last_ps2_clk~q ),
	.datae(!\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.dataf(!\PS2|ps2_clk_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|s_ps2_transceiver~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|s_ps2_transceiver~9 .extended_lut = "off";
defparam \PS2|s_ps2_transceiver~9 .lut_mask = 64'h0000222220002222;
defparam \PS2|s_ps2_transceiver~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N55
dffeas \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|s_ps2_transceiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \PS2|Selector1~0 (
// Equation(s):
// \PS2|Selector1~0_combout  = ( \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ( \PS2|PS2_Data_In|received_data_en~q  & ( (\PS2|ps2_clk_reg~q  & (!\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & (!\PS2|ps2_data_reg~q  & !\PS2|last_ps2_clk~q ))) ) ) ) # ( 
// !\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ( \PS2|PS2_Data_In|received_data_en~q  & ( (\PS2|ps2_clk_reg~q  & (!\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q  & (!\PS2|ps2_data_reg~q  & !\PS2|last_ps2_clk~q ))) ) ) ) # ( 
// \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ( !\PS2|PS2_Data_In|received_data_en~q  ) ) # ( !\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ( !\PS2|PS2_Data_In|received_data_en~q  & ( (\PS2|ps2_clk_reg~q  & (!\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q 
//  & (!\PS2|ps2_data_reg~q  & !\PS2|last_ps2_clk~q ))) ) ) )

	.dataa(!\PS2|ps2_clk_reg~q ),
	.datab(!\PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.datac(!\PS2|ps2_data_reg~q ),
	.datad(!\PS2|last_ps2_clk~q ),
	.datae(!\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.dataf(!\PS2|PS2_Data_In|received_data_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|Selector1~0 .extended_lut = "off";
defparam \PS2|Selector1~0 .lut_mask = 64'h4000FFFF40004000;
defparam \PS2|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N14
dffeas \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .is_wysiwyg = "true";
defparam \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \PS2|PS2_Data_In|Selector2~1 (
// Equation(s):
// \PS2|PS2_Data_In|Selector2~1_combout  = (!\PS2|PS2_Data_In|received_data_en~q  & \PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q )

	.dataa(!\PS2|PS2_Data_In|received_data_en~q ),
	.datab(!\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Selector2~1 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Selector2~1 .lut_mask = 64'h2222222222222222;
defparam \PS2|PS2_Data_In|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \PS2|PS2_Data_In|s_ps2_receiver~9 (
// Equation(s):
// \PS2|PS2_Data_In|s_ps2_receiver~9_combout  = ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q  & ( (\KEY[0]~input_o  & ((!\PS2|ps2_clk_reg~q ) # (\PS2|last_ps2_clk~q ))) ) ) ) # ( 
// !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q  & ( (\PS2|PS2_Data_In|Selector2~1_combout  & (\KEY[0]~input_o  & ((!\PS2|ps2_clk_reg~q ) # (\PS2|last_ps2_clk~q )))) ) ) ) # ( 
// \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & ( !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q  & ( \KEY[0]~input_o  ) ) ) # ( !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & ( !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q  
// & ( (\PS2|PS2_Data_In|Selector2~1_combout  & \KEY[0]~input_o ) ) ) )

	.dataa(!\PS2|PS2_Data_In|Selector2~1_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\PS2|ps2_clk_reg~q ),
	.datad(!\PS2|last_ps2_clk~q ),
	.datae(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.dataf(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|s_ps2_receiver~9 .extended_lut = "off";
defparam \PS2|PS2_Data_In|s_ps2_receiver~9 .lut_mask = 64'h1111333310113033;
defparam \PS2|PS2_Data_In|s_ps2_receiver~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N56
dffeas \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \PS2|PS2_Data_In|Selector2~0 (
// Equation(s):
// \PS2|PS2_Data_In|Selector2~0_combout  = ( \PS2|PS2_Data_In|always1~0_combout  & ( (!\PS2|PS2_Data_In|received_data_en~q  & (\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q )) ) ) # ( 
// !\PS2|PS2_Data_In|always1~0_combout  & ( ((!\PS2|PS2_Data_In|received_data_en~q  & (\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ))) # (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ) ) )

	.dataa(!\PS2|PS2_Data_In|received_data_en~q ),
	.datab(!\PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datac(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.datad(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Selector2~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Selector2~0 .lut_mask = 64'h20FF20FF20202020;
defparam \PS2|PS2_Data_In|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N32
dffeas \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \PS2|PS2_Data_In|data_count~3 (
// Equation(s):
// \PS2|PS2_Data_In|data_count~3_combout  = ( \PS2|ps2_clk_reg~q  & ( (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & (!\PS2|last_ps2_clk~q  & (\KEY[0]~input_o  & !\PS2|PS2_Data_In|data_count [0]))) ) )

	.dataa(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(!\PS2|last_ps2_clk~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\PS2|PS2_Data_In|data_count [0]),
	.datae(gnd),
	.dataf(!\PS2|ps2_clk_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count~3 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_count~3 .lut_mask = 64'h0000000004000400;
defparam \PS2|PS2_Data_In|data_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \PS2|PS2_Data_In|data_count[0]~1 (
// Equation(s):
// \PS2|PS2_Data_In|data_count[0]~1_combout  = ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( (!\KEY[0]~input_o ) # ((!\PS2|last_ps2_clk~q  & \PS2|ps2_clk_reg~q )) ) ) # ( !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\PS2|last_ps2_clk~q ),
	.datad(!\PS2|ps2_clk_reg~q ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count[0]~1 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_count[0]~1 .lut_mask = 64'hFFFFFFFFCCFCCCFC;
defparam \PS2|PS2_Data_In|data_count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N14
dffeas \PS2|PS2_Data_In|data_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count[0] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N18
cyclonev_lcell_comb \PS2|PS2_Data_In|data_count~4 (
// Equation(s):
// \PS2|PS2_Data_In|data_count~4_combout  = ( \PS2|PS2_Data_In|data_count [1] & ( !\PS2|last_ps2_clk~q  & ( (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & (!\PS2|PS2_Data_In|data_count [0] & (\PS2|ps2_clk_reg~q  & \KEY[0]~input_o ))) ) ) ) # ( 
// !\PS2|PS2_Data_In|data_count [1] & ( !\PS2|last_ps2_clk~q  & ( (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & (\PS2|PS2_Data_In|data_count [0] & (\PS2|ps2_clk_reg~q  & \KEY[0]~input_o ))) ) ) )

	.dataa(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(!\PS2|PS2_Data_In|data_count [0]),
	.datac(!\PS2|ps2_clk_reg~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\PS2|PS2_Data_In|data_count [1]),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count~4 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_count~4 .lut_mask = 64'h0001000400000000;
defparam \PS2|PS2_Data_In|data_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N20
dffeas \PS2|PS2_Data_In|data_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N36
cyclonev_lcell_comb \PS2|PS2_Data_In|Add0~1 (
// Equation(s):
// \PS2|PS2_Data_In|Add0~1_combout  = ( \PS2|PS2_Data_In|data_count [0] & ( !\PS2|PS2_Data_In|data_count [1] $ (!\PS2|PS2_Data_In|data_count [2]) ) ) # ( !\PS2|PS2_Data_In|data_count [0] & ( \PS2|PS2_Data_In|data_count [2] ) )

	.dataa(!\PS2|PS2_Data_In|data_count [1]),
	.datab(!\PS2|PS2_Data_In|data_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Add0~1 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Add0~1 .lut_mask = 64'h3333333366666666;
defparam \PS2|PS2_Data_In|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N57
cyclonev_lcell_comb \PS2|PS2_Data_In|data_count~2 (
// Equation(s):
// \PS2|PS2_Data_In|data_count~2_combout  = ( \PS2|ps2_clk_reg~q  & ( (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & (\KEY[0]~input_o  & (!\PS2|last_ps2_clk~q  & \PS2|PS2_Data_In|Add0~1_combout ))) ) )

	.dataa(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\PS2|last_ps2_clk~q ),
	.datad(!\PS2|PS2_Data_In|Add0~1_combout ),
	.datae(gnd),
	.dataf(!\PS2|ps2_clk_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count~2 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_count~2 .lut_mask = 64'h0000000000100010;
defparam \PS2|PS2_Data_In|data_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N59
dffeas \PS2|PS2_Data_In|data_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N24
cyclonev_lcell_comb \PS2|PS2_Data_In|Add0~0 (
// Equation(s):
// \PS2|PS2_Data_In|Add0~0_combout  = ( \PS2|PS2_Data_In|data_count [0] & ( !\PS2|PS2_Data_In|data_count [3] $ (((!\PS2|PS2_Data_In|data_count [1]) # (!\PS2|PS2_Data_In|data_count [2]))) ) ) # ( !\PS2|PS2_Data_In|data_count [0] & ( 
// \PS2|PS2_Data_In|data_count [3] ) )

	.dataa(gnd),
	.datab(!\PS2|PS2_Data_In|data_count [1]),
	.datac(!\PS2|PS2_Data_In|data_count [3]),
	.datad(!\PS2|PS2_Data_In|data_count [2]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Add0~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Add0~0 .lut_mask = 64'h0F0F0F0F0F3C0F3C;
defparam \PS2|PS2_Data_In|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N27
cyclonev_lcell_comb \PS2|PS2_Data_In|data_count~0 (
// Equation(s):
// \PS2|PS2_Data_In|data_count~0_combout  = ( !\PS2|last_ps2_clk~q  & ( (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & (\KEY[0]~input_o  & (\PS2|PS2_Data_In|Add0~0_combout  & \PS2|ps2_clk_reg~q ))) ) )

	.dataa(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\PS2|PS2_Data_In|Add0~0_combout ),
	.datad(!\PS2|ps2_clk_reg~q ),
	.datae(gnd),
	.dataf(!\PS2|last_ps2_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_count~0 .lut_mask = 64'h0001000100000000;
defparam \PS2|PS2_Data_In|data_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N29
dffeas \PS2|PS2_Data_In|data_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|data_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2|PS2_Data_In|data_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_count[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N30
cyclonev_lcell_comb \PS2|PS2_Data_In|always1~0 (
// Equation(s):
// \PS2|PS2_Data_In|always1~0_combout  = ( !\PS2|last_ps2_clk~q  & ( \PS2|PS2_Data_In|data_count [2] & ( (\PS2|ps2_clk_reg~q  & (\PS2|PS2_Data_In|data_count [1] & (!\PS2|PS2_Data_In|data_count [3] & \PS2|PS2_Data_In|data_count [0]))) ) ) )

	.dataa(!\PS2|ps2_clk_reg~q ),
	.datab(!\PS2|PS2_Data_In|data_count [1]),
	.datac(!\PS2|PS2_Data_In|data_count [3]),
	.datad(!\PS2|PS2_Data_In|data_count [0]),
	.datae(!\PS2|last_ps2_clk~q ),
	.dataf(!\PS2|PS2_Data_In|data_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|always1~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|always1~0 .lut_mask = 64'h0000000000100000;
defparam \PS2|PS2_Data_In|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \PS2|PS2_Data_In|Selector3~0 (
// Equation(s):
// \PS2|PS2_Data_In|Selector3~0_combout  = ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( ((\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q  & ((!\PS2|ps2_clk_reg~q ) # (\PS2|last_ps2_clk~q )))) # (\PS2|PS2_Data_In|always1~0_combout ) ) 
// ) # ( !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q  & ((!\PS2|ps2_clk_reg~q ) # (\PS2|last_ps2_clk~q ))) ) )

	.dataa(!\PS2|ps2_clk_reg~q ),
	.datab(!\PS2|last_ps2_clk~q ),
	.datac(!\PS2|PS2_Data_In|always1~0_combout ),
	.datad(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Selector3~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Selector3~0 .lut_mask = 64'h00BB00BB0FBF0FBF;
defparam \PS2|PS2_Data_In|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N22
dffeas \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \PS2|PS2_Data_In|Selector4~0 (
// Equation(s):
// \PS2|PS2_Data_In|Selector4~0_combout  = ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q  & ( ((\PS2|ps2_clk_reg~q  & !\PS2|last_ps2_clk~q )) # (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ) ) ) # ( 
// !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q  & ( (\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q  & ((!\PS2|ps2_clk_reg~q ) # (\PS2|last_ps2_clk~q ))) ) )

	.dataa(!\PS2|ps2_clk_reg~q ),
	.datab(!\PS2|last_ps2_clk~q ),
	.datac(gnd),
	.datad(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Selector4~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Selector4~0 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \PS2|PS2_Data_In|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N20
dffeas \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \PS2|PS2_Data_In|always5~0 (
// Equation(s):
// \PS2|PS2_Data_In|always5~0_combout  = ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q  & ( (\PS2|ps2_clk_reg~q  & !\PS2|last_ps2_clk~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|ps2_clk_reg~q ),
	.datad(!\PS2|last_ps2_clk~q ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|always5~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|always5~0 .lut_mask = 64'h000000000F000F00;
defparam \PS2|PS2_Data_In|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N38
dffeas \PS2|PS2_Data_In|received_data_en (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data_en .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N42
cyclonev_lcell_comb \FSM|LEGALCTRL|WideOr0~0 (
// Equation(s):
// \FSM|LEGALCTRL|WideOr0~0_combout  = ( \FSM|LEGALCTRL|currentStateL [2] & ( (!\FSM|LEGALCTRL|currentStateL [1] & !\FSM|LEGALCTRL|currentStateL [0]) ) ) # ( !\FSM|LEGALCTRL|currentStateL [2] & ( \FSM|LEGALCTRL|currentStateL [1] ) )

	.dataa(gnd),
	.datab(!\FSM|LEGALCTRL|currentStateL [1]),
	.datac(!\FSM|LEGALCTRL|currentStateL [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|LEGALCTRL|currentStateL [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|WideOr0~0 .extended_lut = "off";
defparam \FSM|LEGALCTRL|WideOr0~0 .lut_mask = 64'h33333333C0C0C0C0;
defparam \FSM|LEGALCTRL|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N44
dffeas \FSM|LEGALCTRL|doneCheckLegal (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|doneCheckLegal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|doneCheckLegal .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|doneCheckLegal .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N24
cyclonev_lcell_comb \FSM|POSCTRL|Mux3~0 (
// Equation(s):
// \FSM|POSCTRL|Mux3~0_combout  = ( !\FSM|POSCTRL|currentStateP [0] & ( ((!\FSM|POSCTRL|currentStateP [1] & (\FSM|LEGALCTRL|doneCheckLegal~q  & (\FSM|POSCTRL|currentStateP [2]))) # (\FSM|POSCTRL|currentStateP [1] & (((!\FSM|POSCTRL|currentStateP [2] & 
// !\PS2|PS2_Data_In|received_data_en~q ))))) # (\FSM|POSCTRL|currentStateP [3]) ) ) # ( \FSM|POSCTRL|currentStateP [0] & ( ((!\FSM|POSCTRL|currentStateP [1] & ((!\FSM|POSCTRL|currentStateP [2] & ((!\PS2|PS2_Data_In|received_data_en~q ))) # 
// (\FSM|POSCTRL|currentStateP [2] & (!\FSM|LEGALCTRL|isLegal~q ))))) # (\FSM|POSCTRL|currentStateP [3]) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\FSM|LEGALCTRL|isLegal~q ),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(!\FSM|POSCTRL|currentStateP [0]),
	.dataf(!\PS2|PS2_Data_In|received_data_en~q ),
	.datag(!\FSM|LEGALCTRL|doneCheckLegal~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Mux3~0 .extended_lut = "on";
defparam \FSM|POSCTRL|Mux3~0 .lut_mask = 64'h775DDDD5555D55D5;
defparam \FSM|POSCTRL|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N56
dffeas \FSM|POSCTRL|currentStateP[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSCTRL|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSCTRL|currentStateP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSCTRL|currentStateP[0] .is_wysiwyg = "true";
defparam \FSM|POSCTRL|currentStateP[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N54
cyclonev_lcell_comb \FSM|POSCTRL|Mux2~0 (
// Equation(s):
// \FSM|POSCTRL|Mux2~0_combout  = ( \FSM|POSCTRL|currentStateP [0] & ( \PS2|PS2_Data_In|received_data_en~q  & ( (!\FSM|POSCTRL|currentStateP [3] & !\FSM|POSCTRL|currentStateP [1]) ) ) ) # ( !\FSM|POSCTRL|currentStateP [0] & ( 
// \PS2|PS2_Data_In|received_data_en~q  & ( (!\FSM|POSCTRL|currentStateP [3] & (\FSM|POSCTRL|currentStateP [1] & !\FSM|POSCTRL|currentStateP [2])) ) ) ) # ( \FSM|POSCTRL|currentStateP [0] & ( !\PS2|PS2_Data_In|received_data_en~q  & ( 
// (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [1] & \FSM|POSCTRL|currentStateP [2])) ) ) ) # ( !\FSM|POSCTRL|currentStateP [0] & ( !\PS2|PS2_Data_In|received_data_en~q  & ( (!\FSM|POSCTRL|currentStateP [3] & (\FSM|POSCTRL|currentStateP 
// [1] & !\FSM|POSCTRL|currentStateP [2])) ) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(gnd),
	.datae(!\FSM|POSCTRL|currentStateP [0]),
	.dataf(!\PS2|PS2_Data_In|received_data_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Mux2~0 .extended_lut = "off";
defparam \FSM|POSCTRL|Mux2~0 .lut_mask = 64'h2020080820208888;
defparam \FSM|POSCTRL|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N44
dffeas \FSM|POSCTRL|currentStateP[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSCTRL|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSCTRL|currentStateP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSCTRL|currentStateP[1] .is_wysiwyg = "true";
defparam \FSM|POSCTRL|currentStateP[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N42
cyclonev_lcell_comb \FSM|POSCTRL|Mux0~0 (
// Equation(s):
// \FSM|POSCTRL|Mux0~0_combout  = (!\FSM|POSCTRL|currentStateP [3] & (\FSM|POSCTRL|currentStateP [1] & \FSM|POSCTRL|currentStateP [2]))

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(gnd),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Mux0~0 .extended_lut = "off";
defparam \FSM|POSCTRL|Mux0~0 .lut_mask = 64'h0022002200220022;
defparam \FSM|POSCTRL|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \FSM|POSCTRL|currentStateP[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSCTRL|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSCTRL|currentStateP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSCTRL|currentStateP[3] .is_wysiwyg = "true";
defparam \FSM|POSCTRL|currentStateP[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N15
cyclonev_lcell_comb \FSM|POSCTRL|Mux1~0 (
// Equation(s):
// \FSM|POSCTRL|Mux1~0_combout  = ( \FSM|POSCTRL|currentStateP [1] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [2] & \FSM|POSCTRL|currentStateP [0])) ) ) # ( !\FSM|POSCTRL|currentStateP [1] & ( (!\FSM|POSCTRL|currentStateP [3] & 
// \FSM|POSCTRL|currentStateP [2]) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [2]),
	.datac(!\FSM|POSCTRL|currentStateP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Mux1~0 .extended_lut = "off";
defparam \FSM|POSCTRL|Mux1~0 .lut_mask = 64'h2222222208080808;
defparam \FSM|POSCTRL|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N38
dffeas \FSM|POSCTRL|currentStateP[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSCTRL|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSCTRL|currentStateP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSCTRL|currentStateP[2] .is_wysiwyg = "true";
defparam \FSM|POSCTRL|currentStateP[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N12
cyclonev_lcell_comb \FSM|LEGALCTRL|Mux1~1 (
// Equation(s):
// \FSM|LEGALCTRL|Mux1~1_combout  = ( !\FSM|LEGALCTRL|currentStateL [1] & ( (!\FSM|LEGALCTRL|currentStateL [0] & !\FSM|LEGALCTRL|currentStateL [2]) ) )

	.dataa(!\FSM|LEGALCTRL|currentStateL [0]),
	.datab(!\FSM|LEGALCTRL|currentStateL [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|LEGALCTRL|currentStateL [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Mux1~1 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Mux1~1 .lut_mask = 64'h8888888800000000;
defparam \FSM|LEGALCTRL|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N3
cyclonev_lcell_comb \FSM|LEGALCTRL|Mux1~2 (
// Equation(s):
// \FSM|LEGALCTRL|Mux1~2_combout  = ( !\FSM|POSCTRL|currentStateP [3] & ( (!\FSM|POSCTRL|currentStateP [2] & (!\FSM|POSCTRL|currentStateP [0] & (\FSM|LEGALCTRL|Mux1~1_combout  & \FSM|POSCTRL|currentStateP [1]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [2]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|LEGALCTRL|Mux1~1_combout ),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(!\FSM|POSCTRL|currentStateP [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Mux1~2 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Mux1~2 .lut_mask = 64'h0008000000080000;
defparam \FSM|LEGALCTRL|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \PS2|PS2_Data_In|data_shift_reg[4]~0 (
// Equation(s):
// \PS2|PS2_Data_In|data_shift_reg[4]~0_combout  = ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( (!\KEY[0]~input_o ) # ((!\PS2|last_ps2_clk~q  & \PS2|ps2_clk_reg~q )) ) ) # ( !\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ( 
// !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\PS2|last_ps2_clk~q ),
	.datad(!\PS2|ps2_clk_reg~q ),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[4]~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|data_shift_reg[4]~0 .lut_mask = 64'hCCCCCCCCCCFCCCFC;
defparam \PS2|PS2_Data_In|data_shift_reg[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N5
dffeas \PS2|PS2_Data_In|data_shift_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|ps2_data_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[15] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N29
dffeas \PS2|PS2_Data_In|data_shift_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[14] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N15
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[6]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[6]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [14]

	.dataa(!\PS2|PS2_Data_In|data_shift_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[6]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \PS2|PS2_Data_In|received_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N59
dffeas \PS2|PS2_Data_In|data_shift_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[13] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N14
dffeas \PS2|PS2_Data_In|data_shift_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[12] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N50
dffeas \PS2|PS2_Data_In|data_shift_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[11] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N38
dffeas \PS2|PS2_Data_In|data_shift_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[10] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N11
dffeas \PS2|PS2_Data_In|data_shift_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[9] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N35
dffeas \PS2|PS2_Data_In|data_shift_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[8] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N41
dffeas \PS2|PS2_Data_In|data_shift_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[7] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N20
dffeas \PS2|PS2_Data_In|data_shift_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[6] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \PS2|PS2_Data_In|Equal1~0 (
// Equation(s):
// \PS2|PS2_Data_In|Equal1~0_combout  = ( !\PS2|PS2_Data_In|data_shift_reg [10] & ( !\PS2|PS2_Data_In|data_shift_reg [8] & ( (\PS2|PS2_Data_In|data_shift_reg [15] & (\PS2|PS2_Data_In|data_shift_reg [13] & (\PS2|PS2_Data_In|data_shift_reg [14] & 
// !\PS2|PS2_Data_In|data_shift_reg [9]))) ) ) )

	.dataa(!\PS2|PS2_Data_In|data_shift_reg [15]),
	.datab(!\PS2|PS2_Data_In|data_shift_reg [13]),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [14]),
	.datad(!\PS2|PS2_Data_In|data_shift_reg [9]),
	.datae(!\PS2|PS2_Data_In|data_shift_reg [10]),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Equal1~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Equal1~0 .lut_mask = 64'h0100000000000000;
defparam \PS2|PS2_Data_In|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N41
dffeas \PS2|PS2_Data_In|data_shift_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[5] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N47
dffeas \PS2|PS2_Data_In|data_shift_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[4] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N23
dffeas \PS2|PS2_Data_In|data_shift_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N53
dffeas \PS2|PS2_Data_In|data_shift_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N44
dffeas \PS2|PS2_Data_In|data_shift_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[0]~1 (
// Equation(s):
// \PS2|PS2_Data_In|received_data[0]~1_combout  = ( \PS2|PS2_Data_In|data_shift_reg [4] & ( \PS2|PS2_Data_In|data_shift_reg [5] & ( (\PS2|PS2_Data_In|data_shift_reg [6] & (!\PS2|PS2_Data_In|data_shift_reg [1] & (!\PS2|PS2_Data_In|data_shift_reg [2] & 
// \PS2|PS2_Data_In|data_shift_reg [7]))) ) ) )

	.dataa(!\PS2|PS2_Data_In|data_shift_reg [6]),
	.datab(!\PS2|PS2_Data_In|data_shift_reg [1]),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [2]),
	.datad(!\PS2|PS2_Data_In|data_shift_reg [7]),
	.datae(!\PS2|PS2_Data_In|data_shift_reg [4]),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[0]~1 .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[0]~1 .lut_mask = 64'h0000000000000040;
defparam \PS2|PS2_Data_In|received_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N16
dffeas \PS2|PS2_Data_In|data_shift_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\PS2|PS2_Data_In|data_shift_reg[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|data_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|data_shift_reg[0] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|data_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[0]~0 (
// Equation(s):
// \PS2|PS2_Data_In|received_data[0]~0_combout  = (!\PS2|PS2_Data_In|data_shift_reg [3] & !\PS2|PS2_Data_In|data_shift_reg [0])

	.dataa(!\PS2|PS2_Data_In|data_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PS2|PS2_Data_In|data_shift_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[0]~0 .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[0]~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \PS2|PS2_Data_In|received_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[0]~2 (
// Equation(s):
// \PS2|PS2_Data_In|received_data[0]~2_combout  = ( \PS2|PS2_Data_In|data_shift_reg [12] & ( \PS2|PS2_Data_In|received_data[0]~0_combout  & ( (!\KEY[0]~input_o ) # ((\PS2|PS2_Data_In|received_data[0]~1_combout  & ((!\PS2|PS2_Data_In|Equal1~0_combout ) # 
// (\PS2|PS2_Data_In|data_shift_reg [11])))) ) ) ) # ( !\PS2|PS2_Data_In|data_shift_reg [12] & ( \PS2|PS2_Data_In|received_data[0]~0_combout  & ( (!\KEY[0]~input_o ) # (\PS2|PS2_Data_In|received_data[0]~1_combout ) ) ) ) # ( \PS2|PS2_Data_In|data_shift_reg 
// [12] & ( !\PS2|PS2_Data_In|received_data[0]~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\PS2|PS2_Data_In|data_shift_reg [12] & ( !\PS2|PS2_Data_In|received_data[0]~0_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\PS2|PS2_Data_In|Equal1~0_combout ),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [11]),
	.datad(!\PS2|PS2_Data_In|received_data[0]~1_combout ),
	.datae(!\PS2|PS2_Data_In|data_shift_reg [12]),
	.dataf(!\PS2|PS2_Data_In|received_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[0]~2 .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[0]~2 .lut_mask = 64'hAAAAAAAAAAFFAAEF;
defparam \PS2|PS2_Data_In|received_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N21
cyclonev_lcell_comb \PS2|PS2_Data_In|Equal1~1 (
// Equation(s):
// \PS2|PS2_Data_In|Equal1~1_combout  = ( !\PS2|PS2_Data_In|data_shift_reg [11] & ( (\PS2|PS2_Data_In|data_shift_reg [12] & \PS2|PS2_Data_In|Equal1~0_combout ) ) )

	.dataa(!\PS2|PS2_Data_In|data_shift_reg [12]),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|Equal1~1 .extended_lut = "off";
defparam \PS2|PS2_Data_In|Equal1~1 .lut_mask = 64'h0505050500000000;
defparam \PS2|PS2_Data_In|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N0
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[0]~3 (
// Equation(s):
// \PS2|PS2_Data_In|received_data[0]~3_combout  = ( \KEY[0]~input_o  & ( \PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q  ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(!\PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[0]~3 .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[0]~3 .lut_mask = 64'hFFFF3333FFFF3333;
defparam \PS2|PS2_Data_In|received_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N17
dffeas \PS2|PS2_Data_In|received_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[6]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[0]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[6] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N45
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[4]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[4]~feeder_combout  = ( \PS2|PS2_Data_In|data_shift_reg [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[4]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PS2|PS2_Data_In|received_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N47
dffeas \PS2|PS2_Data_In|received_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[4]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[0]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[4] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N12
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[7]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[7]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[7]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PS2|PS2_Data_In|received_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N14
dffeas \PS2|PS2_Data_In|received_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[7]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[0]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[7] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N21
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~3 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~3_combout  = ( !\PS2|PS2_Data_In|received_data [7] & ( (!\PS2|PS2_Data_In|received_data [6] & !\PS2|PS2_Data_In|received_data [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|received_data [6]),
	.datad(!\PS2|PS2_Data_In|received_data [4]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~3 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~3 .lut_mask = 64'hF000F00000000000;
defparam \FSM|POSCTRL|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N36
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[0]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[0]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[0]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PS2|PS2_Data_In|received_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N38
dffeas \PS2|PS2_Data_In|received_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[0]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[0]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[0] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N39
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[3]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[3]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|data_shift_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[3]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PS2|PS2_Data_In|received_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N41
dffeas \PS2|PS2_Data_In|received_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[0]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[3] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N21
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[1]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[1]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [9]

	.dataa(!\PS2|PS2_Data_In|data_shift_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[1]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \PS2|PS2_Data_In|received_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N23
dffeas \PS2|PS2_Data_In|received_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[1]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[0]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[1] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N18
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[2]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[2]~feeder_combout  = ( \PS2|PS2_Data_In|data_shift_reg [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|data_shift_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[2]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PS2|PS2_Data_In|received_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N20
dffeas \PS2|PS2_Data_In|received_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[2]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[0]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[2] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N18
cyclonev_lcell_comb \FSM|POSDATA|changedY[0]~0 (
// Equation(s):
// \FSM|POSDATA|changedY[0]~0_combout  = ( \PS2|PS2_Data_In|received_data [2] & ( (\PS2|PS2_Data_In|received_data [0] & (\PS2|PS2_Data_In|received_data [3] & !\PS2|PS2_Data_In|received_data [1])) ) ) # ( !\PS2|PS2_Data_In|received_data [2] & ( 
// (\PS2|PS2_Data_In|received_data [0] & (\PS2|PS2_Data_In|received_data [3] & \PS2|PS2_Data_In|received_data [1])) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [0]),
	.datab(!\PS2|PS2_Data_In|received_data [3]),
	.datac(!\PS2|PS2_Data_In|received_data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY[0]~0 .extended_lut = "off";
defparam \FSM|POSDATA|changedY[0]~0 .lut_mask = 64'h0101010110101010;
defparam \FSM|POSDATA|changedY[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N42
cyclonev_lcell_comb \PS2|PS2_Data_In|received_data[5]~feeder (
// Equation(s):
// \PS2|PS2_Data_In|received_data[5]~feeder_combout  = \PS2|PS2_Data_In|data_shift_reg [13]

	.dataa(gnd),
	.datab(!\PS2|PS2_Data_In|data_shift_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PS2|PS2_Data_In|received_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[5]~feeder .extended_lut = "off";
defparam \PS2|PS2_Data_In|received_data[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \PS2|PS2_Data_In|received_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N44
dffeas \PS2|PS2_Data_In|received_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PS2|PS2_Data_In|received_data[5]~feeder_combout ),
	.asdata(\PS2|PS2_Data_In|data_shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2|PS2_Data_In|received_data[0]~2_combout ),
	.sload(\PS2|PS2_Data_In|Equal1~1_combout ),
	.ena(\PS2|PS2_Data_In|received_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2|PS2_Data_In|received_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2|PS2_Data_In|received_data[5] .is_wysiwyg = "true";
defparam \PS2|PS2_Data_In|received_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N6
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~0 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~0_combout  = ( !\PS2|PS2_Data_In|received_data [7] & ( (!\PS2|PS2_Data_In|received_data [6] & (\PS2|PS2_Data_In|received_data [4] & !\PS2|PS2_Data_In|received_data [5])) ) )

	.dataa(gnd),
	.datab(!\PS2|PS2_Data_In|received_data [6]),
	.datac(!\PS2|PS2_Data_In|received_data [4]),
	.datad(!\PS2|PS2_Data_In|received_data [5]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~0 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~0 .lut_mask = 64'h0C000C0000000000;
defparam \FSM|POSCTRL|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N51
cyclonev_lcell_comb \FSM|POSDATA|changedX[0]~1 (
// Equation(s):
// \FSM|POSDATA|changedX[0]~1_combout  = ( \FSM|POSCTRL|Decoder1~0_combout  & ( (\FSM|POSDATA|changedY[0]~0_combout  & \KEY[0]~input_o ) ) )

	.dataa(!\FSM|POSDATA|changedY[0]~0_combout ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX[0]~1 .extended_lut = "off";
defparam \FSM|POSDATA|changedX[0]~1 .lut_mask = 64'h0000000005050505;
defparam \FSM|POSDATA|changedX[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N21
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~4 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~4_combout  = ( \PS2|PS2_Data_In|received_data [1] & ( (\PS2|PS2_Data_In|received_data [0] & (\PS2|PS2_Data_In|received_data [3] & !\PS2|PS2_Data_In|received_data [2])) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [0]),
	.datab(!\PS2|PS2_Data_In|received_data [3]),
	.datac(!\PS2|PS2_Data_In|received_data [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~4 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~4 .lut_mask = 64'h0000000010101010;
defparam \FSM|POSCTRL|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N57
cyclonev_lcell_comb \FSM|POSDATA|changedY[0]~5 (
// Equation(s):
// \FSM|POSDATA|changedY[0]~5_combout  = ( \KEY[0]~input_o  & ( (!\FSM|POSCTRL|Decoder1~4_combout ) # (!\FSM|POSCTRL|Decoder1~0_combout ) ) )

	.dataa(!\FSM|POSCTRL|Decoder1~4_combout ),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY[0]~5 .extended_lut = "off";
defparam \FSM|POSDATA|changedY[0]~5 .lut_mask = 64'h00000000FAFAFAFA;
defparam \FSM|POSDATA|changedY[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N33
cyclonev_lcell_comb \FSM|POSDATA|newY[4]~feeder (
// Equation(s):
// \FSM|POSDATA|newY[4]~feeder_combout  = \FSM|POSDATA|tempCurrentY [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|tempCurrentY [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newY[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newY[4]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newY[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \FSM|POSDATA|newY[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N48
cyclonev_lcell_comb \FSM|POSDATA|newX[1]~0 (
// Equation(s):
// \FSM|POSDATA|newX[1]~0_combout  = ( \FSM|LEGALCTRL|isLegal~q  & ( (!\FSM|LEGALCTRL|doneCheckLegal~q ) # (!\FSM|LEGALCTRL|gameOver~q ) ) )

	.dataa(gnd),
	.datab(!\FSM|LEGALCTRL|doneCheckLegal~q ),
	.datac(gnd),
	.datad(!\FSM|LEGALCTRL|gameOver~q ),
	.datae(gnd),
	.dataf(!\FSM|LEGALCTRL|isLegal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[1]~0 .extended_lut = "off";
defparam \FSM|POSDATA|newX[1]~0 .lut_mask = 64'h00000000FFCCFFCC;
defparam \FSM|POSDATA|newX[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N6
cyclonev_lcell_comb \FSM|POSDATA|newX[1]~1 (
// Equation(s):
// \FSM|POSDATA|newX[1]~1_combout  = ( \FSM|LEGALCTRL|doneCheckLegal~q  ) # ( !\FSM|LEGALCTRL|doneCheckLegal~q  & ( !\KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|LEGALCTRL|doneCheckLegal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[1]~1 .extended_lut = "off";
defparam \FSM|POSDATA|newX[1]~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \FSM|POSDATA|newX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N34
dffeas \FSM|POSDATA|newY[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newY[4]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedY [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[1]~0_combout ),
	.ena(\FSM|POSDATA|newX[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newY[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newY[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N29
dffeas \FSM|POSDATA|tempCurrentY[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newY [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentY[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N3
cyclonev_lcell_comb \FSM|POSDATA|newY[2]~feeder (
// Equation(s):
// \FSM|POSDATA|newY[2]~feeder_combout  = ( \FSM|POSDATA|tempCurrentY [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newY[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newY[2]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newY[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|newY[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \FSM|POSDATA|newY[0]~feeder (
// Equation(s):
// \FSM|POSDATA|newY[0]~feeder_combout  = \FSM|POSDATA|tempCurrentY [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|tempCurrentY [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newY[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newY[0]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newY[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \FSM|POSDATA|newY[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \FSM|POSDATA|changedY~1 (
// Equation(s):
// \FSM|POSDATA|changedY~1_combout  = ( \FSM|POSDATA|changedY[0]~0_combout  & ( (\KEY[0]~input_o  & (!\FSM|POSCTRL|Decoder1~0_combout  $ (!\FSM|POSDATA|tempCurrentY [0]))) ) ) # ( !\FSM|POSDATA|changedY[0]~0_combout  & ( (\FSM|POSDATA|tempCurrentY [0] & 
// (\KEY[0]~input_o  & ((!\FSM|POSCTRL|Decoder1~4_combout ) # (!\FSM|POSCTRL|Decoder1~0_combout )))) ) )

	.dataa(!\FSM|POSCTRL|Decoder1~4_combout ),
	.datab(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datac(!\FSM|POSDATA|tempCurrentY [0]),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|changedY[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~1 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~1 .lut_mask = 64'h000E000E003C003C;
defparam \FSM|POSDATA|changedY~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N42
cyclonev_lcell_comb \FSM|POSDATA|changedY~2 (
// Equation(s):
// \FSM|POSDATA|changedY~2_combout  = ( \PS2|PS2_Data_In|received_data [4] & ( !\PS2|PS2_Data_In|received_data [5] ) ) # ( !\PS2|PS2_Data_In|received_data [4] & ( \PS2|PS2_Data_In|received_data [5] ) )

	.dataa(!\PS2|PS2_Data_In|received_data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~2 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \FSM|POSDATA|changedY~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N45
cyclonev_lcell_comb \FSM|POSDATA|changedY~3 (
// Equation(s):
// \FSM|POSDATA|changedY~3_combout  = ( \PS2|PS2_Data_In|received_data [1] & ( (\PS2|PS2_Data_In|received_data [5] & (\PS2|PS2_Data_In|received_data [0] & (!\PS2|PS2_Data_In|received_data [3] & !\PS2|PS2_Data_In|received_data [2]))) ) ) # ( 
// !\PS2|PS2_Data_In|received_data [1] & ( (!\PS2|PS2_Data_In|received_data [5] & (!\PS2|PS2_Data_In|received_data [0] & (\PS2|PS2_Data_In|received_data [3] & \PS2|PS2_Data_In|received_data [2]))) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [5]),
	.datab(!\PS2|PS2_Data_In|received_data [0]),
	.datac(!\PS2|PS2_Data_In|received_data [3]),
	.datad(!\PS2|PS2_Data_In|received_data [2]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~3 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~3 .lut_mask = 64'h0008000810001000;
defparam \FSM|POSDATA|changedY~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N27
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~5 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~5_combout  = ( !\PS2|PS2_Data_In|received_data [7] & ( !\PS2|PS2_Data_In|received_data [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PS2|PS2_Data_In|received_data [7]),
	.dataf(!\PS2|PS2_Data_In|received_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~5 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~5 .lut_mask = 64'hFFFF000000000000;
defparam \FSM|POSCTRL|Decoder1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N27
cyclonev_lcell_comb \FSM|POSDATA|changedX[0]~0 (
// Equation(s):
// \FSM|POSDATA|changedX[0]~0_combout  = ( \FSM|POSCTRL|Decoder1~5_combout  & ( (!\KEY[0]~input_o ) # ((!\FSM|POSDATA|changedY~2_combout ) # (!\FSM|POSDATA|changedY~3_combout )) ) ) # ( !\FSM|POSCTRL|Decoder1~5_combout  )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\FSM|POSDATA|changedY~2_combout ),
	.datad(!\FSM|POSDATA|changedY~3_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX[0]~0 .extended_lut = "off";
defparam \FSM|POSDATA|changedX[0]~0 .lut_mask = 64'hFFFFFFFFFFFAFFFA;
defparam \FSM|POSDATA|changedX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N56
dffeas \FSM|POSDATA|changedY[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|changedY~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedY[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedY[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N1
dffeas \FSM|POSDATA|newY[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newY[0]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedY [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[1]~0_combout ),
	.ena(\FSM|POSDATA|newX[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newY[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newY[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N59
dffeas \FSM|POSDATA|tempCurrentY[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newY [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentY[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \FSM|POSDATA|newY[1]~feeder (
// Equation(s):
// \FSM|POSDATA|newY[1]~feeder_combout  = \FSM|POSDATA|tempCurrentY [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSDATA|tempCurrentY [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newY[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newY[1]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newY[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \FSM|POSDATA|newY[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \FSM|POSDATA|changedY~4 (
// Equation(s):
// \FSM|POSDATA|changedY~4_combout  = ( \FSM|POSCTRL|Decoder1~4_combout  & ( \FSM|POSDATA|changedY[0]~0_combout  & ( (\KEY[0]~input_o  & (!\FSM|POSDATA|tempCurrentY [1] $ (((!\FSM|POSDATA|tempCurrentY [0]) # (!\FSM|POSCTRL|Decoder1~0_combout ))))) ) ) ) # ( 
// !\FSM|POSCTRL|Decoder1~4_combout  & ( \FSM|POSDATA|changedY[0]~0_combout  & ( (\KEY[0]~input_o  & (!\FSM|POSDATA|tempCurrentY [1] $ (((!\FSM|POSCTRL|Decoder1~0_combout ) # (\FSM|POSDATA|tempCurrentY [0]))))) ) ) ) # ( \FSM|POSCTRL|Decoder1~4_combout  & ( 
// !\FSM|POSDATA|changedY[0]~0_combout  & ( (\KEY[0]~input_o  & (\FSM|POSDATA|tempCurrentY [1] & !\FSM|POSCTRL|Decoder1~0_combout )) ) ) ) # ( !\FSM|POSCTRL|Decoder1~4_combout  & ( !\FSM|POSDATA|changedY[0]~0_combout  & ( (\KEY[0]~input_o  & 
// \FSM|POSDATA|tempCurrentY [1]) ) ) )

	.dataa(!\FSM|POSDATA|tempCurrentY [0]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\FSM|POSDATA|tempCurrentY [1]),
	.datad(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datae(!\FSM|POSCTRL|Decoder1~4_combout ),
	.dataf(!\FSM|POSDATA|changedY[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~4 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~4 .lut_mask = 64'h0303030003210312;
defparam \FSM|POSDATA|changedY~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N14
dffeas \FSM|POSDATA|changedY[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|changedY~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedY[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedY[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N31
dffeas \FSM|POSDATA|newY[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newY[1]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedY [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[1]~0_combout ),
	.ena(\FSM|POSDATA|newX[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newY[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newY[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \FSM|POSDATA|tempCurrentY[1]~feeder (
// Equation(s):
// \FSM|POSDATA|tempCurrentY[1]~feeder_combout  = ( \FSM|POSDATA|newY [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|newY [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|tempCurrentY[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[1]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|tempCurrentY[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|tempCurrentY[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N2
dffeas \FSM|POSDATA|tempCurrentY[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|tempCurrentY[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentY[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \FSM|POSDATA|changedY~6 (
// Equation(s):
// \FSM|POSDATA|changedY~6_combout  = ( \FSM|POSDATA|tempCurrentY [2] & ( (!\FSM|POSDATA|changedX[0]~1_combout  & (\FSM|POSDATA|changedY[0]~5_combout )) # (\FSM|POSDATA|changedX[0]~1_combout  & ((!\FSM|POSDATA|changedY[0]~5_combout  & 
// ((!\FSM|POSDATA|tempCurrentY [0]) # (!\FSM|POSDATA|tempCurrentY [1]))) # (\FSM|POSDATA|changedY[0]~5_combout  & ((\FSM|POSDATA|tempCurrentY [1]) # (\FSM|POSDATA|tempCurrentY [0]))))) ) ) # ( !\FSM|POSDATA|tempCurrentY [2] & ( 
// (\FSM|POSDATA|changedX[0]~1_combout  & ((!\FSM|POSDATA|changedY[0]~5_combout  & (\FSM|POSDATA|tempCurrentY [0] & \FSM|POSDATA|tempCurrentY [1])) # (\FSM|POSDATA|changedY[0]~5_combout  & (!\FSM|POSDATA|tempCurrentY [0] & !\FSM|POSDATA|tempCurrentY [1])))) 
// ) )

	.dataa(!\FSM|POSDATA|changedX[0]~1_combout ),
	.datab(!\FSM|POSDATA|changedY[0]~5_combout ),
	.datac(!\FSM|POSDATA|tempCurrentY [0]),
	.datad(!\FSM|POSDATA|tempCurrentY [1]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~6 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~6 .lut_mask = 64'h1004100467736773;
defparam \FSM|POSDATA|changedY~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N20
dffeas \FSM|POSDATA|changedY[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|changedY~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedY[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedY[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N4
dffeas \FSM|POSDATA|newY[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newY[2]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedY [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[1]~0_combout ),
	.ena(\FSM|POSDATA|newX[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newY[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newY[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N59
dffeas \FSM|POSDATA|tempCurrentY[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newY [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentY[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \FSM|POSDATA|newY[3]~feeder (
// Equation(s):
// \FSM|POSDATA|newY[3]~feeder_combout  = \FSM|POSDATA|tempCurrentY [3]

	.dataa(gnd),
	.datab(!\FSM|POSDATA|tempCurrentY [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newY[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newY[3]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newY[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \FSM|POSDATA|newY[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \FSM|POSDATA|changedY~7 (
// Equation(s):
// \FSM|POSDATA|changedY~7_combout  = ( \FSM|POSDATA|tempCurrentY [3] & ( \FSM|POSDATA|tempCurrentY [0] & ( ((\FSM|POSDATA|changedX[0]~1_combout  & ((!\FSM|POSDATA|tempCurrentY [1]) # (!\FSM|POSDATA|tempCurrentY [2])))) # (\FSM|POSDATA|changedY[0]~5_combout 
// ) ) ) ) # ( !\FSM|POSDATA|tempCurrentY [3] & ( \FSM|POSDATA|tempCurrentY [0] & ( (\FSM|POSDATA|changedX[0]~1_combout  & (!\FSM|POSDATA|changedY[0]~5_combout  & (\FSM|POSDATA|tempCurrentY [1] & \FSM|POSDATA|tempCurrentY [2]))) ) ) ) # ( 
// \FSM|POSDATA|tempCurrentY [3] & ( !\FSM|POSDATA|tempCurrentY [0] & ( (!\FSM|POSDATA|changedX[0]~1_combout  & (\FSM|POSDATA|changedY[0]~5_combout )) # (\FSM|POSDATA|changedX[0]~1_combout  & ((!\FSM|POSDATA|changedY[0]~5_combout ) # 
// ((\FSM|POSDATA|tempCurrentY [2]) # (\FSM|POSDATA|tempCurrentY [1])))) ) ) ) # ( !\FSM|POSDATA|tempCurrentY [3] & ( !\FSM|POSDATA|tempCurrentY [0] & ( (\FSM|POSDATA|changedX[0]~1_combout  & (\FSM|POSDATA|changedY[0]~5_combout  & (!\FSM|POSDATA|tempCurrentY 
// [1] & !\FSM|POSDATA|tempCurrentY [2]))) ) ) )

	.dataa(!\FSM|POSDATA|changedX[0]~1_combout ),
	.datab(!\FSM|POSDATA|changedY[0]~5_combout ),
	.datac(!\FSM|POSDATA|tempCurrentY [1]),
	.datad(!\FSM|POSDATA|tempCurrentY [2]),
	.datae(!\FSM|POSDATA|tempCurrentY [3]),
	.dataf(!\FSM|POSDATA|tempCurrentY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~7 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~7 .lut_mask = 64'h1000677700047773;
defparam \FSM|POSDATA|changedY~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N38
dffeas \FSM|POSDATA|changedY[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|changedY~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedY[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedY[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N49
dffeas \FSM|POSDATA|newY[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newY[3]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedY [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[1]~0_combout ),
	.ena(\FSM|POSDATA|newX[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newY[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newY[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N59
dffeas \FSM|POSDATA|tempCurrentY[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newY [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentY[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentY[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \FSM|POSDATA|Add2~0 (
// Equation(s):
// \FSM|POSDATA|Add2~0_combout  = ( !\FSM|POSDATA|tempCurrentY [0] & ( (!\FSM|POSDATA|tempCurrentY [2] & (!\FSM|POSDATA|tempCurrentY [3] & !\FSM|POSDATA|tempCurrentY [1])) ) )

	.dataa(gnd),
	.datab(!\FSM|POSDATA|tempCurrentY [2]),
	.datac(!\FSM|POSDATA|tempCurrentY [3]),
	.datad(!\FSM|POSDATA|tempCurrentY [1]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add2~0 .extended_lut = "off";
defparam \FSM|POSDATA|Add2~0 .lut_mask = 64'hC000C00000000000;
defparam \FSM|POSDATA|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \FSM|POSDATA|Add3~0 (
// Equation(s):
// \FSM|POSDATA|Add3~0_combout  = ( \FSM|POSDATA|tempCurrentY [0] & ( (\FSM|POSDATA|tempCurrentY [2] & (\FSM|POSDATA|tempCurrentY [3] & \FSM|POSDATA|tempCurrentY [1])) ) )

	.dataa(gnd),
	.datab(!\FSM|POSDATA|tempCurrentY [2]),
	.datac(!\FSM|POSDATA|tempCurrentY [3]),
	.datad(!\FSM|POSDATA|tempCurrentY [1]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add3~0 .extended_lut = "off";
defparam \FSM|POSDATA|Add3~0 .lut_mask = 64'h0000000000030003;
defparam \FSM|POSDATA|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N21
cyclonev_lcell_comb \FSM|POSDATA|changedY~8 (
// Equation(s):
// \FSM|POSDATA|changedY~8_combout  = ( \FSM|POSDATA|Add3~0_combout  & ( (!\FSM|POSDATA|changedX[0]~1_combout  & (\FSM|POSDATA|changedY[0]~5_combout  & (\FSM|POSDATA|tempCurrentY [4]))) # (\FSM|POSDATA|changedX[0]~1_combout  & (!\FSM|POSDATA|tempCurrentY [4] 
// $ (((\FSM|POSDATA|changedY[0]~5_combout  & !\FSM|POSDATA|Add2~0_combout ))))) ) ) # ( !\FSM|POSDATA|Add3~0_combout  & ( (!\FSM|POSDATA|changedX[0]~1_combout  & (\FSM|POSDATA|changedY[0]~5_combout  & (\FSM|POSDATA|tempCurrentY [4]))) # 
// (\FSM|POSDATA|changedX[0]~1_combout  & (!\FSM|POSDATA|tempCurrentY [4] $ (((!\FSM|POSDATA|changedY[0]~5_combout ) # (!\FSM|POSDATA|Add2~0_combout ))))) ) )

	.dataa(!\FSM|POSDATA|changedX[0]~1_combout ),
	.datab(!\FSM|POSDATA|changedY[0]~5_combout ),
	.datac(!\FSM|POSDATA|tempCurrentY [4]),
	.datad(!\FSM|POSDATA|Add2~0_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedY~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedY~8 .extended_lut = "off";
defparam \FSM|POSDATA|changedY~8 .lut_mask = 64'h0716071643524352;
defparam \FSM|POSDATA|changedY~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N23
dffeas \FSM|POSDATA|changedY[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|changedY~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedY[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedY[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \FSM|LEGALCTRL|always0~5 (
// Equation(s):
// \FSM|LEGALCTRL|always0~5_combout  = ( \FSM|POSDATA|changedY [1] & ( (\FSM|POSDATA|changedY [4] & (\FSM|POSDATA|changedY [0] & (\FSM|POSDATA|changedY [2] & !\FSM|POSDATA|changedY [3]))) ) )

	.dataa(!\FSM|POSDATA|changedY [4]),
	.datab(!\FSM|POSDATA|changedY [0]),
	.datac(!\FSM|POSDATA|changedY [2]),
	.datad(!\FSM|POSDATA|changedY [3]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|changedY [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|always0~5 .extended_lut = "off";
defparam \FSM|LEGALCTRL|always0~5 .lut_mask = 64'h0000000001000100;
defparam \FSM|LEGALCTRL|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N18
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~2 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~2_combout  = ( \PS2|PS2_Data_In|received_data [1] & ( (\PS2|PS2_Data_In|received_data [5] & (\PS2|PS2_Data_In|received_data [0] & (!\PS2|PS2_Data_In|received_data [2] & !\PS2|PS2_Data_In|received_data [3]))) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [5]),
	.datab(!\PS2|PS2_Data_In|received_data [0]),
	.datac(!\PS2|PS2_Data_In|received_data [2]),
	.datad(!\PS2|PS2_Data_In|received_data [3]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~2 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~2 .lut_mask = 64'h0000000010001000;
defparam \FSM|POSCTRL|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~6 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~6_combout  = (\FSM|POSCTRL|Decoder1~2_combout  & \FSM|POSCTRL|Decoder1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|Decoder1~2_combout ),
	.datad(!\FSM|POSCTRL|Decoder1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~6 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~6 .lut_mask = 64'h000F000F000F000F;
defparam \FSM|POSCTRL|Decoder1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N24
cyclonev_lcell_comb \FSM|POSDATA|newX[0]~feeder (
// Equation(s):
// \FSM|POSDATA|newX[0]~feeder_combout  = \FSM|POSDATA|tempCurrentX [0]

	.dataa(gnd),
	.datab(!\FSM|POSDATA|tempCurrentX [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[0]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newX[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \FSM|POSDATA|newX[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N25
dffeas \FSM|POSDATA|newX[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newX[0]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedX [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[1]~0_combout ),
	.ena(\FSM|POSDATA|newX[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newX[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \FSM|POSDATA|tempCurrentX[0]~feeder (
// Equation(s):
// \FSM|POSDATA|tempCurrentX[0]~feeder_combout  = ( \FSM|POSDATA|newX [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|newX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|tempCurrentX[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[0]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|tempCurrentX[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|tempCurrentX[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N26
dffeas \FSM|POSDATA|tempCurrentX[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|tempCurrentX[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N54
cyclonev_lcell_comb \FSM|POSDATA|changedX~5 (
// Equation(s):
// \FSM|POSDATA|changedX~5_combout  = ( \FSM|POSDATA|changedY~3_combout  & ( \FSM|POSCTRL|Decoder1~5_combout  & ( (\KEY[0]~input_o  & ((!\FSM|POSDATA|changedY~2_combout  & (!\FSM|POSCTRL|Decoder1~6_combout  & \FSM|POSDATA|tempCurrentX [0])) # 
// (\FSM|POSDATA|changedY~2_combout  & ((!\FSM|POSDATA|tempCurrentX [0]))))) ) ) ) # ( !\FSM|POSDATA|changedY~3_combout  & ( \FSM|POSCTRL|Decoder1~5_combout  & ( (!\FSM|POSCTRL|Decoder1~6_combout  & (\KEY[0]~input_o  & \FSM|POSDATA|tempCurrentX [0])) ) ) ) # 
// ( \FSM|POSDATA|changedY~3_combout  & ( !\FSM|POSCTRL|Decoder1~5_combout  & ( (!\FSM|POSCTRL|Decoder1~6_combout  & (\KEY[0]~input_o  & \FSM|POSDATA|tempCurrentX [0])) ) ) ) # ( !\FSM|POSDATA|changedY~3_combout  & ( !\FSM|POSCTRL|Decoder1~5_combout  & ( 
// (!\FSM|POSCTRL|Decoder1~6_combout  & (\KEY[0]~input_o  & \FSM|POSDATA|tempCurrentX [0])) ) ) )

	.dataa(!\FSM|POSCTRL|Decoder1~6_combout ),
	.datab(!\FSM|POSDATA|changedY~2_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\FSM|POSDATA|tempCurrentX [0]),
	.datae(!\FSM|POSDATA|changedY~3_combout ),
	.dataf(!\FSM|POSCTRL|Decoder1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX~5 .extended_lut = "off";
defparam \FSM|POSDATA|changedX~5 .lut_mask = 64'h000A000A000A0308;
defparam \FSM|POSDATA|changedX~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N9
cyclonev_lcell_comb \FSM|POSCTRL|Decoder1~1 (
// Equation(s):
// \FSM|POSCTRL|Decoder1~1_combout  = ( !\PS2|PS2_Data_In|received_data [1] & ( (\PS2|PS2_Data_In|received_data [2] & (!\PS2|PS2_Data_In|received_data [0] & \PS2|PS2_Data_In|received_data [3])) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [2]),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|received_data [0]),
	.datad(!\PS2|PS2_Data_In|received_data [3]),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder1~1 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder1~1 .lut_mask = 64'h0050005000000000;
defparam \FSM|POSCTRL|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N9
cyclonev_lcell_comb \FSM|POSDATA|changedX[0]~4 (
// Equation(s):
// \FSM|POSDATA|changedX[0]~4_combout  = ( \FSM|POSDATA|changedY[0]~0_combout  & ( (!\KEY[0]~input_o ) # ((!\FSM|POSCTRL|Decoder1~0_combout ) # (\FSM|POSCTRL|Decoder1~1_combout )) ) ) # ( !\FSM|POSDATA|changedY[0]~0_combout  )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|Decoder1~1_combout ),
	.datad(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|changedY[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX[0]~4 .extended_lut = "off";
defparam \FSM|POSDATA|changedX[0]~4 .lut_mask = 64'hFFFFFFFFFFAFFFAF;
defparam \FSM|POSDATA|changedX[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N56
dffeas \FSM|POSDATA|changedX[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|changedX~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedX[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N27
cyclonev_lcell_comb \FSM|POSDATA|newX[2]~feeder (
// Equation(s):
// \FSM|POSDATA|newX[2]~feeder_combout  = ( \FSM|POSDATA|tempCurrentX [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[2]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newX[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|newX[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \FSM|POSDATA|changedX[0]~2 (
// Equation(s):
// \FSM|POSDATA|changedX[0]~2_combout  = ( \FSM|POSCTRL|Decoder1~2_combout  & ( (!\FSM|POSCTRL|Decoder1~3_combout  & \KEY[0]~input_o ) ) ) # ( !\FSM|POSCTRL|Decoder1~2_combout  & ( \KEY[0]~input_o  ) )

	.dataa(!\FSM|POSCTRL|Decoder1~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX[0]~2 .extended_lut = "off";
defparam \FSM|POSDATA|changedX[0]~2 .lut_mask = 64'h00FF00FF00AA00AA;
defparam \FSM|POSDATA|changedX[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \FSM|POSDATA|newX[1]~feeder (
// Equation(s):
// \FSM|POSDATA|newX[1]~feeder_combout  = \FSM|POSDATA|tempCurrentX [1]

	.dataa(gnd),
	.datab(!\FSM|POSDATA|tempCurrentX [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[1]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newX[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \FSM|POSDATA|newX[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \FSM|POSDATA|changedX~6 (
// Equation(s):
// \FSM|POSDATA|changedX~6_combout  = ( \FSM|POSDATA|tempCurrentX [1] & ( !\FSM|POSDATA|changedX[0]~2_combout  $ (((\FSM|POSDATA|changedX[0]~0_combout ) # (\FSM|POSDATA|tempCurrentX [0]))) ) ) # ( !\FSM|POSDATA|tempCurrentX [1] & ( 
// (!\FSM|POSDATA|changedX[0]~0_combout  & (!\FSM|POSDATA|tempCurrentX [0] $ (!\FSM|POSDATA|changedX[0]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\FSM|POSDATA|tempCurrentX [0]),
	.datac(!\FSM|POSDATA|changedX[0]~0_combout ),
	.datad(!\FSM|POSDATA|changedX[0]~2_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX~6 .extended_lut = "off";
defparam \FSM|POSDATA|changedX~6 .lut_mask = 64'h30C030C0C03FC03F;
defparam \FSM|POSDATA|changedX~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N2
dffeas \FSM|POSDATA|changedX[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|changedX~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedX[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N25
dffeas \FSM|POSDATA|newX[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newX[1]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedX [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[1]~0_combout ),
	.ena(\FSM|POSDATA|newX[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newX[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N29
dffeas \FSM|POSDATA|tempCurrentX[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newX [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N15
cyclonev_lcell_comb \FSM|POSDATA|changedX~7 (
// Equation(s):
// \FSM|POSDATA|changedX~7_combout  = ( \FSM|POSDATA|tempCurrentX [1] & ( (!\FSM|POSDATA|changedX[0]~2_combout  & (!\FSM|POSDATA|changedX[0]~0_combout  & (!\FSM|POSDATA|tempCurrentX [0] $ (!\FSM|POSDATA|tempCurrentX [2])))) # 
// (\FSM|POSDATA|changedX[0]~2_combout  & (((\FSM|POSDATA|tempCurrentX [2])))) ) ) # ( !\FSM|POSDATA|tempCurrentX [1] & ( (!\FSM|POSDATA|changedX[0]~2_combout  & (!\FSM|POSDATA|changedX[0]~0_combout  & ((\FSM|POSDATA|tempCurrentX [2])))) # 
// (\FSM|POSDATA|changedX[0]~2_combout  & (!\FSM|POSDATA|tempCurrentX [2] $ (((\FSM|POSDATA|tempCurrentX [0]) # (\FSM|POSDATA|changedX[0]~0_combout ))))) ) )

	.dataa(!\FSM|POSDATA|changedX[0]~2_combout ),
	.datab(!\FSM|POSDATA|changedX[0]~0_combout ),
	.datac(!\FSM|POSDATA|tempCurrentX [0]),
	.datad(!\FSM|POSDATA|tempCurrentX [2]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX~7 .extended_lut = "off";
defparam \FSM|POSDATA|changedX~7 .lut_mask = 64'h409D409D08D508D5;
defparam \FSM|POSDATA|changedX~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N17
dffeas \FSM|POSDATA|changedX[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|changedX~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedX[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N28
dffeas \FSM|POSDATA|newX[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newX[2]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedX [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[1]~0_combout ),
	.ena(\FSM|POSDATA|newX[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newX[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \FSM|POSDATA|tempCurrentX[2]~feeder (
// Equation(s):
// \FSM|POSDATA|tempCurrentX[2]~feeder_combout  = ( \FSM|POSDATA|newX [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|newX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|tempCurrentX[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[2]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|tempCurrentX[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|tempCurrentX[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N56
dffeas \FSM|POSDATA|tempCurrentX[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|tempCurrentX[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N45
cyclonev_lcell_comb \FSM|POSDATA|newX[3]~feeder (
// Equation(s):
// \FSM|POSDATA|newX[3]~feeder_combout  = ( \FSM|POSDATA|tempCurrentX [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[3]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newX[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|newX[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N46
dffeas \FSM|POSDATA|newX[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newX[3]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedX [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[1]~0_combout ),
	.ena(\FSM|POSDATA|newX[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newX[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N9
cyclonev_lcell_comb \FSM|POSDATA|tempCurrentX[3]~feeder (
// Equation(s):
// \FSM|POSDATA|tempCurrentX[3]~feeder_combout  = ( \FSM|POSDATA|newX [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|newX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|tempCurrentX[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[3]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|tempCurrentX[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FSM|POSDATA|tempCurrentX[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N11
dffeas \FSM|POSDATA|tempCurrentX[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|tempCurrentX[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \FSM|POSDATA|changedX~8 (
// Equation(s):
// \FSM|POSDATA|changedX~8_combout  = ( \FSM|POSDATA|changedX[0]~2_combout  & ( \FSM|POSDATA|tempCurrentX [1] & ( \FSM|POSDATA|tempCurrentX [3] ) ) ) # ( !\FSM|POSDATA|changedX[0]~2_combout  & ( \FSM|POSDATA|tempCurrentX [1] & ( 
// (!\FSM|POSDATA|changedX[0]~0_combout  & (!\FSM|POSDATA|tempCurrentX [3] $ (((!\FSM|POSDATA|tempCurrentX [2]) # (!\FSM|POSDATA|tempCurrentX [0]))))) ) ) ) # ( \FSM|POSDATA|changedX[0]~2_combout  & ( !\FSM|POSDATA|tempCurrentX [1] & ( 
// !\FSM|POSDATA|tempCurrentX [3] $ ((((\FSM|POSDATA|changedX[0]~0_combout ) # (\FSM|POSDATA|tempCurrentX [0])) # (\FSM|POSDATA|tempCurrentX [2]))) ) ) ) # ( !\FSM|POSDATA|changedX[0]~2_combout  & ( !\FSM|POSDATA|tempCurrentX [1] & ( 
// (!\FSM|POSDATA|changedX[0]~0_combout  & \FSM|POSDATA|tempCurrentX [3]) ) ) )

	.dataa(!\FSM|POSDATA|tempCurrentX [2]),
	.datab(!\FSM|POSDATA|tempCurrentX [0]),
	.datac(!\FSM|POSDATA|changedX[0]~0_combout ),
	.datad(!\FSM|POSDATA|tempCurrentX [3]),
	.datae(!\FSM|POSDATA|changedX[0]~2_combout ),
	.dataf(!\FSM|POSDATA|tempCurrentX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX~8 .extended_lut = "off";
defparam \FSM|POSDATA|changedX~8 .lut_mask = 64'h00F0807F10E000FF;
defparam \FSM|POSDATA|changedX~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N32
dffeas \FSM|POSDATA|changedX[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|changedX~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedX[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \FSM|POSDATA|Add0~0 (
// Equation(s):
// \FSM|POSDATA|Add0~0_combout  = ( !\FSM|POSDATA|tempCurrentX [2] & ( !\FSM|POSDATA|tempCurrentX [3] & ( (!\FSM|POSDATA|tempCurrentX [1] & !\FSM|POSDATA|tempCurrentX [0]) ) ) )

	.dataa(!\FSM|POSDATA|tempCurrentX [1]),
	.datab(gnd),
	.datac(!\FSM|POSDATA|tempCurrentX [0]),
	.datad(gnd),
	.datae(!\FSM|POSDATA|tempCurrentX [2]),
	.dataf(!\FSM|POSDATA|tempCurrentX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add0~0 .extended_lut = "off";
defparam \FSM|POSDATA|Add0~0 .lut_mask = 64'hA0A0000000000000;
defparam \FSM|POSDATA|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \FSM|POSDATA|Add1~0 (
// Equation(s):
// \FSM|POSDATA|Add1~0_combout  = ( \FSM|POSDATA|tempCurrentX [3] & ( (\FSM|POSDATA|tempCurrentX [1] & (\FSM|POSDATA|tempCurrentX [0] & \FSM|POSDATA|tempCurrentX [2])) ) )

	.dataa(!\FSM|POSDATA|tempCurrentX [1]),
	.datab(gnd),
	.datac(!\FSM|POSDATA|tempCurrentX [0]),
	.datad(!\FSM|POSDATA|tempCurrentX [2]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add1~0 .extended_lut = "off";
defparam \FSM|POSDATA|Add1~0 .lut_mask = 64'h0000000000050005;
defparam \FSM|POSDATA|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N42
cyclonev_lcell_comb \FSM|POSDATA|newX[4]~feeder (
// Equation(s):
// \FSM|POSDATA|newX[4]~feeder_combout  = \FSM|POSDATA|tempCurrentX [4]

	.dataa(gnd),
	.datab(!\FSM|POSDATA|tempCurrentX [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|newX[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|newX[4]~feeder .extended_lut = "off";
defparam \FSM|POSDATA|newX[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \FSM|POSDATA|newX[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N43
dffeas \FSM|POSDATA|newX[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|newX[4]~feeder_combout ),
	.asdata(\FSM|POSDATA|changedX [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\FSM|POSDATA|newX[1]~0_combout ),
	.ena(\FSM|POSDATA|newX[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|newX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|newX[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|newX[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N41
dffeas \FSM|POSDATA|tempCurrentX[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|POSDATA|newX [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|tempCurrentX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|tempCurrentX[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|tempCurrentX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \FSM|POSDATA|changedX~3 (
// Equation(s):
// \FSM|POSDATA|changedX~3_combout  = ( \FSM|POSDATA|tempCurrentX [4] & ( (!\FSM|POSDATA|changedX[0]~2_combout  & (!\FSM|POSDATA|changedX[0]~0_combout  & ((!\FSM|POSDATA|Add1~0_combout )))) # (\FSM|POSDATA|changedX[0]~2_combout  & 
// (((!\FSM|POSDATA|Add0~0_combout )) # (\FSM|POSDATA|changedX[0]~0_combout ))) ) ) # ( !\FSM|POSDATA|tempCurrentX [4] & ( (!\FSM|POSDATA|changedX[0]~0_combout  & ((!\FSM|POSDATA|changedX[0]~2_combout  & ((\FSM|POSDATA|Add1~0_combout ))) # 
// (\FSM|POSDATA|changedX[0]~2_combout  & (\FSM|POSDATA|Add0~0_combout )))) ) )

	.dataa(!\FSM|POSDATA|changedX[0]~2_combout ),
	.datab(!\FSM|POSDATA|changedX[0]~0_combout ),
	.datac(!\FSM|POSDATA|Add0~0_combout ),
	.datad(!\FSM|POSDATA|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|tempCurrentX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|changedX~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|changedX~3 .extended_lut = "off";
defparam \FSM|POSDATA|changedX~3 .lut_mask = 64'h048C048CD951D951;
defparam \FSM|POSDATA|changedX~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N14
dffeas \FSM|POSDATA|changedX[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|changedX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|POSDATA|changedX[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|changedX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|changedX[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|changedX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N39
cyclonev_lcell_comb \FSM|LEGALCTRL|always0~4 (
// Equation(s):
// \FSM|LEGALCTRL|always0~4_combout  = ( \FSM|POSDATA|changedX [4] & ( (\FSM|POSDATA|changedX [0] & (!\FSM|POSDATA|changedX [3] & (\FSM|POSDATA|changedX [2] & \FSM|POSDATA|changedX [1]))) ) )

	.dataa(!\FSM|POSDATA|changedX [0]),
	.datab(!\FSM|POSDATA|changedX [3]),
	.datac(!\FSM|POSDATA|changedX [2]),
	.datad(!\FSM|POSDATA|changedX [1]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|changedX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|always0~4 .extended_lut = "off";
defparam \FSM|LEGALCTRL|always0~4 .lut_mask = 64'h0000000000040004;
defparam \FSM|LEGALCTRL|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N36
cyclonev_lcell_comb \FSM|LEGALCTRL|Mux1~0 (
// Equation(s):
// \FSM|LEGALCTRL|Mux1~0_combout  = ( \FSM|POSCTRL|Decoder1~0_combout  & ( \FSM|LEGALCTRL|always0~4_combout  & ( (!\FSM|POSCTRL|Decoder1~3_combout  & (\FSM|LEGALCTRL|always0~5_combout  & (\FSM|POSCTRL|Decoder1~4_combout ))) # (\FSM|POSCTRL|Decoder1~3_combout 
//  & (((\FSM|LEGALCTRL|always0~5_combout  & \FSM|POSCTRL|Decoder1~4_combout )) # (\FSM|POSCTRL|Decoder1~2_combout ))) ) ) ) # ( !\FSM|POSCTRL|Decoder1~0_combout  & ( \FSM|LEGALCTRL|always0~4_combout  & ( (\FSM|POSCTRL|Decoder1~3_combout  & 
// \FSM|POSCTRL|Decoder1~2_combout ) ) ) ) # ( \FSM|POSCTRL|Decoder1~0_combout  & ( !\FSM|LEGALCTRL|always0~4_combout  & ( (\FSM|LEGALCTRL|always0~5_combout  & \FSM|POSCTRL|Decoder1~4_combout ) ) ) )

	.dataa(!\FSM|POSCTRL|Decoder1~3_combout ),
	.datab(!\FSM|LEGALCTRL|always0~5_combout ),
	.datac(!\FSM|POSCTRL|Decoder1~4_combout ),
	.datad(!\FSM|POSCTRL|Decoder1~2_combout ),
	.datae(!\FSM|POSCTRL|Decoder1~0_combout ),
	.dataf(!\FSM|LEGALCTRL|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Mux1~0 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Mux1~0 .lut_mask = 64'h0000030300550357;
defparam \FSM|LEGALCTRL|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N33
cyclonev_lcell_comb \FSM|LEGALCTRL|Equal4~0 (
// Equation(s):
// \FSM|LEGALCTRL|Equal4~0_combout  = ( !\SW[2]~input_o  & ( (!\SW[0]~input_o  & !\SW[1]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Equal4~0 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Equal4~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \FSM|LEGALCTRL|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N9
cyclonev_lcell_comb \FSM|LEGALCTRL|always0~0 (
// Equation(s):
// \FSM|LEGALCTRL|always0~0_combout  = ( !\FSM|POSDATA|changedY [2] & ( (!\FSM|POSDATA|changedY [4] & (!\FSM|POSDATA|changedY [0] & (!\FSM|POSDATA|changedY [1] & !\FSM|POSDATA|changedY [3]))) ) )

	.dataa(!\FSM|POSDATA|changedY [4]),
	.datab(!\FSM|POSDATA|changedY [0]),
	.datac(!\FSM|POSDATA|changedY [1]),
	.datad(!\FSM|POSDATA|changedY [3]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|changedY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|always0~0 .extended_lut = "off";
defparam \FSM|LEGALCTRL|always0~0 .lut_mask = 64'h8000800000000000;
defparam \FSM|LEGALCTRL|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N54
cyclonev_lcell_comb \FSM|LEGALCTRL|always0~1 (
// Equation(s):
// \FSM|LEGALCTRL|always0~1_combout  = ( \PS2|PS2_Data_In|received_data [3] & ( !\PS2|PS2_Data_In|received_data [1] & ( (\PS2|PS2_Data_In|received_data [0] & (\FSM|LEGALCTRL|always0~0_combout  & (\FSM|POSCTRL|Decoder1~0_combout  & 
// \PS2|PS2_Data_In|received_data [2]))) ) ) )

	.dataa(!\PS2|PS2_Data_In|received_data [0]),
	.datab(!\FSM|LEGALCTRL|always0~0_combout ),
	.datac(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datad(!\PS2|PS2_Data_In|received_data [2]),
	.datae(!\PS2|PS2_Data_In|received_data [3]),
	.dataf(!\PS2|PS2_Data_In|received_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|always0~1 .extended_lut = "off";
defparam \FSM|LEGALCTRL|always0~1 .lut_mask = 64'h0000000100000000;
defparam \FSM|LEGALCTRL|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N51
cyclonev_lcell_comb \FSM|LEGALCTRL|always0~2 (
// Equation(s):
// \FSM|LEGALCTRL|always0~2_combout  = ( !\FSM|POSDATA|changedX [3] & ( (!\FSM|POSDATA|changedX [0] & (!\FSM|POSDATA|changedX [2] & !\FSM|POSDATA|changedX [1])) ) )

	.dataa(!\FSM|POSDATA|changedX [0]),
	.datab(gnd),
	.datac(!\FSM|POSDATA|changedX [2]),
	.datad(!\FSM|POSDATA|changedX [1]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|changedX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|always0~2 .extended_lut = "off";
defparam \FSM|LEGALCTRL|always0~2 .lut_mask = 64'hA000A00000000000;
defparam \FSM|LEGALCTRL|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N48
cyclonev_lcell_comb \FSM|LEGALCTRL|always0~3 (
// Equation(s):
// \FSM|LEGALCTRL|always0~3_combout  = ( !\FSM|POSDATA|changedX [4] & ( (\FSM|POSCTRL|Decoder1~0_combout  & (\FSM|LEGALCTRL|always0~2_combout  & \FSM|POSCTRL|Decoder1~1_combout )) ) )

	.dataa(gnd),
	.datab(!\FSM|POSCTRL|Decoder1~0_combout ),
	.datac(!\FSM|LEGALCTRL|always0~2_combout ),
	.datad(!\FSM|POSCTRL|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|changedX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|always0~3 .extended_lut = "off";
defparam \FSM|LEGALCTRL|always0~3 .lut_mask = 64'h0003000300000000;
defparam \FSM|LEGALCTRL|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N24
cyclonev_lcell_comb \FSM|LEGALCTRL|Mux1~3 (
// Equation(s):
// \FSM|LEGALCTRL|Mux1~3_combout  = ( \FSM|LEGALCTRL|always0~3_combout  & ( \FSM|LEGALCTRL|Decoder0~1_combout  & ( \FSM|LEGALCTRL|Mux1~2_combout  ) ) ) # ( !\FSM|LEGALCTRL|always0~3_combout  & ( \FSM|LEGALCTRL|Decoder0~1_combout  & ( 
// ((!\FSM|LEGALCTRL|Mux1~0_combout  & (!\FSM|LEGALCTRL|Equal4~0_combout  & !\FSM|LEGALCTRL|always0~1_combout ))) # (\FSM|LEGALCTRL|Mux1~2_combout ) ) ) ) # ( \FSM|LEGALCTRL|always0~3_combout  & ( !\FSM|LEGALCTRL|Decoder0~1_combout  & ( 
// \FSM|LEGALCTRL|Mux1~2_combout  ) ) ) # ( !\FSM|LEGALCTRL|always0~3_combout  & ( !\FSM|LEGALCTRL|Decoder0~1_combout  & ( \FSM|LEGALCTRL|Mux1~2_combout  ) ) )

	.dataa(!\FSM|LEGALCTRL|Mux1~2_combout ),
	.datab(!\FSM|LEGALCTRL|Mux1~0_combout ),
	.datac(!\FSM|LEGALCTRL|Equal4~0_combout ),
	.datad(!\FSM|LEGALCTRL|always0~1_combout ),
	.datae(!\FSM|LEGALCTRL|always0~3_combout ),
	.dataf(!\FSM|LEGALCTRL|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Mux1~3 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Mux1~3 .lut_mask = 64'h55555555D5555555;
defparam \FSM|LEGALCTRL|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N26
dffeas \FSM|LEGALCTRL|currentStateL[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|currentStateL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|currentStateL[0] .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|currentStateL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N45
cyclonev_lcell_comb \FSM|LEGALCTRL|Decoder0~0 (
// Equation(s):
// \FSM|LEGALCTRL|Decoder0~0_combout  = ( \FSM|LEGALCTRL|currentStateL [2] & ( (!\FSM|LEGALCTRL|currentStateL [0] & !\FSM|LEGALCTRL|currentStateL [1]) ) )

	.dataa(!\FSM|LEGALCTRL|currentStateL [0]),
	.datab(gnd),
	.datac(!\FSM|LEGALCTRL|currentStateL [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|LEGALCTRL|currentStateL [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|LEGALCTRL|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|LEGALCTRL|Decoder0~0 .extended_lut = "off";
defparam \FSM|LEGALCTRL|Decoder0~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \FSM|LEGALCTRL|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N47
dffeas \FSM|LEGALCTRL|gameOver (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|LEGALCTRL|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|LEGALCTRL|gameOver~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|LEGALCTRL|gameOver .is_wysiwyg = "true";
defparam \FSM|LEGALCTRL|gameOver .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N51
cyclonev_lcell_comb \FSM|POSDATA|numberOfMoves[3]~0 (
// Equation(s):
// \FSM|POSDATA|numberOfMoves[3]~0_combout  = ( \FSM|LEGALCTRL|doneCheckLegal~q  & ( (!\FSM|LEGALCTRL|gameOver~q ) # (!\KEY[0]~input_o ) ) ) # ( !\FSM|LEGALCTRL|doneCheckLegal~q  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|LEGALCTRL|gameOver~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\FSM|LEGALCTRL|doneCheckLegal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSDATA|numberOfMoves[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[3]~0 .extended_lut = "off";
defparam \FSM|POSDATA|numberOfMoves[3]~0 .lut_mask = 64'hFF00FF00FFF0FFF0;
defparam \FSM|POSDATA|numberOfMoves[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N32
dffeas \FSM|POSDATA|numberOfMoves[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\FSM|POSDATA|numberOfMoves[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[0] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N33
cyclonev_lcell_comb \FSM|POSDATA|Add4~5 (
// Equation(s):
// \FSM|POSDATA|Add4~5_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [1] ) + ( GND ) + ( \FSM|POSDATA|Add4~2  ))
// \FSM|POSDATA|Add4~6  = CARRY(( \FSM|POSDATA|numberOfMoves [1] ) + ( GND ) + ( \FSM|POSDATA|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~5_sumout ),
	.cout(\FSM|POSDATA|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~5 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \FSM|POSDATA|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N35
dffeas \FSM|POSDATA|numberOfMoves[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\FSM|POSDATA|numberOfMoves[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[1] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N36
cyclonev_lcell_comb \FSM|POSDATA|Add4~9 (
// Equation(s):
// \FSM|POSDATA|Add4~9_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [2] ) + ( GND ) + ( \FSM|POSDATA|Add4~6  ))
// \FSM|POSDATA|Add4~10  = CARRY(( \FSM|POSDATA|numberOfMoves [2] ) + ( GND ) + ( \FSM|POSDATA|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~9_sumout ),
	.cout(\FSM|POSDATA|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~9 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \FSM|POSDATA|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N38
dffeas \FSM|POSDATA|numberOfMoves[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\FSM|POSDATA|numberOfMoves[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[2] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N39
cyclonev_lcell_comb \FSM|POSDATA|Add4~13 (
// Equation(s):
// \FSM|POSDATA|Add4~13_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [3] ) + ( GND ) + ( \FSM|POSDATA|Add4~10  ))
// \FSM|POSDATA|Add4~14  = CARRY(( \FSM|POSDATA|numberOfMoves [3] ) + ( GND ) + ( \FSM|POSDATA|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~13_sumout ),
	.cout(\FSM|POSDATA|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~13 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \FSM|POSDATA|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N41
dffeas \FSM|POSDATA|numberOfMoves[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\FSM|POSDATA|numberOfMoves[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[3] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N42
cyclonev_lcell_comb \FSM|POSDATA|Add4~17 (
// Equation(s):
// \FSM|POSDATA|Add4~17_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [4] ) + ( GND ) + ( \FSM|POSDATA|Add4~14  ))
// \FSM|POSDATA|Add4~18  = CARRY(( \FSM|POSDATA|numberOfMoves [4] ) + ( GND ) + ( \FSM|POSDATA|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~17_sumout ),
	.cout(\FSM|POSDATA|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~17 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \FSM|POSDATA|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N44
dffeas \FSM|POSDATA|numberOfMoves[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\FSM|POSDATA|numberOfMoves[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[4] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N45
cyclonev_lcell_comb \FSM|POSDATA|Add4~21 (
// Equation(s):
// \FSM|POSDATA|Add4~21_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [5] ) + ( GND ) + ( \FSM|POSDATA|Add4~18  ))
// \FSM|POSDATA|Add4~22  = CARRY(( \FSM|POSDATA|numberOfMoves [5] ) + ( GND ) + ( \FSM|POSDATA|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~21_sumout ),
	.cout(\FSM|POSDATA|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~21 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \FSM|POSDATA|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N47
dffeas \FSM|POSDATA|numberOfMoves[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\FSM|POSDATA|numberOfMoves[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[5] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N48
cyclonev_lcell_comb \FSM|POSDATA|Add4~25 (
// Equation(s):
// \FSM|POSDATA|Add4~25_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [6] ) + ( GND ) + ( \FSM|POSDATA|Add4~22  ))
// \FSM|POSDATA|Add4~26  = CARRY(( \FSM|POSDATA|numberOfMoves [6] ) + ( GND ) + ( \FSM|POSDATA|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~25_sumout ),
	.cout(\FSM|POSDATA|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~25 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \FSM|POSDATA|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N50
dffeas \FSM|POSDATA|numberOfMoves[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\FSM|POSDATA|numberOfMoves[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[6] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N51
cyclonev_lcell_comb \FSM|POSDATA|Add4~29 (
// Equation(s):
// \FSM|POSDATA|Add4~29_sumout  = SUM(( \FSM|POSDATA|numberOfMoves [7] ) + ( GND ) + ( \FSM|POSDATA|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FSM|POSDATA|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\FSM|POSDATA|Add4~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSDATA|Add4~29 .extended_lut = "off";
defparam \FSM|POSDATA|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \FSM|POSDATA|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N53
dffeas \FSM|POSDATA|numberOfMoves[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FSM|POSDATA|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\FSM|POSDATA|numberOfMoves[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|POSDATA|numberOfMoves [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|POSDATA|numberOfMoves[7] .is_wysiwyg = "true";
defparam \FSM|POSDATA|numberOfMoves[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N57
cyclonev_lcell_comb \last_data_received[3]~0 (
// Equation(s):
// \last_data_received[3]~0_combout  = ( \KEY[0]~input_o  & ( \PS2|PS2_Data_In|received_data_en~q  ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PS2|PS2_Data_In|received_data_en~q ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last_data_received[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last_data_received[3]~0 .extended_lut = "off";
defparam \last_data_received[3]~0 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \last_data_received[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N5
dffeas \last_data_received[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|received_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\last_data_received[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_data_received[3]),
	.prn(vcc));
// synopsys translate_off
defparam \last_data_received[3] .is_wysiwyg = "true";
defparam \last_data_received[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N11
dffeas \last_data_received[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|received_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\last_data_received[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_data_received[2]),
	.prn(vcc));
// synopsys translate_off
defparam \last_data_received[2] .is_wysiwyg = "true";
defparam \last_data_received[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N27
cyclonev_lcell_comb \last_data_received[1]~feeder (
// Equation(s):
// \last_data_received[1]~feeder_combout  = ( \PS2|PS2_Data_In|received_data [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last_data_received[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last_data_received[1]~feeder .extended_lut = "off";
defparam \last_data_received[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \last_data_received[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N29
dffeas \last_data_received[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\last_data_received[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\last_data_received[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_data_received[1]),
	.prn(vcc));
// synopsys translate_off
defparam \last_data_received[1] .is_wysiwyg = "true";
defparam \last_data_received[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N50
dffeas \last_data_received[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|received_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\last_data_received[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_data_received[0]),
	.prn(vcc));
// synopsys translate_off
defparam \last_data_received[0] .is_wysiwyg = "true";
defparam \last_data_received[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N45
cyclonev_lcell_comb \Segment0|seven_seg_display[0]~6 (
// Equation(s):
// \Segment0|seven_seg_display[0]~6_combout  = ( last_data_received[0] & ( (!last_data_received[3] & (!last_data_received[2] & !last_data_received[1])) # (last_data_received[3] & (!last_data_received[2] $ (!last_data_received[1]))) ) ) # ( 
// !last_data_received[0] & ( (!last_data_received[3] & (last_data_received[2] & !last_data_received[1])) ) )

	.dataa(!last_data_received[3]),
	.datab(!last_data_received[2]),
	.datac(!last_data_received[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!last_data_received[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[0]~6 .extended_lut = "off";
defparam \Segment0|seven_seg_display[0]~6 .lut_mask = 64'h2020202094949494;
defparam \Segment0|seven_seg_display[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N42
cyclonev_lcell_comb \Segment0|seven_seg_display[1]~0 (
// Equation(s):
// \Segment0|seven_seg_display[1]~0_combout  = ( last_data_received[1] & ( (!last_data_received[0] & ((last_data_received[2]))) # (last_data_received[0] & (last_data_received[3])) ) ) # ( !last_data_received[1] & ( (last_data_received[2] & 
// (!last_data_received[3] $ (!last_data_received[0]))) ) )

	.dataa(!last_data_received[3]),
	.datab(!last_data_received[2]),
	.datac(!last_data_received[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!last_data_received[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[1]~0 .extended_lut = "off";
defparam \Segment0|seven_seg_display[1]~0 .lut_mask = 64'h1212121235353535;
defparam \Segment0|seven_seg_display[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N15
cyclonev_lcell_comb \Segment0|seven_seg_display[2]~1 (
// Equation(s):
// \Segment0|seven_seg_display[2]~1_combout  = ( last_data_received[1] & ( (!last_data_received[2] & (!last_data_received[0] & !last_data_received[3])) # (last_data_received[2] & ((last_data_received[3]))) ) ) # ( !last_data_received[1] & ( 
// (!last_data_received[0] & (last_data_received[2] & last_data_received[3])) ) )

	.dataa(!last_data_received[0]),
	.datab(gnd),
	.datac(!last_data_received[2]),
	.datad(!last_data_received[3]),
	.datae(gnd),
	.dataf(!last_data_received[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[2]~1 .extended_lut = "off";
defparam \Segment0|seven_seg_display[2]~1 .lut_mask = 64'h000A000AA00FA00F;
defparam \Segment0|seven_seg_display[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N21
cyclonev_lcell_comb \Segment0|seven_seg_display[3]~5 (
// Equation(s):
// \Segment0|seven_seg_display[3]~5_combout  = ( last_data_received[1] & ( (!last_data_received[0] & (!last_data_received[2] & last_data_received[3])) # (last_data_received[0] & (last_data_received[2])) ) ) # ( !last_data_received[1] & ( 
// (!last_data_received[3] & (!last_data_received[0] $ (!last_data_received[2]))) ) )

	.dataa(!last_data_received[0]),
	.datab(gnd),
	.datac(!last_data_received[2]),
	.datad(!last_data_received[3]),
	.datae(gnd),
	.dataf(!last_data_received[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[3]~5 .extended_lut = "off";
defparam \Segment0|seven_seg_display[3]~5 .lut_mask = 64'h5A005A0005A505A5;
defparam \Segment0|seven_seg_display[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N57
cyclonev_lcell_comb \Segment0|seven_seg_display[4]~2 (
// Equation(s):
// \Segment0|seven_seg_display[4]~2_combout  = ( last_data_received[1] & ( (last_data_received[0] & !last_data_received[3]) ) ) # ( !last_data_received[1] & ( (!last_data_received[2] & (last_data_received[0])) # (last_data_received[2] & 
// ((!last_data_received[3]))) ) )

	.dataa(!last_data_received[0]),
	.datab(gnd),
	.datac(!last_data_received[2]),
	.datad(!last_data_received[3]),
	.datae(gnd),
	.dataf(!last_data_received[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[4]~2 .extended_lut = "off";
defparam \Segment0|seven_seg_display[4]~2 .lut_mask = 64'h5F505F5055005500;
defparam \Segment0|seven_seg_display[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N0
cyclonev_lcell_comb \Segment0|seven_seg_display[5]~3 (
// Equation(s):
// \Segment0|seven_seg_display[5]~3_combout  = ( last_data_received[3] & ( last_data_received[2] & ( (!last_data_received[1] & last_data_received[0]) ) ) ) # ( !last_data_received[3] & ( last_data_received[2] & ( (last_data_received[1] & 
// last_data_received[0]) ) ) ) # ( !last_data_received[3] & ( !last_data_received[2] & ( (last_data_received[0]) # (last_data_received[1]) ) ) )

	.dataa(gnd),
	.datab(!last_data_received[1]),
	.datac(!last_data_received[0]),
	.datad(gnd),
	.datae(!last_data_received[3]),
	.dataf(!last_data_received[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[5]~3 .extended_lut = "off";
defparam \Segment0|seven_seg_display[5]~3 .lut_mask = 64'h3F3F000003030C0C;
defparam \Segment0|seven_seg_display[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N24
cyclonev_lcell_comb \Segment0|seven_seg_display[6]~4 (
// Equation(s):
// \Segment0|seven_seg_display[6]~4_combout  = ( last_data_received[1] & ( (!last_data_received[2]) # ((!last_data_received[0]) # (last_data_received[3])) ) ) # ( !last_data_received[1] & ( (!last_data_received[2] & ((last_data_received[3]))) # 
// (last_data_received[2] & ((!last_data_received[3]) # (last_data_received[0]))) ) )

	.dataa(gnd),
	.datab(!last_data_received[2]),
	.datac(!last_data_received[0]),
	.datad(!last_data_received[3]),
	.datae(gnd),
	.dataf(!last_data_received[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment0|seven_seg_display[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment0|seven_seg_display[6]~4 .extended_lut = "off";
defparam \Segment0|seven_seg_display[6]~4 .lut_mask = 64'h33CF33CFFCFFFCFF;
defparam \Segment0|seven_seg_display[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N35
dffeas \last_data_received[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|received_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\last_data_received[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_data_received[6]),
	.prn(vcc));
// synopsys translate_off
defparam \last_data_received[6] .is_wysiwyg = "true";
defparam \last_data_received[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N30
cyclonev_lcell_comb \last_data_received[7]~feeder (
// Equation(s):
// \last_data_received[7]~feeder_combout  = ( \PS2|PS2_Data_In|received_data [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PS2|PS2_Data_In|received_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last_data_received[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last_data_received[7]~feeder .extended_lut = "off";
defparam \last_data_received[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \last_data_received[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N32
dffeas \last_data_received[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\last_data_received[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\last_data_received[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_data_received[7]),
	.prn(vcc));
// synopsys translate_off
defparam \last_data_received[7] .is_wysiwyg = "true";
defparam \last_data_received[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N38
dffeas \last_data_received[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|received_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\last_data_received[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_data_received[5]),
	.prn(vcc));
// synopsys translate_off
defparam \last_data_received[5] .is_wysiwyg = "true";
defparam \last_data_received[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N41
dffeas \last_data_received[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PS2|PS2_Data_In|received_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\last_data_received[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_data_received[4]),
	.prn(vcc));
// synopsys translate_off
defparam \last_data_received[4] .is_wysiwyg = "true";
defparam \last_data_received[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N39
cyclonev_lcell_comb \Segment1|seven_seg_display[0]~6 (
// Equation(s):
// \Segment1|seven_seg_display[0]~6_combout  = ( last_data_received[4] & ( (!last_data_received[6] & (!last_data_received[7] $ (last_data_received[5]))) # (last_data_received[6] & (last_data_received[7] & !last_data_received[5])) ) ) # ( 
// !last_data_received[4] & ( (last_data_received[6] & (!last_data_received[7] & !last_data_received[5])) ) )

	.dataa(!last_data_received[6]),
	.datab(gnd),
	.datac(!last_data_received[7]),
	.datad(!last_data_received[5]),
	.datae(!last_data_received[4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[0]~6 .extended_lut = "off";
defparam \Segment1|seven_seg_display[0]~6 .lut_mask = 64'h5000A50A5000A50A;
defparam \Segment1|seven_seg_display[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N12
cyclonev_lcell_comb \Segment1|seven_seg_display[1]~0 (
// Equation(s):
// \Segment1|seven_seg_display[1]~0_combout  = ( last_data_received[4] & ( (!last_data_received[7] & (last_data_received[6] & !last_data_received[5])) # (last_data_received[7] & ((last_data_received[5]))) ) ) # ( !last_data_received[4] & ( 
// (last_data_received[6] & ((last_data_received[5]) # (last_data_received[7]))) ) )

	.dataa(gnd),
	.datab(!last_data_received[7]),
	.datac(!last_data_received[6]),
	.datad(!last_data_received[5]),
	.datae(gnd),
	.dataf(!last_data_received[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[1]~0 .extended_lut = "off";
defparam \Segment1|seven_seg_display[1]~0 .lut_mask = 64'h030F030F0C330C33;
defparam \Segment1|seven_seg_display[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N27
cyclonev_lcell_comb \Segment1|seven_seg_display[2]~1 (
// Equation(s):
// \Segment1|seven_seg_display[2]~1_combout  = ( last_data_received[4] & ( (last_data_received[6] & (last_data_received[7] & last_data_received[5])) ) ) # ( !last_data_received[4] & ( (!last_data_received[6] & (!last_data_received[7] & 
// last_data_received[5])) # (last_data_received[6] & (last_data_received[7])) ) )

	.dataa(!last_data_received[6]),
	.datab(gnd),
	.datac(!last_data_received[7]),
	.datad(!last_data_received[5]),
	.datae(gnd),
	.dataf(!last_data_received[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[2]~1 .extended_lut = "off";
defparam \Segment1|seven_seg_display[2]~1 .lut_mask = 64'h05A505A500050005;
defparam \Segment1|seven_seg_display[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N54
cyclonev_lcell_comb \Segment1|seven_seg_display[3]~5 (
// Equation(s):
// \Segment1|seven_seg_display[3]~5_combout  = ( last_data_received[4] & ( (!last_data_received[6] & (!last_data_received[7] & !last_data_received[5])) # (last_data_received[6] & ((last_data_received[5]))) ) ) # ( !last_data_received[4] & ( 
// (!last_data_received[7] & (last_data_received[6] & !last_data_received[5])) # (last_data_received[7] & (!last_data_received[6] & last_data_received[5])) ) )

	.dataa(gnd),
	.datab(!last_data_received[7]),
	.datac(!last_data_received[6]),
	.datad(!last_data_received[5]),
	.datae(gnd),
	.dataf(!last_data_received[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[3]~5 .extended_lut = "off";
defparam \Segment1|seven_seg_display[3]~5 .lut_mask = 64'h0C300C30C00FC00F;
defparam \Segment1|seven_seg_display[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N18
cyclonev_lcell_comb \Segment1|seven_seg_display[4]~2 (
// Equation(s):
// \Segment1|seven_seg_display[4]~2_combout  = ( last_data_received[4] & ( (!last_data_received[7]) # ((!last_data_received[6] & !last_data_received[5])) ) ) # ( !last_data_received[4] & ( (!last_data_received[7] & (last_data_received[6] & 
// !last_data_received[5])) ) )

	.dataa(gnd),
	.datab(!last_data_received[7]),
	.datac(!last_data_received[6]),
	.datad(!last_data_received[5]),
	.datae(gnd),
	.dataf(!last_data_received[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[4]~2 .extended_lut = "off";
defparam \Segment1|seven_seg_display[4]~2 .lut_mask = 64'h0C000C00FCCCFCCC;
defparam \Segment1|seven_seg_display[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N51
cyclonev_lcell_comb \Segment1|seven_seg_display[5]~3 (
// Equation(s):
// \Segment1|seven_seg_display[5]~3_combout  = ( last_data_received[4] & ( !last_data_received[7] $ (((last_data_received[6] & !last_data_received[5]))) ) ) # ( !last_data_received[4] & ( (!last_data_received[6] & (!last_data_received[7] & 
// last_data_received[5])) ) )

	.dataa(!last_data_received[6]),
	.datab(gnd),
	.datac(!last_data_received[7]),
	.datad(!last_data_received[5]),
	.datae(gnd),
	.dataf(!last_data_received[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[5]~3 .extended_lut = "off";
defparam \Segment1|seven_seg_display[5]~3 .lut_mask = 64'h00A000A0A5F0A5F0;
defparam \Segment1|seven_seg_display[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N6
cyclonev_lcell_comb \Segment1|seven_seg_display[6]~4 (
// Equation(s):
// \Segment1|seven_seg_display[6]~4_combout  = ( last_data_received[5] & ( ((!last_data_received[6]) # (!last_data_received[4])) # (last_data_received[7]) ) ) # ( !last_data_received[5] & ( (!last_data_received[7] & (last_data_received[6])) # 
// (last_data_received[7] & ((!last_data_received[6]) # (last_data_received[4]))) ) )

	.dataa(gnd),
	.datab(!last_data_received[7]),
	.datac(!last_data_received[6]),
	.datad(!last_data_received[4]),
	.datae(!last_data_received[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment1|seven_seg_display[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment1|seven_seg_display[6]~4 .extended_lut = "off";
defparam \Segment1|seven_seg_display[6]~4 .lut_mask = 64'h3C3FFFF33C3FFFF3;
defparam \Segment1|seven_seg_display[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N6
cyclonev_lcell_comb \Segment4|seven_seg_display[0]~6 (
// Equation(s):
// \Segment4|seven_seg_display[0]~6_combout  = ( \FSM|POSDATA|numberOfMoves [0] & ( (!\FSM|POSDATA|numberOfMoves [3] & (!\FSM|POSDATA|numberOfMoves [1] & !\FSM|POSDATA|numberOfMoves [2])) # (\FSM|POSDATA|numberOfMoves [3] & (!\FSM|POSDATA|numberOfMoves [1] $ 
// (!\FSM|POSDATA|numberOfMoves [2]))) ) ) # ( !\FSM|POSDATA|numberOfMoves [0] & ( (!\FSM|POSDATA|numberOfMoves [3] & (!\FSM|POSDATA|numberOfMoves [1] & \FSM|POSDATA|numberOfMoves [2])) ) )

	.dataa(gnd),
	.datab(!\FSM|POSDATA|numberOfMoves [3]),
	.datac(!\FSM|POSDATA|numberOfMoves [1]),
	.datad(!\FSM|POSDATA|numberOfMoves [2]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment4|seven_seg_display[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment4|seven_seg_display[0]~6 .extended_lut = "off";
defparam \Segment4|seven_seg_display[0]~6 .lut_mask = 64'h00C000C0C330C330;
defparam \Segment4|seven_seg_display[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N0
cyclonev_lcell_comb \Segment4|seven_seg_display[1]~0 (
// Equation(s):
// \Segment4|seven_seg_display[1]~0_combout  = ( \FSM|POSDATA|numberOfMoves [3] & ( (!\FSM|POSDATA|numberOfMoves [0] & ((\FSM|POSDATA|numberOfMoves [2]))) # (\FSM|POSDATA|numberOfMoves [0] & (\FSM|POSDATA|numberOfMoves [1])) ) ) # ( 
// !\FSM|POSDATA|numberOfMoves [3] & ( (\FSM|POSDATA|numberOfMoves [2] & (!\FSM|POSDATA|numberOfMoves [1] $ (!\FSM|POSDATA|numberOfMoves [0]))) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [1]),
	.datab(!\FSM|POSDATA|numberOfMoves [0]),
	.datac(!\FSM|POSDATA|numberOfMoves [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment4|seven_seg_display[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment4|seven_seg_display[1]~0 .extended_lut = "off";
defparam \Segment4|seven_seg_display[1]~0 .lut_mask = 64'h060606061D1D1D1D;
defparam \Segment4|seven_seg_display[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N3
cyclonev_lcell_comb \Segment4|seven_seg_display[2]~1 (
// Equation(s):
// \Segment4|seven_seg_display[2]~1_combout  = ( \FSM|POSDATA|numberOfMoves [3] & ( (\FSM|POSDATA|numberOfMoves [2] & ((!\FSM|POSDATA|numberOfMoves [0]) # (\FSM|POSDATA|numberOfMoves [1]))) ) ) # ( !\FSM|POSDATA|numberOfMoves [3] & ( 
// (\FSM|POSDATA|numberOfMoves [1] & (!\FSM|POSDATA|numberOfMoves [0] & !\FSM|POSDATA|numberOfMoves [2])) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [1]),
	.datab(!\FSM|POSDATA|numberOfMoves [0]),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [2]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment4|seven_seg_display[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment4|seven_seg_display[2]~1 .extended_lut = "off";
defparam \Segment4|seven_seg_display[2]~1 .lut_mask = 64'h4400440000DD00DD;
defparam \Segment4|seven_seg_display[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N24
cyclonev_lcell_comb \Segment4|seven_seg_display[3]~5 (
// Equation(s):
// \Segment4|seven_seg_display[3]~5_combout  = ( \FSM|POSDATA|numberOfMoves [3] & ( (\FSM|POSDATA|numberOfMoves [1] & (!\FSM|POSDATA|numberOfMoves [0] $ (\FSM|POSDATA|numberOfMoves [2]))) ) ) # ( !\FSM|POSDATA|numberOfMoves [3] & ( 
// (!\FSM|POSDATA|numberOfMoves [1] & (!\FSM|POSDATA|numberOfMoves [0] $ (!\FSM|POSDATA|numberOfMoves [2]))) # (\FSM|POSDATA|numberOfMoves [1] & (\FSM|POSDATA|numberOfMoves [0] & \FSM|POSDATA|numberOfMoves [2])) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [1]),
	.datab(!\FSM|POSDATA|numberOfMoves [0]),
	.datac(!\FSM|POSDATA|numberOfMoves [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment4|seven_seg_display[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment4|seven_seg_display[3]~5 .extended_lut = "off";
defparam \Segment4|seven_seg_display[3]~5 .lut_mask = 64'h2929292941414141;
defparam \Segment4|seven_seg_display[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N18
cyclonev_lcell_comb \Segment4|seven_seg_display[4]~2 (
// Equation(s):
// \Segment4|seven_seg_display[4]~2_combout  = ( \FSM|POSDATA|numberOfMoves [3] & ( (!\FSM|POSDATA|numberOfMoves [1] & (\FSM|POSDATA|numberOfMoves [0] & !\FSM|POSDATA|numberOfMoves [2])) ) ) # ( !\FSM|POSDATA|numberOfMoves [3] & ( 
// ((!\FSM|POSDATA|numberOfMoves [1] & \FSM|POSDATA|numberOfMoves [2])) # (\FSM|POSDATA|numberOfMoves [0]) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [1]),
	.datab(!\FSM|POSDATA|numberOfMoves [0]),
	.datac(!\FSM|POSDATA|numberOfMoves [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment4|seven_seg_display[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment4|seven_seg_display[4]~2 .extended_lut = "off";
defparam \Segment4|seven_seg_display[4]~2 .lut_mask = 64'h3B3B3B3B20202020;
defparam \Segment4|seven_seg_display[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N21
cyclonev_lcell_comb \Segment4|seven_seg_display[5]~3 (
// Equation(s):
// \Segment4|seven_seg_display[5]~3_combout  = ( \FSM|POSDATA|numberOfMoves [3] & ( (!\FSM|POSDATA|numberOfMoves [1] & (\FSM|POSDATA|numberOfMoves [0] & \FSM|POSDATA|numberOfMoves [2])) ) ) # ( !\FSM|POSDATA|numberOfMoves [3] & ( (!\FSM|POSDATA|numberOfMoves 
// [1] & (\FSM|POSDATA|numberOfMoves [0] & !\FSM|POSDATA|numberOfMoves [2])) # (\FSM|POSDATA|numberOfMoves [1] & ((!\FSM|POSDATA|numberOfMoves [2]) # (\FSM|POSDATA|numberOfMoves [0]))) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [1]),
	.datab(!\FSM|POSDATA|numberOfMoves [0]),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [2]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment4|seven_seg_display[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment4|seven_seg_display[5]~3 .extended_lut = "off";
defparam \Segment4|seven_seg_display[5]~3 .lut_mask = 64'h7711771100220022;
defparam \Segment4|seven_seg_display[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N27
cyclonev_lcell_comb \Segment4|seven_seg_display[6]~4 (
// Equation(s):
// \Segment4|seven_seg_display[6]~4_combout  = ( \FSM|POSDATA|numberOfMoves [3] & ( ((!\FSM|POSDATA|numberOfMoves [2]) # (\FSM|POSDATA|numberOfMoves [0])) # (\FSM|POSDATA|numberOfMoves [1]) ) ) # ( !\FSM|POSDATA|numberOfMoves [3] & ( 
// (!\FSM|POSDATA|numberOfMoves [1] & ((\FSM|POSDATA|numberOfMoves [2]))) # (\FSM|POSDATA|numberOfMoves [1] & ((!\FSM|POSDATA|numberOfMoves [0]) # (!\FSM|POSDATA|numberOfMoves [2]))) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [1]),
	.datab(!\FSM|POSDATA|numberOfMoves [0]),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [2]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment4|seven_seg_display[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment4|seven_seg_display[6]~4 .extended_lut = "off";
defparam \Segment4|seven_seg_display[6]~4 .lut_mask = 64'h55EE55EEFF77FF77;
defparam \Segment4|seven_seg_display[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N30
cyclonev_lcell_comb \Segment5|seven_seg_display[0]~6 (
// Equation(s):
// \Segment5|seven_seg_display[0]~6_combout  = ( \FSM|POSDATA|numberOfMoves [4] & ( \FSM|POSDATA|numberOfMoves [5] & ( (!\FSM|POSDATA|numberOfMoves [6] & \FSM|POSDATA|numberOfMoves [7]) ) ) ) # ( \FSM|POSDATA|numberOfMoves [4] & ( !\FSM|POSDATA|numberOfMoves 
// [5] & ( !\FSM|POSDATA|numberOfMoves [6] $ (\FSM|POSDATA|numberOfMoves [7]) ) ) ) # ( !\FSM|POSDATA|numberOfMoves [4] & ( !\FSM|POSDATA|numberOfMoves [5] & ( (\FSM|POSDATA|numberOfMoves [6] & !\FSM|POSDATA|numberOfMoves [7]) ) ) )

	.dataa(gnd),
	.datab(!\FSM|POSDATA|numberOfMoves [6]),
	.datac(!\FSM|POSDATA|numberOfMoves [7]),
	.datad(gnd),
	.datae(!\FSM|POSDATA|numberOfMoves [4]),
	.dataf(!\FSM|POSDATA|numberOfMoves [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment5|seven_seg_display[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment5|seven_seg_display[0]~6 .extended_lut = "off";
defparam \Segment5|seven_seg_display[0]~6 .lut_mask = 64'h3030C3C300000C0C;
defparam \Segment5|seven_seg_display[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N9
cyclonev_lcell_comb \Segment5|seven_seg_display[1]~0 (
// Equation(s):
// \Segment5|seven_seg_display[1]~0_combout  = ( \FSM|POSDATA|numberOfMoves [7] & ( (!\FSM|POSDATA|numberOfMoves [4] & (\FSM|POSDATA|numberOfMoves [6])) # (\FSM|POSDATA|numberOfMoves [4] & ((\FSM|POSDATA|numberOfMoves [5]))) ) ) # ( 
// !\FSM|POSDATA|numberOfMoves [7] & ( (\FSM|POSDATA|numberOfMoves [6] & (!\FSM|POSDATA|numberOfMoves [4] $ (!\FSM|POSDATA|numberOfMoves [5]))) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [6]),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [4]),
	.datad(!\FSM|POSDATA|numberOfMoves [5]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment5|seven_seg_display[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment5|seven_seg_display[1]~0 .extended_lut = "off";
defparam \Segment5|seven_seg_display[1]~0 .lut_mask = 64'h05500550505F505F;
defparam \Segment5|seven_seg_display[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N15
cyclonev_lcell_comb \Segment5|seven_seg_display[2]~1 (
// Equation(s):
// \Segment5|seven_seg_display[2]~1_combout  = ( \FSM|POSDATA|numberOfMoves [6] & ( (\FSM|POSDATA|numberOfMoves [7] & ((!\FSM|POSDATA|numberOfMoves [4]) # (\FSM|POSDATA|numberOfMoves [5]))) ) ) # ( !\FSM|POSDATA|numberOfMoves [6] & ( 
// (!\FSM|POSDATA|numberOfMoves [7] & (!\FSM|POSDATA|numberOfMoves [4] & \FSM|POSDATA|numberOfMoves [5])) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [7]),
	.datab(!\FSM|POSDATA|numberOfMoves [4]),
	.datac(!\FSM|POSDATA|numberOfMoves [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment5|seven_seg_display[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment5|seven_seg_display[2]~1 .extended_lut = "off";
defparam \Segment5|seven_seg_display[2]~1 .lut_mask = 64'h0808080845454545;
defparam \Segment5|seven_seg_display[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N54
cyclonev_lcell_comb \Segment5|seven_seg_display[3]~5 (
// Equation(s):
// \Segment5|seven_seg_display[3]~5_combout  = ( \FSM|POSDATA|numberOfMoves [6] & ( (!\FSM|POSDATA|numberOfMoves [4] & (!\FSM|POSDATA|numberOfMoves [7] & !\FSM|POSDATA|numberOfMoves [5])) # (\FSM|POSDATA|numberOfMoves [4] & ((\FSM|POSDATA|numberOfMoves 
// [5]))) ) ) # ( !\FSM|POSDATA|numberOfMoves [6] & ( (!\FSM|POSDATA|numberOfMoves [7] & (\FSM|POSDATA|numberOfMoves [4] & !\FSM|POSDATA|numberOfMoves [5])) # (\FSM|POSDATA|numberOfMoves [7] & (!\FSM|POSDATA|numberOfMoves [4] & \FSM|POSDATA|numberOfMoves 
// [5])) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [7]),
	.datab(!\FSM|POSDATA|numberOfMoves [4]),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [5]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment5|seven_seg_display[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment5|seven_seg_display[3]~5 .extended_lut = "off";
defparam \Segment5|seven_seg_display[3]~5 .lut_mask = 64'h2244224488338833;
defparam \Segment5|seven_seg_display[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N57
cyclonev_lcell_comb \Segment5|seven_seg_display[4]~2 (
// Equation(s):
// \Segment5|seven_seg_display[4]~2_combout  = ( \FSM|POSDATA|numberOfMoves [6] & ( (!\FSM|POSDATA|numberOfMoves [7] & ((!\FSM|POSDATA|numberOfMoves [5]) # (\FSM|POSDATA|numberOfMoves [4]))) ) ) # ( !\FSM|POSDATA|numberOfMoves [6] & ( 
// (\FSM|POSDATA|numberOfMoves [4] & ((!\FSM|POSDATA|numberOfMoves [7]) # (!\FSM|POSDATA|numberOfMoves [5]))) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [7]),
	.datab(!\FSM|POSDATA|numberOfMoves [4]),
	.datac(!\FSM|POSDATA|numberOfMoves [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment5|seven_seg_display[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment5|seven_seg_display[4]~2 .extended_lut = "off";
defparam \Segment5|seven_seg_display[4]~2 .lut_mask = 64'h32323232A2A2A2A2;
defparam \Segment5|seven_seg_display[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N12
cyclonev_lcell_comb \Segment5|seven_seg_display[5]~3 (
// Equation(s):
// \Segment5|seven_seg_display[5]~3_combout  = ( \FSM|POSDATA|numberOfMoves [6] & ( (\FSM|POSDATA|numberOfMoves [4] & (!\FSM|POSDATA|numberOfMoves [7] $ (!\FSM|POSDATA|numberOfMoves [5]))) ) ) # ( !\FSM|POSDATA|numberOfMoves [6] & ( 
// (!\FSM|POSDATA|numberOfMoves [7] & ((\FSM|POSDATA|numberOfMoves [5]) # (\FSM|POSDATA|numberOfMoves [4]))) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [7]),
	.datab(!\FSM|POSDATA|numberOfMoves [4]),
	.datac(gnd),
	.datad(!\FSM|POSDATA|numberOfMoves [5]),
	.datae(gnd),
	.dataf(!\FSM|POSDATA|numberOfMoves [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment5|seven_seg_display[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment5|seven_seg_display[5]~3 .extended_lut = "off";
defparam \Segment5|seven_seg_display[5]~3 .lut_mask = 64'h22AA22AA11221122;
defparam \Segment5|seven_seg_display[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N27
cyclonev_lcell_comb \Segment5|seven_seg_display[6]~4 (
// Equation(s):
// \Segment5|seven_seg_display[6]~4_combout  = ( \FSM|POSDATA|numberOfMoves [4] & ( \FSM|POSDATA|numberOfMoves [5] & ( (!\FSM|POSDATA|numberOfMoves [6]) # (\FSM|POSDATA|numberOfMoves [7]) ) ) ) # ( !\FSM|POSDATA|numberOfMoves [4] & ( 
// \FSM|POSDATA|numberOfMoves [5] ) ) # ( \FSM|POSDATA|numberOfMoves [4] & ( !\FSM|POSDATA|numberOfMoves [5] & ( (\FSM|POSDATA|numberOfMoves [6]) # (\FSM|POSDATA|numberOfMoves [7]) ) ) ) # ( !\FSM|POSDATA|numberOfMoves [4] & ( !\FSM|POSDATA|numberOfMoves [5] 
// & ( !\FSM|POSDATA|numberOfMoves [7] $ (!\FSM|POSDATA|numberOfMoves [6]) ) ) )

	.dataa(!\FSM|POSDATA|numberOfMoves [7]),
	.datab(gnd),
	.datac(!\FSM|POSDATA|numberOfMoves [6]),
	.datad(gnd),
	.datae(!\FSM|POSDATA|numberOfMoves [4]),
	.dataf(!\FSM|POSDATA|numberOfMoves [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Segment5|seven_seg_display[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Segment5|seven_seg_display[6]~4 .extended_lut = "off";
defparam \Segment5|seven_seg_display[6]~4 .lut_mask = 64'h5A5A5F5FFFFFF5F5;
defparam \Segment5|seven_seg_display[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N0
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N9
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N12
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N13
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N15
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N16
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N18
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~22  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(\VGA|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N20
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N51
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [1] & ( !\VGA|controller|xCounter [6] & ( (\VGA|controller|xCounter [0] & !\VGA|controller|xCounter [5]) ) ) )

	.dataa(!\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [1]),
	.dataf(!\VGA|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000505000000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N21
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N22
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N24
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N25
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N27
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N28
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N33
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [3] & ( !\VGA|controller|xCounter [7] & ( (\VGA|controller|xCounter [8] & (\VGA|controller|xCounter [2] & \VGA|controller|xCounter [4])) ) ) )

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(!\VGA|controller|xCounter [2]),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [3]),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000010100000000;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N21
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|Equal0~0_combout  & ( (\VGA|controller|Equal0~1_combout  & \VGA|controller|xCounter [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~1_combout ),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N2
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N3
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N6
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N8
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N10
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N36
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [1] & ( \VGA|controller|xCounter [2] & ( \VGA|controller|xCounter [4] ) ) ) # ( !\VGA|controller|xCounter [1] & ( \VGA|controller|xCounter [2] & ( \VGA|controller|xCounter [4] ) ) ) # ( 
// \VGA|controller|xCounter [1] & ( !\VGA|controller|xCounter [2] & ( (\VGA|controller|xCounter [4] & ((\VGA|controller|xCounter [0]) # (\VGA|controller|xCounter [3]))) ) ) ) # ( !\VGA|controller|xCounter [1] & ( !\VGA|controller|xCounter [2] & ( 
// (\VGA|controller|xCounter [3] & \VGA|controller|xCounter [4]) ) ) )

	.dataa(!\VGA|controller|xCounter [3]),
	.datab(!\VGA|controller|xCounter [4]),
	.datac(!\VGA|controller|xCounter [0]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [1]),
	.dataf(!\VGA|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h1111131333333333;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N17
dffeas \VGA|controller|xCounter[5]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N42
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|xCounter [8] & ( \VGA|controller|xCounter [9] ) ) # ( !\VGA|controller|xCounter [8] & ( \VGA|controller|xCounter [9] & ( (!\VGA|controller|xCounter [7]) # ((!\VGA|controller|VGA_HS1~0_combout  & 
// (!\VGA|controller|xCounter [6] & !\VGA|controller|xCounter[5]~DUPLICATE_q )) # (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [6] & \VGA|controller|xCounter[5]~DUPLICATE_q ))) ) ) ) # ( \VGA|controller|xCounter [8] & ( 
// !\VGA|controller|xCounter [9] ) ) # ( !\VGA|controller|xCounter [8] & ( !\VGA|controller|xCounter [9] ) )

	.dataa(!\VGA|controller|VGA_HS1~0_combout ),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(!\VGA|controller|xCounter[5]~DUPLICATE_q ),
	.datae(!\VGA|controller|xCounter [8]),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFECCDFFFF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N43
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y73_N14
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N30
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N18
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [7] & ( (\VGA|controller|yCounter [9] & (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [5]))) ) )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h4000400000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N31
dffeas \VGA|controller|yCounter[0]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N3
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( !\VGA|controller|yCounter [1] & ( (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [4] & !\VGA|controller|yCounter[0]~DUPLICATE_q ))) ) )

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(!\VGA|controller|yCounter [3]),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h1000100000000000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N24
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|always1~2_combout  & ( \VGA|controller|Equal0~1_combout  & ( (\VGA|controller|Equal0~0_combout  & (\VGA|controller|xCounter [9] & \VGA|controller|always1~1_combout )) ) ) )

	.dataa(!\VGA|controller|Equal0~0_combout ),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|always1~1_combout ),
	.datad(gnd),
	.datae(!\VGA|controller|always1~2_combout ),
	.dataf(!\VGA|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000000101;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N32
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N33
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~2  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(\VGA|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N34
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N36
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N38
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N39
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N41
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N42
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N44
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N45
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N47
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N48
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N50
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N51
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N53
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N54
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N55
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N57
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N58
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N15
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [8] & ( \VGA|controller|yCounter [7] & ( (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [5]) ) ) )

	.dataa(!\VGA|controller|yCounter [6]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(gnd),
	.datae(!\VGA|controller|yCounter [8]),
	.dataf(!\VGA|controller|yCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000000505;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N0
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( !\VGA|controller|yCounter [4] & ( (\VGA|controller|yCounter [2] & \VGA|controller|yCounter [3]) ) )

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(!\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h1111111100000000;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N9
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|yCounter [1] & ( ((!\VGA|controller|VGA_VS1~0_combout ) # ((!\VGA|controller|always1~0_combout ) # (\VGA|controller|yCounter [0]))) # (\VGA|controller|yCounter [9]) ) ) # ( !\VGA|controller|yCounter 
// [1] & ( ((!\VGA|controller|VGA_VS1~0_combout ) # ((!\VGA|controller|yCounter [0]) # (!\VGA|controller|always1~0_combout ))) # (\VGA|controller|yCounter [9]) ) )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|VGA_VS1~0_combout ),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(!\VGA|controller|always1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFDFFFDFFDFFFDF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N10
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y78_N13
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N6
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter [8] & ( (!\VGA|controller|yCounter [9] & (!\VGA|controller|VGA_VS1~0_combout  & !\VGA|controller|xCounter [9])) ) ) # ( !\VGA|controller|xCounter [8] & ( (!\VGA|controller|yCounter [9] & 
// (!\VGA|controller|VGA_VS1~0_combout  & ((!\VGA|controller|xCounter [9]) # (!\VGA|controller|xCounter [7])))) ) )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|VGA_VS1~0_combout ),
	.datac(!\VGA|controller|xCounter [9]),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'h8880888080808080;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N7
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N14
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N42
cyclonev_lcell_comb \y[0]~0 (
// Equation(s):
// \y[0]~0_combout  = ( \FSM|POSCTRL|currentStateP [3] & ( ((\FSM|POSCTRL|currentStateP [2]) # (\FSM|POSCTRL|currentStateP [0])) # (\FSM|POSCTRL|currentStateP [1]) ) ) # ( !\FSM|POSCTRL|currentStateP [3] & ( (!\FSM|POSCTRL|currentStateP [1] $ 
// (!\FSM|POSCTRL|currentStateP [0])) # (\FSM|POSCTRL|currentStateP [2]) ) )

	.dataa(gnd),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\FSM|POSCTRL|currentStateP [0]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[0]~0 .extended_lut = "off";
defparam \y[0]~0 .lut_mask = 64'h3CFF3CFF3FFF3FFF;
defparam \y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N12
cyclonev_lcell_comb \FSM|POSCTRL|Decoder0~2 (
// Equation(s):
// \FSM|POSCTRL|Decoder0~2_combout  = ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [1])) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [2]),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder0~2 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder0~2 .lut_mask = 64'h8080808000000000;
defparam \FSM|POSCTRL|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \maze_run_thru|countx[0]~0 (
// Equation(s):
// \maze_run_thru|countx[0]~0_combout  = ( !\maze_run_thru|donep1~q  & ( !\maze_run_thru|doneBox~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze_run_thru|doneBox~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|donep1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|countx[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|countx[0]~0 .extended_lut = "off";
defparam \maze_run_thru|countx[0]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \maze_run_thru|countx[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \maze_run_thru|countx[0]~1 (
// Equation(s):
// \maze_run_thru|countx[0]~1_combout  = ( \maze_run_thru|countx[0]~0_combout  & ( (\KEY[0]~input_o  & ((!\FSM|POSCTRL|Decoder0~2_combout  & ((\maze_run_thru|countx [0]))) # (\FSM|POSCTRL|Decoder0~2_combout  & (!\maze_run_thru|Equal3~0_combout  & 
// !\maze_run_thru|countx [0])))) ) ) # ( !\maze_run_thru|countx[0]~0_combout  & ( (\KEY[0]~input_o  & (\maze_run_thru|countx [0] & ((!\FSM|POSCTRL|Decoder0~2_combout ) # (!\maze_run_thru|Equal3~0_combout )))) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\maze_run_thru|Equal3~0_combout ),
	.datad(!\maze_run_thru|countx [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|countx[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|countx[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|countx[0]~1 .extended_lut = "off";
defparam \maze_run_thru|countx[0]~1 .lut_mask = 64'h0032003210221022;
defparam \maze_run_thru|countx[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N38
dffeas \maze_run_thru|countx[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|countx[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|countx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|countx[0] .is_wysiwyg = "true";
defparam \maze_run_thru|countx[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N39
cyclonev_lcell_comb \maze_run_thru|countx[1]~3 (
// Equation(s):
// \maze_run_thru|countx[1]~3_combout  = ( \maze_run_thru|countx [0] & ( (\KEY[0]~input_o  & (!\maze_run_thru|countx [1] $ (((!\FSM|POSCTRL|Decoder0~2_combout ) # (!\maze_run_thru|countx[0]~0_combout ))))) ) ) # ( !\maze_run_thru|countx [0] & ( 
// (\KEY[0]~input_o  & \maze_run_thru|countx [1]) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\maze_run_thru|countx[0]~0_combout ),
	.datad(!\maze_run_thru|countx [1]),
	.datae(gnd),
	.dataf(!\maze_run_thru|countx [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|countx[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|countx[1]~3 .extended_lut = "off";
defparam \maze_run_thru|countx[1]~3 .lut_mask = 64'h0033003301320132;
defparam \maze_run_thru|countx[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N41
dffeas \maze_run_thru|countx[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|countx[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|countx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|countx[1] .is_wysiwyg = "true";
defparam \maze_run_thru|countx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N33
cyclonev_lcell_comb \maze_run_thru|countx[2]~4 (
// Equation(s):
// \maze_run_thru|countx[2]~4_combout  = ( \maze_run_thru|countx [2] & ( \maze_run_thru|countx[0]~0_combout  & ( (\KEY[0]~input_o  & ((!\maze_run_thru|countx [0]) # ((!\maze_run_thru|countx [1]) # (!\FSM|POSCTRL|Decoder0~2_combout )))) ) ) ) # ( 
// !\maze_run_thru|countx [2] & ( \maze_run_thru|countx[0]~0_combout  & ( (\maze_run_thru|countx [0] & (\maze_run_thru|countx [1] & (\KEY[0]~input_o  & \FSM|POSCTRL|Decoder0~2_combout ))) ) ) ) # ( \maze_run_thru|countx [2] & ( 
// !\maze_run_thru|countx[0]~0_combout  & ( \KEY[0]~input_o  ) ) )

	.dataa(!\maze_run_thru|countx [0]),
	.datab(!\maze_run_thru|countx [1]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datae(!\maze_run_thru|countx [2]),
	.dataf(!\maze_run_thru|countx[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|countx[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|countx[2]~4 .extended_lut = "off";
defparam \maze_run_thru|countx[2]~4 .lut_mask = 64'h00000F0F00010F0E;
defparam \maze_run_thru|countx[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N35
dffeas \maze_run_thru|countx[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|countx[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|countx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|countx[2] .is_wysiwyg = "true";
defparam \maze_run_thru|countx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N21
cyclonev_lcell_comb \maze_run_thru|Add3~0 (
// Equation(s):
// \maze_run_thru|Add3~0_combout  = ( \maze_run_thru|countx [2] & ( (\maze_run_thru|countx [1] & \maze_run_thru|countx [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze_run_thru|countx [1]),
	.datad(!\maze_run_thru|countx [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|countx [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add3~0 .extended_lut = "off";
defparam \maze_run_thru|Add3~0 .lut_mask = 64'h00000000000F000F;
defparam \maze_run_thru|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N0
cyclonev_lcell_comb \maze_run_thru|countx[3]~2 (
// Equation(s):
// \maze_run_thru|countx[3]~2_combout  = ( \maze_run_thru|countx [3] & ( \maze_run_thru|countx[0]~0_combout  & ( (\KEY[0]~input_o  & ((!\FSM|POSCTRL|Decoder0~2_combout ) # ((!\maze_run_thru|Add3~0_combout  & !\maze_run_thru|Equal3~0_combout )))) ) ) ) # ( 
// !\maze_run_thru|countx [3] & ( \maze_run_thru|countx[0]~0_combout  & ( (\FSM|POSCTRL|Decoder0~2_combout  & (\KEY[0]~input_o  & (\maze_run_thru|Add3~0_combout  & !\maze_run_thru|Equal3~0_combout ))) ) ) ) # ( \maze_run_thru|countx [3] & ( 
// !\maze_run_thru|countx[0]~0_combout  & ( (\KEY[0]~input_o  & ((!\FSM|POSCTRL|Decoder0~2_combout ) # (!\maze_run_thru|Equal3~0_combout ))) ) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\maze_run_thru|Add3~0_combout ),
	.datad(!\maze_run_thru|Equal3~0_combout ),
	.datae(!\maze_run_thru|countx [3]),
	.dataf(!\maze_run_thru|countx[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|countx[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|countx[3]~2 .extended_lut = "off";
defparam \maze_run_thru|countx[3]~2 .lut_mask = 64'h0000332201003222;
defparam \maze_run_thru|countx[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N2
dffeas \maze_run_thru|countx[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|countx[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|countx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|countx[3] .is_wysiwyg = "true";
defparam \maze_run_thru|countx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N15
cyclonev_lcell_comb \maze_run_thru|Equal3~0 (
// Equation(s):
// \maze_run_thru|Equal3~0_combout  = ( !\maze_run_thru|countx [1] & ( (!\maze_run_thru|countx [2] & (!\maze_run_thru|countx [0] & \maze_run_thru|countx [3])) ) )

	.dataa(!\maze_run_thru|countx [2]),
	.datab(gnd),
	.datac(!\maze_run_thru|countx [0]),
	.datad(!\maze_run_thru|countx [3]),
	.datae(gnd),
	.dataf(!\maze_run_thru|countx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Equal3~0 .extended_lut = "off";
defparam \maze_run_thru|Equal3~0 .lut_mask = 64'h00A000A000000000;
defparam \maze_run_thru|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N9
cyclonev_lcell_comb \maze_run_thru|county~2 (
// Equation(s):
// \maze_run_thru|county~2_combout  = ( \maze_run_thru|Equal3~0_combout  & ( (\KEY[0]~input_o  & (!\maze_run_thru|always2~0_combout  & !\maze_run_thru|county [0])) ) ) # ( !\maze_run_thru|Equal3~0_combout  & ( (\KEY[0]~input_o  & !\maze_run_thru|county [0]) 
// ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\maze_run_thru|always2~0_combout ),
	.datad(!\maze_run_thru|county [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|county~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|county~2 .extended_lut = "off";
defparam \maze_run_thru|county~2 .lut_mask = 64'h5500550050005000;
defparam \maze_run_thru|county~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N9
cyclonev_lcell_comb \maze_run_thru|county[1]~1 (
// Equation(s):
// \maze_run_thru|county[1]~1_combout  = ( \maze_run_thru|countx [0] & ( \FSM|POSCTRL|Decoder0~2_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\maze_run_thru|countx [0] & ( \FSM|POSCTRL|Decoder0~2_combout  & ( (!\KEY[0]~input_o ) # ((!\maze_run_thru|countx [1] & 
// (\maze_run_thru|countx [3] & !\maze_run_thru|countx [2]))) ) ) ) # ( \maze_run_thru|countx [0] & ( !\FSM|POSCTRL|Decoder0~2_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\maze_run_thru|countx [0] & ( !\FSM|POSCTRL|Decoder0~2_combout  & ( !\KEY[0]~input_o  ) ) 
// )

	.dataa(!\maze_run_thru|countx [1]),
	.datab(!\maze_run_thru|countx [3]),
	.datac(!\maze_run_thru|countx [2]),
	.datad(!\KEY[0]~input_o ),
	.datae(!\maze_run_thru|countx [0]),
	.dataf(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|county[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|county[1]~1 .extended_lut = "off";
defparam \maze_run_thru|county[1]~1 .lut_mask = 64'hFF00FF00FF20FF00;
defparam \maze_run_thru|county[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N11
dffeas \maze_run_thru|county[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|county~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|county[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|county [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|county[0] .is_wysiwyg = "true";
defparam \maze_run_thru|county[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N30
cyclonev_lcell_comb \maze_run_thru|county~4 (
// Equation(s):
// \maze_run_thru|county~4_combout  = ( \KEY[0]~input_o  & ( !\maze_run_thru|county [0] $ (!\maze_run_thru|county [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze_run_thru|county [0]),
	.datad(!\maze_run_thru|county [1]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|county~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|county~4 .extended_lut = "off";
defparam \maze_run_thru|county~4 .lut_mask = 64'h000000000FF00FF0;
defparam \maze_run_thru|county~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N32
dffeas \maze_run_thru|county[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|county~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|county[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|county [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|county[1] .is_wysiwyg = "true";
defparam \maze_run_thru|county[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \maze_run_thru|county~3 (
// Equation(s):
// \maze_run_thru|county~3_combout  = ( \maze_run_thru|county [1] & ( (\KEY[0]~input_o  & (!\maze_run_thru|county [0] $ (!\maze_run_thru|county [2]))) ) ) # ( !\maze_run_thru|county [1] & ( (\KEY[0]~input_o  & \maze_run_thru|county [2]) ) )

	.dataa(gnd),
	.datab(!\maze_run_thru|county [0]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\maze_run_thru|county [2]),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|county~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|county~3 .extended_lut = "off";
defparam \maze_run_thru|county~3 .lut_mask = 64'h000F000F030C030C;
defparam \maze_run_thru|county~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N14
dffeas \maze_run_thru|county[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|county~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|county[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|county [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|county[2] .is_wysiwyg = "true";
defparam \maze_run_thru|county[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N48
cyclonev_lcell_comb \maze_run_thru|county~0 (
// Equation(s):
// \maze_run_thru|county~0_combout  = ( \maze_run_thru|county [3] & ( \maze_run_thru|county [2] & ( (\KEY[0]~input_o  & ((!\maze_run_thru|county [1]) # (!\maze_run_thru|county [0]))) ) ) ) # ( !\maze_run_thru|county [3] & ( \maze_run_thru|county [2] & ( 
// (\KEY[0]~input_o  & (\maze_run_thru|county [1] & \maze_run_thru|county [0])) ) ) ) # ( \maze_run_thru|county [3] & ( !\maze_run_thru|county [2] & ( (\KEY[0]~input_o  & ((!\maze_run_thru|Equal3~0_combout ) # ((\maze_run_thru|county [0]) # 
// (\maze_run_thru|county [1])))) ) ) )

	.dataa(!\maze_run_thru|Equal3~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\maze_run_thru|county [1]),
	.datad(!\maze_run_thru|county [0]),
	.datae(!\maze_run_thru|county [3]),
	.dataf(!\maze_run_thru|county [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|county~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|county~0 .extended_lut = "off";
defparam \maze_run_thru|county~0 .lut_mask = 64'h0000233300033330;
defparam \maze_run_thru|county~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N50
dffeas \maze_run_thru|county[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|county~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|county[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|county [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|county[3] .is_wysiwyg = "true";
defparam \maze_run_thru|county[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N6
cyclonev_lcell_comb \maze_run_thru|always2~0 (
// Equation(s):
// \maze_run_thru|always2~0_combout  = ( !\maze_run_thru|county [2] & ( (!\maze_run_thru|county [0] & (!\maze_run_thru|county [1] & \maze_run_thru|county [3])) ) )

	.dataa(gnd),
	.datab(!\maze_run_thru|county [0]),
	.datac(!\maze_run_thru|county [1]),
	.datad(!\maze_run_thru|county [3]),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|always2~0 .extended_lut = "off";
defparam \maze_run_thru|always2~0 .lut_mask = 64'h00C000C000000000;
defparam \maze_run_thru|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N18
cyclonev_lcell_comb \maze_run_thru|donep1~0 (
// Equation(s):
// \maze_run_thru|donep1~0_combout  = ( \maze_run_thru|Equal3~0_combout  & ( (\KEY[0]~input_o  & ((!\FSM|POSCTRL|Decoder0~2_combout  & ((\maze_run_thru|donep1~q ))) # (\FSM|POSCTRL|Decoder0~2_combout  & (\maze_run_thru|always2~0_combout  & 
// !\maze_run_thru|donep1~q )))) ) ) # ( !\maze_run_thru|Equal3~0_combout  & ( (!\FSM|POSCTRL|Decoder0~2_combout  & (\KEY[0]~input_o  & \maze_run_thru|donep1~q )) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datab(!\maze_run_thru|always2~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\maze_run_thru|donep1~q ),
	.datae(gnd),
	.dataf(!\maze_run_thru|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|donep1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|donep1~0 .extended_lut = "off";
defparam \maze_run_thru|donep1~0 .lut_mask = 64'h000A000A010A010A;
defparam \maze_run_thru|donep1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N20
dffeas \maze_run_thru|donep1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|donep1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|donep1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|donep1 .is_wysiwyg = "true";
defparam \maze_run_thru|donep1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N39
cyclonev_lcell_comb \maze_run_thru|doneBox~0 (
// Equation(s):
// \maze_run_thru|doneBox~0_combout  = ( \maze_run_thru|doneBox~q  & ( \FSM|POSCTRL|currentStateP [0] ) ) # ( \maze_run_thru|doneBox~q  & ( !\FSM|POSCTRL|currentStateP [0] & ( (((\FSM|POSCTRL|currentStateP [3]) # (\FSM|POSCTRL|currentStateP [2])) # 
// (\maze_run_thru|donep1~q )) # (\FSM|POSCTRL|currentStateP [1]) ) ) ) # ( !\maze_run_thru|doneBox~q  & ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [1] & (\maze_run_thru|donep1~q  & (!\FSM|POSCTRL|currentStateP [2] & 
// !\FSM|POSCTRL|currentStateP [3]))) ) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [1]),
	.datab(!\maze_run_thru|donep1~q ),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\FSM|POSCTRL|currentStateP [3]),
	.datae(!\maze_run_thru|doneBox~q ),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|doneBox~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|doneBox~0 .extended_lut = "off";
defparam \maze_run_thru|doneBox~0 .lut_mask = 64'h20007FFF0000FFFF;
defparam \maze_run_thru|doneBox~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N41
dffeas \maze_run_thru|doneBox (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|doneBox~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|doneBox~q ),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|doneBox .is_wysiwyg = "true";
defparam \maze_run_thru|doneBox .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N57
cyclonev_lcell_comb \maze_run_thru|x~5 (
// Equation(s):
// \maze_run_thru|x~5_combout  = ( \FSM|POSCTRL|Decoder0~2_combout  & ( (!\maze_run_thru|always0~0_combout  & (\maze_run_thru|doneBox~q  & !\maze_run_thru|x [0])) ) )

	.dataa(!\maze_run_thru|always0~0_combout ),
	.datab(gnd),
	.datac(!\maze_run_thru|doneBox~q ),
	.datad(!\maze_run_thru|x [0]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x~5 .extended_lut = "off";
defparam \maze_run_thru|x~5 .lut_mask = 64'h000000000A000A00;
defparam \maze_run_thru|x~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N48
cyclonev_lcell_comb \maze_run_thru|x[0]~2 (
// Equation(s):
// \maze_run_thru|x[0]~2_combout  = ( \maze_run_thru|doneBox~q  & ( \FSM|POSCTRL|currentStateP [0] ) ) # ( !\maze_run_thru|doneBox~q  & ( \FSM|POSCTRL|currentStateP [0] ) ) # ( \maze_run_thru|doneBox~q  & ( !\FSM|POSCTRL|currentStateP [0] ) ) # ( 
// !\maze_run_thru|doneBox~q  & ( !\FSM|POSCTRL|currentStateP [0] & ( (((!\KEY[0]~input_o ) # (\FSM|POSCTRL|currentStateP [2])) # (\FSM|POSCTRL|currentStateP [3])) # (\FSM|POSCTRL|currentStateP [1]) ) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [1]),
	.datab(!\FSM|POSCTRL|currentStateP [3]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(!\maze_run_thru|doneBox~q ),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x[0]~2 .extended_lut = "off";
defparam \maze_run_thru|x[0]~2 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \maze_run_thru|x[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N59
dffeas \maze_run_thru|x[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|x~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|x[0] .is_wysiwyg = "true";
defparam \maze_run_thru|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N54
cyclonev_lcell_comb \maze_run_thru|x~3 (
// Equation(s):
// \maze_run_thru|x~3_combout  = ( \FSM|POSCTRL|Decoder0~2_combout  & ( (!\maze_run_thru|always0~0_combout  & (\maze_run_thru|doneBox~q  & (!\maze_run_thru|x [0] $ (!\maze_run_thru|x [1])))) ) )

	.dataa(!\maze_run_thru|always0~0_combout ),
	.datab(!\maze_run_thru|doneBox~q ),
	.datac(!\maze_run_thru|x [0]),
	.datad(!\maze_run_thru|x [1]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x~3 .extended_lut = "off";
defparam \maze_run_thru|x~3 .lut_mask = 64'h0000000002200220;
defparam \maze_run_thru|x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N56
dffeas \maze_run_thru|x[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|x[1] .is_wysiwyg = "true";
defparam \maze_run_thru|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N33
cyclonev_lcell_comb \maze_run_thru|x~6 (
// Equation(s):
// \maze_run_thru|x~6_combout  = ( \maze_run_thru|x [2] & ( \FSM|POSCTRL|Decoder0~2_combout  & ( (\maze_run_thru|doneBox~q  & (!\maze_run_thru|always0~0_combout  & ((!\maze_run_thru|x [1]) # (!\maze_run_thru|x [0])))) ) ) ) # ( !\maze_run_thru|x [2] & ( 
// \FSM|POSCTRL|Decoder0~2_combout  & ( (\maze_run_thru|x [1] & (\maze_run_thru|x [0] & (\maze_run_thru|doneBox~q  & !\maze_run_thru|always0~0_combout ))) ) ) )

	.dataa(!\maze_run_thru|x [1]),
	.datab(!\maze_run_thru|x [0]),
	.datac(!\maze_run_thru|doneBox~q ),
	.datad(!\maze_run_thru|always0~0_combout ),
	.datae(!\maze_run_thru|x [2]),
	.dataf(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x~6 .extended_lut = "off";
defparam \maze_run_thru|x~6 .lut_mask = 64'h0000000001000E00;
defparam \maze_run_thru|x~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N35
dffeas \maze_run_thru|x[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|x~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|x[2] .is_wysiwyg = "true";
defparam \maze_run_thru|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N27
cyclonev_lcell_comb \maze_run_thru|Add1~1 (
// Equation(s):
// \maze_run_thru|Add1~1_combout  = ( \maze_run_thru|x [2] & ( !\maze_run_thru|x [3] $ (((!\maze_run_thru|x [1]) # (!\maze_run_thru|x [0]))) ) ) # ( !\maze_run_thru|x [2] & ( \maze_run_thru|x [3] ) )

	.dataa(!\maze_run_thru|x [1]),
	.datab(gnd),
	.datac(!\maze_run_thru|x [3]),
	.datad(!\maze_run_thru|x [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add1~1 .extended_lut = "off";
defparam \maze_run_thru|Add1~1 .lut_mask = 64'h0F0F0F0F0F5A0F5A;
defparam \maze_run_thru|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N45
cyclonev_lcell_comb \maze_run_thru|x~4 (
// Equation(s):
// \maze_run_thru|x~4_combout  = ( !\maze_run_thru|always0~0_combout  & ( (\maze_run_thru|doneBox~q  & (\FSM|POSCTRL|Decoder0~2_combout  & \maze_run_thru|Add1~1_combout )) ) )

	.dataa(!\maze_run_thru|doneBox~q ),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datad(!\maze_run_thru|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\maze_run_thru|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x~4 .extended_lut = "off";
defparam \maze_run_thru|x~4 .lut_mask = 64'h0005000500000000;
defparam \maze_run_thru|x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N44
dffeas \maze_run_thru|x[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|x~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\maze_run_thru|x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|x[3] .is_wysiwyg = "true";
defparam \maze_run_thru|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N24
cyclonev_lcell_comb \maze_run_thru|Add1~0 (
// Equation(s):
// \maze_run_thru|Add1~0_combout  = ( \maze_run_thru|x [2] & ( (\maze_run_thru|x [1] & (\maze_run_thru|x [3] & \maze_run_thru|x [0])) ) )

	.dataa(!\maze_run_thru|x [1]),
	.datab(!\maze_run_thru|x [3]),
	.datac(!\maze_run_thru|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add1~0 .extended_lut = "off";
defparam \maze_run_thru|Add1~0 .lut_mask = 64'h0000000001010101;
defparam \maze_run_thru|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N15
cyclonev_lcell_comb \maze_run_thru|x~1 (
// Equation(s):
// \maze_run_thru|x~1_combout  = ( \maze_run_thru|x [4] & ( \FSM|POSCTRL|Decoder0~2_combout  & ( (!\maze_run_thru|always0~0_combout  & (\maze_run_thru|doneBox~q  & !\maze_run_thru|Add1~0_combout )) ) ) ) # ( !\maze_run_thru|x [4] & ( 
// \FSM|POSCTRL|Decoder0~2_combout  & ( (!\maze_run_thru|always0~0_combout  & (\maze_run_thru|doneBox~q  & \maze_run_thru|Add1~0_combout )) ) ) )

	.dataa(!\maze_run_thru|always0~0_combout ),
	.datab(gnd),
	.datac(!\maze_run_thru|doneBox~q ),
	.datad(!\maze_run_thru|Add1~0_combout ),
	.datae(!\maze_run_thru|x [4]),
	.dataf(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x~1 .extended_lut = "off";
defparam \maze_run_thru|x~1 .lut_mask = 64'h00000000000A0A00;
defparam \maze_run_thru|x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N17
dffeas \maze_run_thru|x[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|x[4] .is_wysiwyg = "true";
defparam \maze_run_thru|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N42
cyclonev_lcell_comb \maze_run_thru|always0~0 (
// Equation(s):
// \maze_run_thru|always0~0_combout  = ( \maze_run_thru|x [0] & ( !\maze_run_thru|donep1~q  & ( (\maze_run_thru|x [4] & (!\maze_run_thru|x [3] & (\maze_run_thru|x [2] & \maze_run_thru|x [1]))) ) ) )

	.dataa(!\maze_run_thru|x [4]),
	.datab(!\maze_run_thru|x [3]),
	.datac(!\maze_run_thru|x [2]),
	.datad(!\maze_run_thru|x [1]),
	.datae(!\maze_run_thru|x [0]),
	.dataf(!\maze_run_thru|donep1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|always0~0 .extended_lut = "off";
defparam \maze_run_thru|always0~0 .lut_mask = 64'h0000000400000000;
defparam \maze_run_thru|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N30
cyclonev_lcell_comb \maze_run_thru|always0~2 (
// Equation(s):
// \maze_run_thru|always0~2_combout  = ( !\maze_run_thru|y [3] & ( \maze_run_thru|y [4] & ( (\maze_run_thru|y [1] & (\maze_run_thru|y [2] & \maze_run_thru|y [0])) ) ) )

	.dataa(gnd),
	.datab(!\maze_run_thru|y [1]),
	.datac(!\maze_run_thru|y [2]),
	.datad(!\maze_run_thru|y [0]),
	.datae(!\maze_run_thru|y [3]),
	.dataf(!\maze_run_thru|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|always0~2 .extended_lut = "off";
defparam \maze_run_thru|always0~2 .lut_mask = 64'h0000000000030000;
defparam \maze_run_thru|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N39
cyclonev_lcell_comb \maze_run_thru|y~4 (
// Equation(s):
// \maze_run_thru|y~4_combout  = ( !\maze_run_thru|y [0] & ( (\maze_run_thru|doneBox~q  & (\FSM|POSCTRL|Decoder0~2_combout  & (\maze_run_thru|always0~0_combout  & !\maze_run_thru|always0~2_combout ))) ) )

	.dataa(!\maze_run_thru|doneBox~q ),
	.datab(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datac(!\maze_run_thru|always0~0_combout ),
	.datad(!\maze_run_thru|always0~2_combout ),
	.datae(!\maze_run_thru|y [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y~4 .extended_lut = "off";
defparam \maze_run_thru|y~4 .lut_mask = 64'h0100000001000000;
defparam \maze_run_thru|y~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N27
cyclonev_lcell_comb \maze_run_thru|y[3]~1 (
// Equation(s):
// \maze_run_thru|y[3]~1_combout  = ( \maze_run_thru|doneBox~q  & ( (!\FSM|POSCTRL|Decoder0~2_combout ) # ((!\KEY[0]~input_o ) # (\maze_run_thru|always0~0_combout )) ) ) # ( !\maze_run_thru|doneBox~q  & ( (!\FSM|POSCTRL|Decoder0~2_combout ) # 
// (!\KEY[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\maze_run_thru|always0~0_combout ),
	.datae(gnd),
	.dataf(!\maze_run_thru|doneBox~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y[3]~1 .extended_lut = "off";
defparam \maze_run_thru|y[3]~1 .lut_mask = 64'hFCFCFCFCFCFFFCFF;
defparam \maze_run_thru|y[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N41
dffeas \maze_run_thru|y[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|y[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|y[0] .is_wysiwyg = "true";
defparam \maze_run_thru|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N42
cyclonev_lcell_comb \maze_run_thru|y~3 (
// Equation(s):
// \maze_run_thru|y~3_combout  = ( \maze_run_thru|y [1] & ( \maze_run_thru|doneBox~q  & ( (\FSM|POSCTRL|Decoder0~2_combout  & (!\maze_run_thru|y [0] & (!\maze_run_thru|always0~2_combout  & \maze_run_thru|always0~0_combout ))) ) ) ) # ( !\maze_run_thru|y [1] 
// & ( \maze_run_thru|doneBox~q  & ( (\FSM|POSCTRL|Decoder0~2_combout  & (\maze_run_thru|y [0] & (!\maze_run_thru|always0~2_combout  & \maze_run_thru|always0~0_combout ))) ) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datab(!\maze_run_thru|y [0]),
	.datac(!\maze_run_thru|always0~2_combout ),
	.datad(!\maze_run_thru|always0~0_combout ),
	.datae(!\maze_run_thru|y [1]),
	.dataf(!\maze_run_thru|doneBox~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y~3 .extended_lut = "off";
defparam \maze_run_thru|y~3 .lut_mask = 64'h0000000000100040;
defparam \maze_run_thru|y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N44
dffeas \maze_run_thru|y[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|y[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|y[1] .is_wysiwyg = "true";
defparam \maze_run_thru|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N51
cyclonev_lcell_comb \maze_run_thru|Add0~0 (
// Equation(s):
// \maze_run_thru|Add0~0_combout  = ( \maze_run_thru|y [2] & ( (!\maze_run_thru|y [1]) # (!\maze_run_thru|y [0]) ) ) # ( !\maze_run_thru|y [2] & ( (\maze_run_thru|y [1] & \maze_run_thru|y [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze_run_thru|y [1]),
	.datad(!\maze_run_thru|y [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add0~0 .extended_lut = "off";
defparam \maze_run_thru|Add0~0 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \maze_run_thru|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N48
cyclonev_lcell_comb \maze_run_thru|y~2 (
// Equation(s):
// \maze_run_thru|y~2_combout  = ( !\maze_run_thru|always0~2_combout  & ( (\maze_run_thru|doneBox~q  & (\FSM|POSCTRL|Decoder0~2_combout  & (\maze_run_thru|Add0~0_combout  & \maze_run_thru|always0~0_combout ))) ) )

	.dataa(!\maze_run_thru|doneBox~q ),
	.datab(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datac(!\maze_run_thru|Add0~0_combout ),
	.datad(!\maze_run_thru|always0~0_combout ),
	.datae(gnd),
	.dataf(!\maze_run_thru|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y~2 .extended_lut = "off";
defparam \maze_run_thru|y~2 .lut_mask = 64'h0001000100000000;
defparam \maze_run_thru|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N50
dffeas \maze_run_thru|y[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|y[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|y[2] .is_wysiwyg = "true";
defparam \maze_run_thru|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
cyclonev_lcell_comb \maze_run_thru|always0~1 (
// Equation(s):
// \maze_run_thru|always0~1_combout  = ( \maze_run_thru|y [0] & ( (\maze_run_thru|y [2] & \maze_run_thru|y [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze_run_thru|y [2]),
	.datad(!\maze_run_thru|y [1]),
	.datae(gnd),
	.dataf(!\maze_run_thru|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|always0~1 .extended_lut = "off";
defparam \maze_run_thru|always0~1 .lut_mask = 64'h00000000000F000F;
defparam \maze_run_thru|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N36
cyclonev_lcell_comb \maze_run_thru|y~5 (
// Equation(s):
// \maze_run_thru|y~5_combout  = ( \maze_run_thru|y [3] & ( \FSM|POSCTRL|Decoder0~2_combout  & ( (!\maze_run_thru|always0~1_combout  & (\maze_run_thru|doneBox~q  & \maze_run_thru|always0~0_combout )) ) ) ) # ( !\maze_run_thru|y [3] & ( 
// \FSM|POSCTRL|Decoder0~2_combout  & ( (\maze_run_thru|always0~1_combout  & (!\maze_run_thru|y [4] & (\maze_run_thru|doneBox~q  & \maze_run_thru|always0~0_combout ))) ) ) )

	.dataa(!\maze_run_thru|always0~1_combout ),
	.datab(!\maze_run_thru|y [4]),
	.datac(!\maze_run_thru|doneBox~q ),
	.datad(!\maze_run_thru|always0~0_combout ),
	.datae(!\maze_run_thru|y [3]),
	.dataf(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y~5 .extended_lut = "off";
defparam \maze_run_thru|y~5 .lut_mask = 64'h000000000004000A;
defparam \maze_run_thru|y~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N38
dffeas \maze_run_thru|y[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|y[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|y[3] .is_wysiwyg = "true";
defparam \maze_run_thru|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N9
cyclonev_lcell_comb \maze_run_thru|y~0 (
// Equation(s):
// \maze_run_thru|y~0_combout  = ( \maze_run_thru|y [4] & ( \FSM|POSCTRL|Decoder0~2_combout  & ( (\maze_run_thru|always0~0_combout  & (!\maze_run_thru|always0~1_combout  & \maze_run_thru|doneBox~q )) ) ) ) # ( !\maze_run_thru|y [4] & ( 
// \FSM|POSCTRL|Decoder0~2_combout  & ( (\maze_run_thru|y [3] & (\maze_run_thru|always0~0_combout  & (\maze_run_thru|always0~1_combout  & \maze_run_thru|doneBox~q ))) ) ) )

	.dataa(!\maze_run_thru|y [3]),
	.datab(!\maze_run_thru|always0~0_combout ),
	.datac(!\maze_run_thru|always0~1_combout ),
	.datad(!\maze_run_thru|doneBox~q ),
	.datae(!\maze_run_thru|y [4]),
	.dataf(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|y~0 .extended_lut = "off";
defparam \maze_run_thru|y~0 .lut_mask = 64'h0000000000010030;
defparam \maze_run_thru|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N11
dffeas \maze_run_thru|y[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\maze_run_thru|y[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|y[4] .is_wysiwyg = "true";
defparam \maze_run_thru|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N0
cyclonev_lcell_comb \maze_run_thru|Add7~21 (
// Equation(s):
// \maze_run_thru|Add7~21_sumout  = SUM(( \maze_run_thru|y [0] ) + ( \maze_run_thru|county [1] ) + ( !VCC ))
// \maze_run_thru|Add7~22  = CARRY(( \maze_run_thru|y [0] ) + ( \maze_run_thru|county [1] ) + ( !VCC ))

	.dataa(!\maze_run_thru|y [0]),
	.datab(gnd),
	.datac(!\maze_run_thru|county [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~21_sumout ),
	.cout(\maze_run_thru|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~21 .extended_lut = "off";
defparam \maze_run_thru|Add7~21 .lut_mask = 64'h0000F0F000005555;
defparam \maze_run_thru|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N3
cyclonev_lcell_comb \maze_run_thru|Add7~25 (
// Equation(s):
// \maze_run_thru|Add7~25_sumout  = SUM(( \maze_run_thru|y [1] ) + ( \maze_run_thru|county [2] ) + ( \maze_run_thru|Add7~22  ))
// \maze_run_thru|Add7~26  = CARRY(( \maze_run_thru|y [1] ) + ( \maze_run_thru|county [2] ) + ( \maze_run_thru|Add7~22  ))

	.dataa(gnd),
	.datab(!\maze_run_thru|y [1]),
	.datac(!\maze_run_thru|county [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~25_sumout ),
	.cout(\maze_run_thru|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~25 .extended_lut = "off";
defparam \maze_run_thru|Add7~25 .lut_mask = 64'h0000F0F000003333;
defparam \maze_run_thru|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N6
cyclonev_lcell_comb \maze_run_thru|Add7~17 (
// Equation(s):
// \maze_run_thru|Add7~17_sumout  = SUM(( \maze_run_thru|y [2] ) + ( !\maze_run_thru|y [0] $ (!\maze_run_thru|county [3]) ) + ( \maze_run_thru|Add7~26  ))
// \maze_run_thru|Add7~18  = CARRY(( \maze_run_thru|y [2] ) + ( !\maze_run_thru|y [0] $ (!\maze_run_thru|county [3]) ) + ( \maze_run_thru|Add7~26  ))

	.dataa(!\maze_run_thru|y [0]),
	.datab(gnd),
	.datac(!\maze_run_thru|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [3]),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~17_sumout ),
	.cout(\maze_run_thru|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~17 .extended_lut = "off";
defparam \maze_run_thru|Add7~17 .lut_mask = 64'h0000AA5500000F0F;
defparam \maze_run_thru|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N9
cyclonev_lcell_comb \maze_run_thru|Add7~13 (
// Equation(s):
// \maze_run_thru|Add7~13_sumout  = SUM(( \maze_run_thru|y [3] ) + ( !\maze_run_thru|y [1] $ (((!\maze_run_thru|y [0]) # (!\maze_run_thru|county [3]))) ) + ( \maze_run_thru|Add7~18  ))
// \maze_run_thru|Add7~14  = CARRY(( \maze_run_thru|y [3] ) + ( !\maze_run_thru|y [1] $ (((!\maze_run_thru|y [0]) # (!\maze_run_thru|county [3]))) ) + ( \maze_run_thru|Add7~18  ))

	.dataa(!\maze_run_thru|y [0]),
	.datab(gnd),
	.datac(!\maze_run_thru|y [1]),
	.datad(!\maze_run_thru|y [3]),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [3]),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~13_sumout ),
	.cout(\maze_run_thru|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~13 .extended_lut = "off";
defparam \maze_run_thru|Add7~13 .lut_mask = 64'h0000F0A5000000FF;
defparam \maze_run_thru|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N12
cyclonev_lcell_comb \maze_run_thru|Add7~5 (
// Equation(s):
// \maze_run_thru|Add7~5_sumout  = SUM(( \maze_run_thru|y [4] ) + ( !\maze_run_thru|y [2] $ (((!\maze_run_thru|y [0]) # ((!\maze_run_thru|y [1]) # (!\maze_run_thru|county [3])))) ) + ( \maze_run_thru|Add7~14  ))
// \maze_run_thru|Add7~6  = CARRY(( \maze_run_thru|y [4] ) + ( !\maze_run_thru|y [2] $ (((!\maze_run_thru|y [0]) # ((!\maze_run_thru|y [1]) # (!\maze_run_thru|county [3])))) ) + ( \maze_run_thru|Add7~14  ))

	.dataa(!\maze_run_thru|y [2]),
	.datab(!\maze_run_thru|y [0]),
	.datac(!\maze_run_thru|y [1]),
	.datad(!\maze_run_thru|y [4]),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [3]),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~5_sumout ),
	.cout(\maze_run_thru|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~5 .extended_lut = "off";
defparam \maze_run_thru|Add7~5 .lut_mask = 64'h0000AAA9000000FF;
defparam \maze_run_thru|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N15
cyclonev_lcell_comb \maze_run_thru|Add7~9 (
// Equation(s):
// \maze_run_thru|Add7~9_sumout  = SUM(( \maze_run_thru|y [3] ) + ( (\maze_run_thru|y [2] & (\maze_run_thru|y [0] & (\maze_run_thru|y [1] & \maze_run_thru|county [3]))) ) + ( \maze_run_thru|Add7~6  ))
// \maze_run_thru|Add7~10  = CARRY(( \maze_run_thru|y [3] ) + ( (\maze_run_thru|y [2] & (\maze_run_thru|y [0] & (\maze_run_thru|y [1] & \maze_run_thru|county [3]))) ) + ( \maze_run_thru|Add7~6  ))

	.dataa(!\maze_run_thru|y [2]),
	.datab(!\maze_run_thru|y [0]),
	.datac(!\maze_run_thru|y [1]),
	.datad(!\maze_run_thru|y [3]),
	.datae(gnd),
	.dataf(!\maze_run_thru|county [3]),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~9_sumout ),
	.cout(\maze_run_thru|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~9 .extended_lut = "off";
defparam \maze_run_thru|Add7~9 .lut_mask = 64'h0000FFFE000000FF;
defparam \maze_run_thru|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N18
cyclonev_lcell_comb \maze_run_thru|Add7~1 (
// Equation(s):
// \maze_run_thru|Add7~1_sumout  = SUM(( \maze_run_thru|y [4] ) + ( GND ) + ( \maze_run_thru|Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze_run_thru|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add7~1 .extended_lut = "off";
defparam \maze_run_thru|Add7~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \maze_run_thru|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N51
cyclonev_lcell_comb \maze_run_thru|yLoc[7]~0 (
// Equation(s):
// \maze_run_thru|yLoc[7]~0_combout  = ( \maze_run_thru|doneBox~q  & ( \FSM|POSCTRL|currentStateP [0] ) ) # ( !\maze_run_thru|doneBox~q  & ( \FSM|POSCTRL|currentStateP [0] ) ) # ( \maze_run_thru|doneBox~q  & ( !\FSM|POSCTRL|currentStateP [0] ) ) # ( 
// !\maze_run_thru|doneBox~q  & ( !\FSM|POSCTRL|currentStateP [0] & ( (((!\KEY[0]~input_o ) # (\FSM|POSCTRL|currentStateP [2])) # (\FSM|POSCTRL|currentStateP [3])) # (\FSM|POSCTRL|currentStateP [1]) ) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [1]),
	.datab(!\FSM|POSCTRL|currentStateP [3]),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\KEY[0]~input_o ),
	.datae(!\maze_run_thru|doneBox~q ),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|yLoc[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|yLoc[7]~0 .extended_lut = "off";
defparam \maze_run_thru|yLoc[7]~0 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \maze_run_thru|yLoc[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N20
dffeas \maze_run_thru|yLoc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[7] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N45
cyclonev_lcell_comb \y[7]~1 (
// Equation(s):
// \y[7]~1_combout  = ( !\FSM|POSCTRL|currentStateP [3] & ( !\FSM|POSCTRL|currentStateP [2] & ( (\maze_run_thru|yLoc [7] & (!\FSM|POSCTRL|currentStateP [0] & !\FSM|POSCTRL|currentStateP [1])) ) ) )

	.dataa(!\maze_run_thru|yLoc [7]),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|currentStateP [0]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(!\FSM|POSCTRL|currentStateP [3]),
	.dataf(!\FSM|POSCTRL|currentStateP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[7]~1 .extended_lut = "off";
defparam \y[7]~1 .lut_mask = 64'h5000000000000000;
defparam \y[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N42
cyclonev_lcell_comb \y[7] (
// Equation(s):
// y[7] = ( \y[7]~1_combout  & ( (!\y[0]~0_combout ) # (y[7]) ) ) # ( !\y[7]~1_combout  & ( (\y[0]~0_combout  & y[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[0]~0_combout ),
	.datad(!y[7]),
	.datae(gnd),
	.dataf(!\y[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[7] .extended_lut = "off";
defparam \y[7] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \y[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N16
dffeas \maze_run_thru|yLoc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[6] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N33
cyclonev_lcell_comb \y[6]~3 (
// Equation(s):
// \y[6]~3_combout  = ( \maze_run_thru|yLoc [6] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [1] & !\FSM|POSCTRL|currentStateP [2]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\maze_run_thru|yLoc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[6]~3 .extended_lut = "off";
defparam \y[6]~3 .lut_mask = 64'h0000000080008000;
defparam \y[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N54
cyclonev_lcell_comb \y[6] (
// Equation(s):
// y[6] = ( \y[6]~3_combout  & ( (!\y[0]~0_combout ) # (y[6]) ) ) # ( !\y[6]~3_combout  & ( (y[6] & \y[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[6]),
	.datad(!\y[0]~0_combout ),
	.datae(gnd),
	.dataf(!\y[6]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[6] .extended_lut = "off";
defparam \y[6] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \y[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N13
dffeas \maze_run_thru|yLoc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[5] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N21
cyclonev_lcell_comb \y[5]~2 (
// Equation(s):
// \y[5]~2_combout  = ( \maze_run_thru|yLoc [5] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [1] & (!\FSM|POSCTRL|currentStateP [0] & !\FSM|POSCTRL|currentStateP [2]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\FSM|POSCTRL|currentStateP [0]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\maze_run_thru|yLoc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[5]~2 .extended_lut = "off";
defparam \y[5]~2 .lut_mask = 64'h0000000080008000;
defparam \y[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N48
cyclonev_lcell_comb \y[5] (
// Equation(s):
// y[5] = ( y[5] & ( (\y[0]~0_combout ) # (\y[5]~2_combout ) ) ) # ( !y[5] & ( (\y[5]~2_combout  & !\y[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[5]~2_combout ),
	.datad(!\y[0]~0_combout ),
	.datae(gnd),
	.dataf(!y[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[5] .extended_lut = "off";
defparam \y[5] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \y[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \maze_run_thru|yLoc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[4] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N45
cyclonev_lcell_comb \y[4]~4 (
// Equation(s):
// \y[4]~4_combout  = ( \maze_run_thru|yLoc [4] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [1] & (!\FSM|POSCTRL|currentStateP [0] & !\FSM|POSCTRL|currentStateP [2]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\FSM|POSCTRL|currentStateP [0]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\maze_run_thru|yLoc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[4]~4 .extended_lut = "off";
defparam \y[4]~4 .lut_mask = 64'h0000000080008000;
defparam \y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N39
cyclonev_lcell_comb \y[4] (
// Equation(s):
// y[4] = ( y[4] & ( (\y[0]~0_combout ) # (\y[4]~4_combout ) ) ) # ( !y[4] & ( (\y[4]~4_combout  & !\y[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[4]~4_combout ),
	.datad(!\y[0]~0_combout ),
	.datae(gnd),
	.dataf(!y[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[4] .extended_lut = "off";
defparam \y[4] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \y[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N7
dffeas \maze_run_thru|yLoc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add7~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[3] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N12
cyclonev_lcell_comb \y[3]~8 (
// Equation(s):
// \y[3]~8_combout  = ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [2] & (!\FSM|POSCTRL|currentStateP [1] & (!\FSM|POSCTRL|currentStateP [3] & \maze_run_thru|yLoc [3]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [2]),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\FSM|POSCTRL|currentStateP [3]),
	.datad(!\maze_run_thru|yLoc [3]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[3]~8 .extended_lut = "off";
defparam \y[3]~8 .lut_mask = 64'h0080008000000000;
defparam \y[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N27
cyclonev_lcell_comb \y[3] (
// Equation(s):
// y[3] = ( \y[0]~0_combout  & ( y[3] ) ) # ( !\y[0]~0_combout  & ( \y[3]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[3]~8_combout ),
	.datad(!y[3]),
	.datae(gnd),
	.dataf(!\y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[3] .extended_lut = "off";
defparam \y[3] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \y[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N58
dffeas \maze_run_thru|yLoc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|Add7~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[2] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N15
cyclonev_lcell_comb \y[2]~7 (
// Equation(s):
// \y[2]~7_combout  = ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [2] & (!\FSM|POSCTRL|currentStateP [1] & (\maze_run_thru|yLoc [2] & !\FSM|POSCTRL|currentStateP [3]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [2]),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\maze_run_thru|yLoc [2]),
	.datad(!\FSM|POSCTRL|currentStateP [3]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[2]~7 .extended_lut = "off";
defparam \y[2]~7 .lut_mask = 64'h0800080000000000;
defparam \y[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N48
cyclonev_lcell_comb \y[2] (
// Equation(s):
// y[2] = ( \y[0]~0_combout  & ( y[2] ) ) # ( !\y[0]~0_combout  & ( \y[2]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[2]),
	.datad(!\y[2]~7_combout ),
	.datae(gnd),
	.dataf(!\y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[2] .extended_lut = "off";
defparam \y[2] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \y[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N55
dffeas \maze_run_thru|yLoc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|Add7~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[1] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N42
cyclonev_lcell_comb \y[1]~6 (
// Equation(s):
// \y[1]~6_combout  = ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [2] & (!\FSM|POSCTRL|currentStateP [3] & (\maze_run_thru|yLoc [1] & !\FSM|POSCTRL|currentStateP [1]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [2]),
	.datab(!\FSM|POSCTRL|currentStateP [3]),
	.datac(!\maze_run_thru|yLoc [1]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[1]~6 .extended_lut = "off";
defparam \y[1]~6 .lut_mask = 64'h0800080000000000;
defparam \y[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N6
cyclonev_lcell_comb \y[1] (
// Equation(s):
// y[1] = ( \y[0]~0_combout  & ( y[1] ) ) # ( !\y[0]~0_combout  & ( \y[1]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[1]~6_combout ),
	.datad(!y[1]),
	.datae(gnd),
	.dataf(!\y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[1] .extended_lut = "off";
defparam \y[1] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \y[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N38
dffeas \maze_run_thru|yLoc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|county [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|yLoc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|yLoc[0] .is_wysiwyg = "true";
defparam \maze_run_thru|yLoc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N9
cyclonev_lcell_comb \y[0]~5 (
// Equation(s):
// \y[0]~5_combout  = ( !\FSM|POSCTRL|currentStateP [3] & ( (\maze_run_thru|yLoc [0] & (!\FSM|POSCTRL|currentStateP [1] & (!\FSM|POSCTRL|currentStateP [0] & !\FSM|POSCTRL|currentStateP [2]))) ) )

	.dataa(!\maze_run_thru|yLoc [0]),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\FSM|POSCTRL|currentStateP [0]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[0]~5 .extended_lut = "off";
defparam \y[0]~5 .lut_mask = 64'h4000400000000000;
defparam \y[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N15
cyclonev_lcell_comb \y[0] (
// Equation(s):
// y[0] = ( \y[0]~5_combout  & ( (!\y[0]~0_combout ) # (y[0]) ) ) # ( !\y[0]~5_combout  & ( (y[0] & \y[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[0]),
	.datad(!\y[0]~0_combout ),
	.datae(gnd),
	.dataf(!\y[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(y[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[0] .extended_lut = "off";
defparam \y[0] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \y[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N15
cyclonev_lcell_comb \maze_run_thru|Add4~0 (
// Equation(s):
// \maze_run_thru|Add4~0_combout  = ( \maze_run_thru|x [4] & ( \maze_run_thru|x [1] & ( (\maze_run_thru|x [3]) # (\maze_run_thru|x [2]) ) ) ) # ( !\maze_run_thru|x [4] & ( \maze_run_thru|x [1] & ( (\maze_run_thru|x [2] & ((\maze_run_thru|x [0]) # 
// (\maze_run_thru|x [3]))) ) ) ) # ( \maze_run_thru|x [4] & ( !\maze_run_thru|x [1] & ( \maze_run_thru|x [2] ) ) ) # ( !\maze_run_thru|x [4] & ( !\maze_run_thru|x [1] & ( (\maze_run_thru|x [2] & (\maze_run_thru|x [3] & \maze_run_thru|x [0])) ) ) )

	.dataa(!\maze_run_thru|x [2]),
	.datab(!\maze_run_thru|x [3]),
	.datac(gnd),
	.datad(!\maze_run_thru|x [0]),
	.datae(!\maze_run_thru|x [4]),
	.dataf(!\maze_run_thru|x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add4~0 .extended_lut = "off";
defparam \maze_run_thru|Add4~0 .lut_mask = 64'h0011555511557777;
defparam \maze_run_thru|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N30
cyclonev_lcell_comb \maze_run_thru|Add5~0 (
// Equation(s):
// \maze_run_thru|Add5~0_combout  = ( \maze_run_thru|x [4] & ( \maze_run_thru|x [2] & ( (!\maze_run_thru|x [3]) # ((\maze_run_thru|x [1] & \maze_run_thru|x [0])) ) ) ) # ( !\maze_run_thru|x [4] & ( \maze_run_thru|x [2] & ( !\maze_run_thru|x [3] $ 
// (((!\maze_run_thru|x [1] & !\maze_run_thru|x [0]))) ) ) ) # ( \maze_run_thru|x [4] & ( !\maze_run_thru|x [2] & ( !\maze_run_thru|x [1] $ (!\maze_run_thru|x [3]) ) ) ) # ( !\maze_run_thru|x [4] & ( !\maze_run_thru|x [2] & ( \maze_run_thru|x [3] ) ) )

	.dataa(gnd),
	.datab(!\maze_run_thru|x [1]),
	.datac(!\maze_run_thru|x [0]),
	.datad(!\maze_run_thru|x [3]),
	.datae(!\maze_run_thru|x [4]),
	.dataf(!\maze_run_thru|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add5~0 .extended_lut = "off";
defparam \maze_run_thru|Add5~0 .lut_mask = 64'h00FF33CC3FC0FF03;
defparam \maze_run_thru|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N0
cyclonev_lcell_comb \maze_run_thru|Add4~2 (
// Equation(s):
// \maze_run_thru|Add4~2_combout  = ( \maze_run_thru|x [3] & ( \maze_run_thru|x [1] & ( !\maze_run_thru|x [2] $ (\maze_run_thru|x [4]) ) ) ) # ( !\maze_run_thru|x [3] & ( \maze_run_thru|x [1] & ( !\maze_run_thru|x [4] $ (((!\maze_run_thru|x [2]) # 
// (\maze_run_thru|x [0]))) ) ) ) # ( \maze_run_thru|x [3] & ( !\maze_run_thru|x [1] & ( !\maze_run_thru|x [4] $ (((!\maze_run_thru|x [2]) # (\maze_run_thru|x [0]))) ) ) ) # ( !\maze_run_thru|x [3] & ( !\maze_run_thru|x [1] & ( !\maze_run_thru|x [2] $ 
// (!\maze_run_thru|x [4]) ) ) )

	.dataa(!\maze_run_thru|x [2]),
	.datab(!\maze_run_thru|x [4]),
	.datac(!\maze_run_thru|x [0]),
	.datad(gnd),
	.datae(!\maze_run_thru|x [3]),
	.dataf(!\maze_run_thru|x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add4~2 .extended_lut = "off";
defparam \maze_run_thru|Add4~2 .lut_mask = 64'h6666636363639999;
defparam \maze_run_thru|Add4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N48
cyclonev_lcell_comb \maze_run_thru|Add4~1 (
// Equation(s):
// \maze_run_thru|Add4~1_combout  = ( \maze_run_thru|x [2] & ( \maze_run_thru|x [1] & ( !\maze_run_thru|x [3] $ (\maze_run_thru|x [0]) ) ) ) # ( !\maze_run_thru|x [2] & ( \maze_run_thru|x [1] & ( !\maze_run_thru|x [3] ) ) ) # ( \maze_run_thru|x [2] & ( 
// !\maze_run_thru|x [1] & ( !\maze_run_thru|x [3] $ (!\maze_run_thru|x [0]) ) ) ) # ( !\maze_run_thru|x [2] & ( !\maze_run_thru|x [1] & ( \maze_run_thru|x [3] ) ) )

	.dataa(gnd),
	.datab(!\maze_run_thru|x [3]),
	.datac(!\maze_run_thru|x [0]),
	.datad(gnd),
	.datae(!\maze_run_thru|x [2]),
	.dataf(!\maze_run_thru|x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add4~1 .extended_lut = "off";
defparam \maze_run_thru|Add4~1 .lut_mask = 64'h33333C3CCCCCC3C3;
defparam \maze_run_thru|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N0
cyclonev_lcell_comb \maze_run_thru|Add6~13 (
// Equation(s):
// \maze_run_thru|Add6~13_sumout  = SUM(( \maze_run_thru|x [0] ) + ( \maze_run_thru|countx [1] ) + ( !VCC ))
// \maze_run_thru|Add6~14  = CARRY(( \maze_run_thru|x [0] ) + ( \maze_run_thru|countx [1] ) + ( !VCC ))

	.dataa(!\maze_run_thru|countx [1]),
	.datab(gnd),
	.datac(!\maze_run_thru|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~13_sumout ),
	.cout(\maze_run_thru|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~13 .extended_lut = "off";
defparam \maze_run_thru|Add6~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \maze_run_thru|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N3
cyclonev_lcell_comb \maze_run_thru|Add6~17 (
// Equation(s):
// \maze_run_thru|Add6~17_sumout  = SUM(( \maze_run_thru|x [1] ) + ( \maze_run_thru|countx [2] ) + ( \maze_run_thru|Add6~14  ))
// \maze_run_thru|Add6~18  = CARRY(( \maze_run_thru|x [1] ) + ( \maze_run_thru|countx [2] ) + ( \maze_run_thru|Add6~14  ))

	.dataa(gnd),
	.datab(!\maze_run_thru|x [1]),
	.datac(!\maze_run_thru|countx [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~17_sumout ),
	.cout(\maze_run_thru|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~17 .extended_lut = "off";
defparam \maze_run_thru|Add6~17 .lut_mask = 64'h0000F0F000003333;
defparam \maze_run_thru|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N6
cyclonev_lcell_comb \maze_run_thru|Add6~21 (
// Equation(s):
// \maze_run_thru|Add6~21_sumout  = SUM(( !\maze_run_thru|x [2] $ (!\maze_run_thru|x [0]) ) + ( \maze_run_thru|countx [3] ) + ( \maze_run_thru|Add6~18  ))
// \maze_run_thru|Add6~22  = CARRY(( !\maze_run_thru|x [2] $ (!\maze_run_thru|x [0]) ) + ( \maze_run_thru|countx [3] ) + ( \maze_run_thru|Add6~18  ))

	.dataa(!\maze_run_thru|x [2]),
	.datab(gnd),
	.datac(!\maze_run_thru|countx [3]),
	.datad(!\maze_run_thru|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~21_sumout ),
	.cout(\maze_run_thru|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~21 .extended_lut = "off";
defparam \maze_run_thru|Add6~21 .lut_mask = 64'h0000F0F0000055AA;
defparam \maze_run_thru|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N9
cyclonev_lcell_comb \maze_run_thru|Add6~25 (
// Equation(s):
// \maze_run_thru|Add6~25_sumout  = SUM(( !\maze_run_thru|Add4~1_combout  ) + ( GND ) + ( \maze_run_thru|Add6~22  ))
// \maze_run_thru|Add6~26  = CARRY(( !\maze_run_thru|Add4~1_combout  ) + ( GND ) + ( \maze_run_thru|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze_run_thru|Add4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~25_sumout ),
	.cout(\maze_run_thru|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~25 .extended_lut = "off";
defparam \maze_run_thru|Add6~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \maze_run_thru|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N12
cyclonev_lcell_comb \maze_run_thru|Add6~29 (
// Equation(s):
// \maze_run_thru|Add6~29_sumout  = SUM(( !\maze_run_thru|Add4~1_combout  $ (!\maze_run_thru|Add4~2_combout ) ) + ( GND ) + ( \maze_run_thru|Add6~26  ))
// \maze_run_thru|Add6~30  = CARRY(( !\maze_run_thru|Add4~1_combout  $ (!\maze_run_thru|Add4~2_combout ) ) + ( GND ) + ( \maze_run_thru|Add6~26  ))

	.dataa(gnd),
	.datab(!\maze_run_thru|Add4~1_combout ),
	.datac(!\maze_run_thru|Add4~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~29_sumout ),
	.cout(\maze_run_thru|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~29 .extended_lut = "off";
defparam \maze_run_thru|Add6~29 .lut_mask = 64'h0000FFFF00003C3C;
defparam \maze_run_thru|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N15
cyclonev_lcell_comb \maze_run_thru|Add6~9 (
// Equation(s):
// \maze_run_thru|Add6~9_sumout  = SUM(( !\maze_run_thru|x [3] $ (!\maze_run_thru|Add4~0_combout  $ (((!\maze_run_thru|Add4~2_combout ) # (!\maze_run_thru|Add4~1_combout )))) ) + ( GND ) + ( \maze_run_thru|Add6~30  ))
// \maze_run_thru|Add6~10  = CARRY(( !\maze_run_thru|x [3] $ (!\maze_run_thru|Add4~0_combout  $ (((!\maze_run_thru|Add4~2_combout ) # (!\maze_run_thru|Add4~1_combout )))) ) + ( GND ) + ( \maze_run_thru|Add6~30  ))

	.dataa(!\maze_run_thru|Add4~2_combout ),
	.datab(!\maze_run_thru|Add4~1_combout ),
	.datac(!\maze_run_thru|x [3]),
	.datad(!\maze_run_thru|Add4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~9_sumout ),
	.cout(\maze_run_thru|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~9 .extended_lut = "off";
defparam \maze_run_thru|Add6~9 .lut_mask = 64'h0000FFFF0000E11E;
defparam \maze_run_thru|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N18
cyclonev_lcell_comb \maze_run_thru|Add6~5 (
// Equation(s):
// \maze_run_thru|Add6~5_sumout  = SUM(( GND ) + ( !\maze_run_thru|x [4] $ (!\maze_run_thru|Add5~0_combout  $ (((\maze_run_thru|Add4~0_combout  & \maze_run_thru|x [3])))) ) + ( \maze_run_thru|Add6~10  ))
// \maze_run_thru|Add6~6  = CARRY(( GND ) + ( !\maze_run_thru|x [4] $ (!\maze_run_thru|Add5~0_combout  $ (((\maze_run_thru|Add4~0_combout  & \maze_run_thru|x [3])))) ) + ( \maze_run_thru|Add6~10  ))

	.dataa(!\maze_run_thru|Add4~0_combout ),
	.datab(!\maze_run_thru|x [4]),
	.datac(!\maze_run_thru|Add5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|x [3]),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~5_sumout ),
	.cout(\maze_run_thru|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~5 .extended_lut = "off";
defparam \maze_run_thru|Add6~5 .lut_mask = 64'h0000C39600000000;
defparam \maze_run_thru|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N21
cyclonev_lcell_comb \maze_run_thru|Add6~1 (
// Equation(s):
// \maze_run_thru|Add6~1_sumout  = SUM(( GND ) + ( (!\maze_run_thru|x [4] & (\maze_run_thru|Add4~0_combout  & (\maze_run_thru|x [3] & \maze_run_thru|Add5~0_combout ))) # (\maze_run_thru|x [4] & (((\maze_run_thru|Add4~0_combout  & \maze_run_thru|x [3])) # 
// (\maze_run_thru|Add5~0_combout ))) ) + ( \maze_run_thru|Add6~6  ))

	.dataa(!\maze_run_thru|Add4~0_combout ),
	.datab(!\maze_run_thru|x [4]),
	.datac(!\maze_run_thru|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|Add5~0_combout ),
	.datag(gnd),
	.cin(\maze_run_thru|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\maze_run_thru|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|Add6~1 .extended_lut = "off";
defparam \maze_run_thru|Add6~1 .lut_mask = 64'h0000FEC800000000;
defparam \maze_run_thru|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N23
dffeas \maze_run_thru|xLoc[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add6~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[8] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N12
cyclonev_lcell_comb \x[8]~0 (
// Equation(s):
// \x[8]~0_combout  = ( !\FSM|POSCTRL|currentStateP [3] & ( (!\FSM|POSCTRL|currentStateP [2] & (!\FSM|POSCTRL|currentStateP [0] & (\maze_run_thru|xLoc [8] & !\FSM|POSCTRL|currentStateP [1]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [2]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\maze_run_thru|xLoc [8]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[8]~0 .extended_lut = "off";
defparam \x[8]~0 .lut_mask = 64'h0800080000000000;
defparam \x[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N21
cyclonev_lcell_comb \x[8] (
// Equation(s):
// x[8] = ( \x[8]~0_combout  & ( (!\y[0]~0_combout ) # (x[8]) ) ) # ( !\x[8]~0_combout  & ( (\y[0]~0_combout  & x[8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[0]~0_combout ),
	.datad(!x[8]),
	.datae(gnd),
	.dataf(!\x[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[8] .extended_lut = "off";
defparam \x[8] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \x[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N20
dffeas \maze_run_thru|xLoc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add6~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[7] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N45
cyclonev_lcell_comb \x[7]~1 (
// Equation(s):
// \x[7]~1_combout  = ( \maze_run_thru|xLoc [7] & ( (!\FSM|POSCTRL|currentStateP [2] & (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [1] & !\FSM|POSCTRL|currentStateP [0]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [2]),
	.datab(!\FSM|POSCTRL|currentStateP [3]),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\FSM|POSCTRL|currentStateP [0]),
	.datae(gnd),
	.dataf(!\maze_run_thru|xLoc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[7]~1 .extended_lut = "off";
defparam \x[7]~1 .lut_mask = 64'h0000000080008000;
defparam \x[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N57
cyclonev_lcell_comb \x[7] (
// Equation(s):
// x[7] = ( \y[0]~0_combout  & ( x[7] ) ) # ( !\y[0]~0_combout  & ( \x[7]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\x[7]~1_combout ),
	.datad(!x[7]),
	.datae(gnd),
	.dataf(!\y[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[7] .extended_lut = "off";
defparam \x[7] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \x[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N18
cyclonev_lcell_comb \maze_run_thru|xLoc~0 (
// Equation(s):
// \maze_run_thru|xLoc~0_combout  = ( \FSM|POSCTRL|Decoder0~2_combout  & ( ((!\KEY[0]~input_o ) # (\maze_run_thru|doneBox~q )) # (\maze_run_thru|Add6~9_sumout ) ) ) # ( !\FSM|POSCTRL|Decoder0~2_combout  )

	.dataa(!\maze_run_thru|Add6~9_sumout ),
	.datab(!\maze_run_thru|doneBox~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|xLoc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|xLoc~0 .extended_lut = "off";
defparam \maze_run_thru|xLoc~0 .lut_mask = 64'hFFFFFFFFF7F7F7F7;
defparam \maze_run_thru|xLoc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N20
dffeas \maze_run_thru|xLoc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|xLoc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[6] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N54
cyclonev_lcell_comb \x[6]~2 (
// Equation(s):
// \x[6]~2_combout  = ( !\FSM|POSCTRL|currentStateP [3] & ( (\maze_run_thru|xLoc [6] & (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [2] & !\FSM|POSCTRL|currentStateP [1]))) ) )

	.dataa(!\maze_run_thru|xLoc [6]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|POSCTRL|currentStateP [2]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[6]~2 .extended_lut = "off";
defparam \x[6]~2 .lut_mask = 64'h4000400000000000;
defparam \x[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N45
cyclonev_lcell_comb \x[6] (
// Equation(s):
// x[6] = ( \x[6]~2_combout  & ( (!\y[0]~0_combout ) # (x[6]) ) ) # ( !\x[6]~2_combout  & ( (\y[0]~0_combout  & x[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[0]~0_combout ),
	.datad(!x[6]),
	.datae(gnd),
	.dataf(!\x[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[6] .extended_lut = "off";
defparam \x[6] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \x[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( !x[6] $ (!y[0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~18  = CARRY(( !x[6] $ (!y[0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~19  = SHARE((x[6] & y[0]))

	.dataa(gnd),
	.datab(!x[6]),
	.datac(!y[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout(\VGA|user_input_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( !x[7] $ (!y[1]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( !x[7] $ (!y[1]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~23  = SHARE((x[7] & y[1]))

	.dataa(!x[7]),
	.datab(gnd),
	.datac(!y[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(\VGA|user_input_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout(\VGA|user_input_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( !y[0] $ (!x[8] $ (y[2])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( !y[0] $ (!x[8] $ (y[2])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~27  = SHARE((!y[0] & (x[8] & y[2])) # (y[0] & ((y[2]) # (x[8]))))

	.dataa(!y[0]),
	.datab(!x[8]),
	.datac(gnd),
	.datad(!y[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(\VGA|user_input_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout(\VGA|user_input_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h0000117700006699;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( !y[1] $ (!y[3]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( !y[1] $ (!y[3]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~31  = SHARE((y[1] & y[3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[1]),
	.datad(!y[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(\VGA|user_input_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout(\VGA|user_input_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( !y[4] $ (!y[2]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( !y[4] $ (!y[2]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~35  = SHARE((y[4] & y[2]))

	.dataa(!y[4]),
	.datab(!y[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(\VGA|user_input_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout(\VGA|user_input_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h0000111100006666;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( !y[3] $ (!y[5]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( !y[3] $ (!y[5]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~39  = SHARE((y[3] & y[5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[3]),
	.datad(!y[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(\VGA|user_input_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout(\VGA|user_input_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add1~41 (
// Equation(s):
// \VGA|user_input_translator|Add1~41_sumout  = SUM(( !y[6] $ (!y[4]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~42  = CARRY(( !y[6] $ (!y[4]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~43  = SHARE((y[6] & y[4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[6]),
	.datad(!y[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(\VGA|user_input_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~41_sumout ),
	.cout(\VGA|user_input_translator|Add1~42 ),
	.shareout(\VGA|user_input_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~41 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~41 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( !y[5] $ (!y[7]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~2  = CARRY(( !y[5] $ (!y[7]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~3  = SHARE((y[5] & y[7]))

	.dataa(!y[5]),
	.datab(!y[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~42 ),
	.sharein(\VGA|user_input_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(\VGA|user_input_translator|Add1~2 ),
	.shareout(\VGA|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000111100006666;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( y[6] ) + ( \VGA|user_input_translator|Add1~3  ) + ( \VGA|user_input_translator|Add1~2  ))
// \VGA|user_input_translator|Add1~10  = CARRY(( y[6] ) + ( \VGA|user_input_translator|Add1~3  ) + ( \VGA|user_input_translator|Add1~2  ))
// \VGA|user_input_translator|Add1~11  = SHARE(GND)

	.dataa(!y[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~2 ),
	.sharein(\VGA|user_input_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(\VGA|user_input_translator|Add1~10 ),
	.shareout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( y[7] ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( y[7] ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~15  = SHARE(GND)

	.dataa(gnd),
	.datab(!y[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~10 ),
	.sharein(\VGA|user_input_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000000000003333;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(\VGA|user_input_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N30
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( y[6] & ( (y[7] & (y[5] & y[4])) ) )

	.dataa(gnd),
	.datab(!y[7]),
	.datac(!y[5]),
	.datad(!y[4]),
	.datae(gnd),
	.dataf(!y[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0000000000030003;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  = ( x[8] & ( (!\VGA|LessThan3~0_combout  & (!x[7] & !x[6])) ) ) # ( !x[8] & ( !\VGA|LessThan3~0_combout  ) )

	.dataa(!\VGA|LessThan3~0_combout ),
	.datab(gnd),
	.datac(!x[7]),
	.datad(!x[6]),
	.datae(gnd),
	.dataf(!x[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .lut_mask = 64'hAAAAAAAAA000A000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode422w [3] = ( \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & ( (\VGA|user_input_translator|Add1~5_sumout  & (!\VGA|user_input_translator|Add1~1_sumout  & 
// (!\VGA|user_input_translator|Add1~9_sumout  & !\VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|user_input_translator|Add1~1_sumout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] .lut_mask = 64'h0000000040004000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N35
dffeas \VGA|controller|yCounter[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter[1]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter[1]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((\VGA|controller|xCounter [7] & \VGA|controller|yCounter[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [2]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [2]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|xCounter [8] & \VGA|controller|yCounter [2]))

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|xCounter [9] $ (\VGA|controller|yCounter[1]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|xCounter [9] $ (\VGA|controller|yCounter[1]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((!\VGA|controller|yCounter [3] & (\VGA|controller|xCounter [9] & \VGA|controller|yCounter[1]~DUPLICATE_q )) # (\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter[1]~DUPLICATE_q ) # 
// (\VGA|controller|xCounter [9]))))

	.dataa(!\VGA|controller|yCounter [3]),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000171700006969;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [2]),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [3]))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~41 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~41_sumout  = SUM(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~42  = CARRY(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~43  = SHARE((\VGA|controller|yCounter [7] & \VGA|controller|yCounter [5]))

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~41_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~42 ),
	.shareout(\VGA|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~41 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE((\VGA|controller|yCounter [8] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~42 ),
	.sharein(\VGA|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( \VGA|controller|controller_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & 
// \VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 64'h0A0A000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N54
cyclonev_lcell_comb \maze_run_thru|x[0]~0 (
// Equation(s):
// \maze_run_thru|x[0]~0_combout  = ( \KEY[0]~input_o  & ( \maze_run_thru|doneBox~q  ) ) # ( !\KEY[0]~input_o  & ( \maze_run_thru|doneBox~q  ) ) # ( !\KEY[0]~input_o  & ( !\maze_run_thru|doneBox~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\maze_run_thru|doneBox~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|x[0]~0 .extended_lut = "off";
defparam \maze_run_thru|x[0]~0 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \maze_run_thru|x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N4
dffeas \maze_run_thru|address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[0] .is_wysiwyg = "true";
defparam \maze_run_thru|address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N28
dffeas \maze_run_thru|address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[1] .is_wysiwyg = "true";
defparam \maze_run_thru|address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N34
dffeas \maze_run_thru|address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[2] .is_wysiwyg = "true";
defparam \maze_run_thru|address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N13
dffeas \maze_run_thru|address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[3] .is_wysiwyg = "true";
defparam \maze_run_thru|address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N58
dffeas \maze_run_thru|address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[4] .is_wysiwyg = "true";
defparam \maze_run_thru|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N24
cyclonev_lcell_comb \maze_run_thru|address[5]~feeder (
// Equation(s):
// \maze_run_thru|address[5]~feeder_combout  = ( \maze_run_thru|y [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|address[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|address[5]~feeder .extended_lut = "off";
defparam \maze_run_thru|address[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \maze_run_thru|address[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N25
dffeas \maze_run_thru|address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|address[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(gnd),
	.ena(\maze_run_thru|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[5] .is_wysiwyg = "true";
defparam \maze_run_thru|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N27
cyclonev_lcell_comb \maze_run_thru|address[6]~feeder (
// Equation(s):
// \maze_run_thru|address[6]~feeder_combout  = ( \maze_run_thru|y [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|address[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|address[6]~feeder .extended_lut = "off";
defparam \maze_run_thru|address[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \maze_run_thru|address[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N28
dffeas \maze_run_thru|address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|address[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(gnd),
	.ena(\maze_run_thru|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[6] .is_wysiwyg = "true";
defparam \maze_run_thru|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N18
cyclonev_lcell_comb \maze_run_thru|address[7]~feeder (
// Equation(s):
// \maze_run_thru|address[7]~feeder_combout  = ( \maze_run_thru|y [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|address[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|address[7]~feeder .extended_lut = "off";
defparam \maze_run_thru|address[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \maze_run_thru|address[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N19
dffeas \maze_run_thru|address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|address[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(gnd),
	.ena(\maze_run_thru|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[7] .is_wysiwyg = "true";
defparam \maze_run_thru|address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N22
dffeas \maze_run_thru|address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(vcc),
	.ena(\maze_run_thru|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[8] .is_wysiwyg = "true";
defparam \maze_run_thru|address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N54
cyclonev_lcell_comb \maze_run_thru|address[9]~feeder (
// Equation(s):
// \maze_run_thru|address[9]~feeder_combout  = ( \maze_run_thru|y [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\maze_run_thru|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|address[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|address[9]~feeder .extended_lut = "off";
defparam \maze_run_thru|address[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \maze_run_thru|address[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N55
dffeas \maze_run_thru|address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|address[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\maze_run_thru|doneBox~q ),
	.sload(gnd),
	.ena(\maze_run_thru|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|address[9] .is_wysiwyg = "true";
defparam \maze_run_thru|address[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \maze|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc}),
	.portaaddr({\maze_run_thru|address [9],\maze_run_thru|address [8],\maze_run_thru|address [7],\maze_run_thru|address [6],\maze_run_thru|address [5],\maze_run_thru|address [4],\maze_run_thru|address [3],\maze_run_thru|address [2],\maze_run_thru|address [1],\maze_run_thru|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\maze|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .init_file = "maze1.mif";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mazeRam:maze|altsyncram:altsyncram_component|altsyncram_1bo1:auto_generated|ALTSYNCRAM";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C01004010040100400000000000000000000000040100401004010040000000000000000000000000000000000400004010040100400000000000000400000010000000400000000000000000000000000000000004000040000000004000000000000004000000100400004000000000000000000000000000000000040000401004000040000401004010040";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "10000000400004000000000000000000000000000000010040000400000000040000400000000000000400004000040000000000000000000000000000000100000004000000000400004000000000000000010040000400000000000000000000000000000000000000040000401004000040000000000000000000400004000000000000000000000000000000000000100401004000040000400000000000100401000000040000000000000000000000000000000000001000000040000400004010000000001000000000000400000000000000000000000000000000004010000000400000010000100000000010000000000004000000000000000000";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000400000010000100000000010000000000004000000000000000000000000000000000000000000004000000100001000000040100401000000040000000000000000000000000000000100400004010040100401000010000000400000010000000400000000000000000000000000000000004000040000400000010000100000004000000100000004000000000000000000000000000000010040100400004010000100001000010040000001000000040000000000000000000000000000000100000000000000100000000010000000000000010000000400000000000000000000000000000001004000000000001000";
defparam \maze|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "01000010040100401004010040100400000000000000000000000000000000004000000100401004010000000000004000000000000004000000000000000000000000000000000040100400000000000100000000000040000001000000040000000000000000000000000000000000000004000000000001000000000000400000010000000400000000000000000000000000000000004010040000001004010040000000004000040100401004000000000000000000000000000000010040000401004000000000401004010040000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000800";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N36
cyclonev_lcell_comb \colour[2]~0 (
// Equation(s):
// \colour[2]~0_combout  = ( !\FSM|POSCTRL|currentStateP [1] & ( (!\maze|altsyncram_component|auto_generated|q_a [2] & (!\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [3] & !\FSM|POSCTRL|currentStateP [2]))) ) )

	.dataa(!\maze|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\FSM|POSCTRL|currentStateP [0]),
	.datac(!\FSM|POSCTRL|currentStateP [3]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[2]~0 .extended_lut = "off";
defparam \colour[2]~0 .lut_mask = 64'h8000800000000000;
defparam \colour[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N33
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( \FSM|POSCTRL|currentStateP [1] & ( (!\FSM|POSCTRL|currentStateP [3] & (\FSM|POSCTRL|currentStateP [0] & !\FSM|POSCTRL|currentStateP [2])) ) ) # ( !\FSM|POSCTRL|currentStateP [1] & ( (!\FSM|POSCTRL|currentStateP [3] & 
// (!\FSM|POSCTRL|currentStateP [0] & !\FSM|POSCTRL|currentStateP [2])) ) )

	.dataa(gnd),
	.datab(!\FSM|POSCTRL|currentStateP [3]),
	.datac(!\FSM|POSCTRL|currentStateP [0]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'hC000C0000C000C00;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N18
cyclonev_lcell_comb \FSM|POSCTRL|Decoder0~0 (
// Equation(s):
// \FSM|POSCTRL|Decoder0~0_combout  = ( \FSM|POSCTRL|currentStateP [3] & ( (!\FSM|POSCTRL|currentStateP [1] & (!\FSM|POSCTRL|currentStateP [0] & !\FSM|POSCTRL|currentStateP [2])) ) )

	.dataa(gnd),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\FSM|POSCTRL|currentStateP [0]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder0~0 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder0~0 .lut_mask = 64'h00000000C000C000;
defparam \FSM|POSCTRL|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N21
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  ) # ( !\FSM|POSCTRL|Decoder0~0_combout  & ( \always1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N30
cyclonev_lcell_comb \FSM|POSCTRL|Decoder0~1 (
// Equation(s):
// \FSM|POSCTRL|Decoder0~1_combout  = ( \FSM|POSCTRL|currentStateP [1] & ( (\FSM|POSCTRL|currentStateP [0] & (!\FSM|POSCTRL|currentStateP [3] & !\FSM|POSCTRL|currentStateP [2])) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [0]),
	.datab(!\FSM|POSCTRL|currentStateP [3]),
	.datac(gnd),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|POSCTRL|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|POSCTRL|Decoder0~1 .extended_lut = "off";
defparam \FSM|POSCTRL|Decoder0~1 .lut_mask = 64'h0000000044004400;
defparam \FSM|POSCTRL|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N0
cyclonev_lcell_comb \colour[2]~1 (
// Equation(s):
// \colour[2]~1_combout  = ( \FSM|POSCTRL|Decoder0~0_combout  ) # ( !\FSM|POSCTRL|Decoder0~0_combout  & ( (!\always1~0_combout ) # (\FSM|POSCTRL|Decoder0~1_combout ) ) )

	.dataa(!\FSM|POSCTRL|Decoder0~1_combout ),
	.datab(gnd),
	.datac(!\always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[2]~1 .extended_lut = "off";
defparam \colour[2]~1 .lut_mask = 64'hF5F5F5F5FFFFFFFF;
defparam \colour[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \colour[2] (
// Equation(s):
// colour[2] = ( \colour[2]~1_combout  & ( \comb~0_combout  ) ) # ( !\colour[2]~1_combout  & ( (\comb~0_combout  & ((!\colour[2]~0_combout  & (colour[2])) # (\colour[2]~0_combout  & ((!\maze|altsyncram_component|auto_generated|q_a [1]))))) ) )

	.dataa(!\colour[2]~0_combout ),
	.datab(!colour[2]),
	.datac(!\comb~0_combout ),
	.datad(!\maze|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\colour[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(colour[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[2] .extended_lut = "off";
defparam \colour[2] .lut_mask = 64'h070207020F0F0F0F;
defparam \colour[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N11
dffeas \maze_run_thru|xLoc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|countx [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[0] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N54
cyclonev_lcell_comb \x[0]~3 (
// Equation(s):
// \x[0]~3_combout  = ( !\FSM|POSCTRL|currentStateP [2] & ( !\FSM|POSCTRL|currentStateP [0] & ( (\maze_run_thru|xLoc [0] & (!\FSM|POSCTRL|currentStateP [3] & !\FSM|POSCTRL|currentStateP [1])) ) ) )

	.dataa(gnd),
	.datab(!\maze_run_thru|xLoc [0]),
	.datac(!\FSM|POSCTRL|currentStateP [3]),
	.datad(!\FSM|POSCTRL|currentStateP [1]),
	.datae(!\FSM|POSCTRL|currentStateP [2]),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[0]~3 .extended_lut = "off";
defparam \x[0]~3 .lut_mask = 64'h3000000000000000;
defparam \x[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N18
cyclonev_lcell_comb \x[0] (
// Equation(s):
// x[0] = ( \x[0]~3_combout  & ( (!\y[0]~0_combout ) # (x[0]) ) ) # ( !\x[0]~3_combout  & ( (x[0] & \y[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[0]),
	.datad(!\y[0]~0_combout ),
	.datae(gnd),
	.dataf(!\x[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[0] .extended_lut = "off";
defparam \x[0] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \x[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N8
dffeas \maze_run_thru|xLoc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|Add6~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[1] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N27
cyclonev_lcell_comb \x[1]~4 (
// Equation(s):
// \x[1]~4_combout  = ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [1] & (\maze_run_thru|xLoc [1] & !\FSM|POSCTRL|currentStateP [2]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\FSM|POSCTRL|currentStateP [1]),
	.datac(!\maze_run_thru|xLoc [1]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[1]~4 .extended_lut = "off";
defparam \x[1]~4 .lut_mask = 64'h0800080000000000;
defparam \x[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N24
cyclonev_lcell_comb \x[1] (
// Equation(s):
// x[1] = ( \x[1]~4_combout  & ( (!\y[0]~0_combout ) # (x[1]) ) ) # ( !\x[1]~4_combout  & ( (x[1] & \y[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[1]),
	.datad(!\y[0]~0_combout ),
	.datae(gnd),
	.dataf(!\x[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[1] .extended_lut = "off";
defparam \x[1] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \x[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N17
dffeas \maze_run_thru|xLoc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|Add6~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[2] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N0
cyclonev_lcell_comb \x[2]~5 (
// Equation(s):
// \x[2]~5_combout  = ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [1] & (\maze_run_thru|xLoc [2] & (!\FSM|POSCTRL|currentStateP [3] & !\FSM|POSCTRL|currentStateP [2]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [1]),
	.datab(!\maze_run_thru|xLoc [2]),
	.datac(!\FSM|POSCTRL|currentStateP [3]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[2]~5 .extended_lut = "off";
defparam \x[2]~5 .lut_mask = 64'h2000200000000000;
defparam \x[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N3
cyclonev_lcell_comb \x[2] (
// Equation(s):
// x[2] = ( \x[2]~5_combout  & ( (!\y[0]~0_combout ) # (x[2]) ) ) # ( !\x[2]~5_combout  & ( (x[2] & \y[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[2]),
	.datad(!\y[0]~0_combout ),
	.datae(gnd),
	.dataf(!\x[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[2] .extended_lut = "off";
defparam \x[2] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \x[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N14
dffeas \maze_run_thru|xLoc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\maze_run_thru|Add6~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[3] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N48
cyclonev_lcell_comb \x[3]~6 (
// Equation(s):
// \x[3]~6_combout  = ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [3] & (\maze_run_thru|xLoc [3] & (!\FSM|POSCTRL|currentStateP [1] & !\FSM|POSCTRL|currentStateP [2]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [3]),
	.datab(!\maze_run_thru|xLoc [3]),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[3]~6 .extended_lut = "off";
defparam \x[3]~6 .lut_mask = 64'h2000200000000000;
defparam \x[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N51
cyclonev_lcell_comb \x[3] (
// Equation(s):
// x[3] = ( \x[3]~6_combout  & ( (!\y[0]~0_combout ) # (x[3]) ) ) # ( !\x[3]~6_combout  & ( (x[3] & \y[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[3]),
	.datad(!\y[0]~0_combout ),
	.datae(gnd),
	.dataf(!\x[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[3] .extended_lut = "off";
defparam \x[3] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \x[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N3
cyclonev_lcell_comb \maze_run_thru|xLoc~1 (
// Equation(s):
// \maze_run_thru|xLoc~1_combout  = ( \FSM|POSCTRL|Decoder0~2_combout  & ( (!\KEY[0]~input_o ) # ((\maze_run_thru|Add6~25_sumout ) # (\maze_run_thru|doneBox~q )) ) ) # ( !\FSM|POSCTRL|Decoder0~2_combout  )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\maze_run_thru|doneBox~q ),
	.datad(!\maze_run_thru|Add6~25_sumout ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\maze_run_thru|xLoc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \maze_run_thru|xLoc~1 .extended_lut = "off";
defparam \maze_run_thru|xLoc~1 .lut_mask = 64'hFFFFFFFFCFFFCFFF;
defparam \maze_run_thru|xLoc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N5
dffeas \maze_run_thru|xLoc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|xLoc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[4] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N48
cyclonev_lcell_comb \x[4]~7 (
// Equation(s):
// \x[4]~7_combout  = ( !\FSM|POSCTRL|currentStateP [0] & ( (\maze_run_thru|xLoc [4] & (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [1] & !\FSM|POSCTRL|currentStateP [2]))) ) )

	.dataa(!\maze_run_thru|xLoc [4]),
	.datab(!\FSM|POSCTRL|currentStateP [3]),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\FSM|POSCTRL|currentStateP [2]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[4]~7 .extended_lut = "off";
defparam \x[4]~7 .lut_mask = 64'h4000400000000000;
defparam \x[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N51
cyclonev_lcell_comb \x[4] (
// Equation(s):
// x[4] = ( \x[4]~7_combout  & ( (!\y[0]~0_combout ) # (x[4]) ) ) # ( !\x[4]~7_combout  & ( (\y[0]~0_combout  & x[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[0]~0_combout ),
	.datad(!x[4]),
	.datae(gnd),
	.dataf(!\x[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[4] .extended_lut = "off";
defparam \x[4] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \x[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N13
dffeas \maze_run_thru|xLoc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\maze_run_thru|Add6~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\maze_run_thru|yLoc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\maze_run_thru|xLoc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \maze_run_thru|xLoc[5] .is_wysiwyg = "true";
defparam \maze_run_thru|xLoc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N24
cyclonev_lcell_comb \x[5]~8 (
// Equation(s):
// \x[5]~8_combout  = ( !\FSM|POSCTRL|currentStateP [0] & ( (!\FSM|POSCTRL|currentStateP [2] & (!\FSM|POSCTRL|currentStateP [3] & (!\FSM|POSCTRL|currentStateP [1] & \maze_run_thru|xLoc [5]))) ) )

	.dataa(!\FSM|POSCTRL|currentStateP [2]),
	.datab(!\FSM|POSCTRL|currentStateP [3]),
	.datac(!\FSM|POSCTRL|currentStateP [1]),
	.datad(!\maze_run_thru|xLoc [5]),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|currentStateP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[5]~8 .extended_lut = "off";
defparam \x[5]~8 .lut_mask = 64'h0080008000000000;
defparam \x[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N27
cyclonev_lcell_comb \x[5] (
// Equation(s):
// x[5] = ( \x[5]~8_combout  & ( (!\y[0]~0_combout ) # (x[5]) ) ) # ( !\x[5]~8_combout  & ( (\y[0]~0_combout  & x[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[0]~0_combout ),
	.datad(!x[5]),
	.datae(gnd),
	.dataf(!\x[5]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[5] .extended_lut = "off";
defparam \x[5] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \x[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N4
dffeas \VGA|controller|xCounter[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N19
dffeas \VGA|controller|xCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000043000000000000000000000000000000000000000000000000000000000000000000000000000000E6000000000000000000000000000000000000000000000000000000000000000000000000000001FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = "0000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000007FF000180000000000000000000000000000000000000000000000000000000000000000000000007FF000180000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode433w [3] = ( !\VGA|user_input_translator|Add1~9_sumout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & (\VGA|user_input_translator|Add1~5_sumout  & 
// (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] .lut_mask = 64'h0002000200000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = ( \VGA|controller|controller_translator|Add1~1_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~9_sumout  & 
// \VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 64'h00000C0C00000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N39
cyclonev_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (\always1~0_combout  & !\FSM|POSCTRL|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always1~0_combout ),
	.datad(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~1 .extended_lut = "off";
defparam \comb~1 .lut_mask = 64'h0F000F000F000F00;
defparam \comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N39
cyclonev_lcell_comb \colour[1]~2 (
// Equation(s):
// \colour[1]~2_combout  = ( \maze|altsyncram_component|auto_generated|q_a [0] & ( (!\maze|altsyncram_component|auto_generated|q_a [1]) # (\maze|altsyncram_component|auto_generated|q_a [2]) ) ) # ( !\maze|altsyncram_component|auto_generated|q_a [0] & ( 
// (\maze|altsyncram_component|auto_generated|q_a [2]) # (\maze|altsyncram_component|auto_generated|q_a [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\maze|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\maze|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\maze|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[1]~2 .extended_lut = "off";
defparam \colour[1]~2 .lut_mask = 64'h0FFF0FFFF0FFF0FF;
defparam \colour[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N57
cyclonev_lcell_comb \colour[1] (
// Equation(s):
// colour[1] = ( colour[1] & ( \colour[1]~2_combout  & ( (\comb~1_combout  & ((!\colour[2]~0_combout ) # (\FSM|POSCTRL|Decoder0~1_combout ))) ) ) ) # ( !colour[1] & ( \colour[1]~2_combout  & ( (\comb~1_combout  & \FSM|POSCTRL|Decoder0~1_combout ) ) ) ) # ( 
// colour[1] & ( !\colour[1]~2_combout  & ( \comb~1_combout  ) ) ) # ( !colour[1] & ( !\colour[1]~2_combout  & ( (\comb~1_combout  & ((\colour[2]~0_combout ) # (\FSM|POSCTRL|Decoder0~1_combout ))) ) ) )

	.dataa(!\comb~1_combout ),
	.datab(!\FSM|POSCTRL|Decoder0~1_combout ),
	.datac(gnd),
	.datad(!\colour[2]~0_combout ),
	.datae(!colour[1]),
	.dataf(!\colour[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(colour[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[1] .extended_lut = "off";
defparam \colour[1] .lut_mask = 64'h1155555511115511;
defparam \colour[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2],colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],
x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],
\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X43_Y27_N14
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N47
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N3
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a29  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a29  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a29  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a29 ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode393w [3] = ( \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & ( (!\VGA|user_input_translator|Add1~5_sumout  & (!\VGA|user_input_translator|Add1~1_sumout  & 
// (\VGA|user_input_translator|Add1~9_sumout  & \VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|user_input_translator|Add1~1_sumout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 64'h0000000000080008;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( \VGA|controller|controller_translator|Add1~9_sumout  & ( (\VGA|controller|controller_translator|Add1~13_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 64'h0000000050500000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = "0000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000001F80007001C000000000000000000000000000000000000000000000000000000000000000000001FF80007001C000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = "000000000000000000000000000000000000000000000000007FF80007001C00000000000000000000000000000000000000000000000000000000000000000000F8380007001C00000000000000000000000000000000000000000000000000000000000000000000E0380007001C00000000000000000000000000000000000000000000000000000000000000000001E0380007001C00000000000000000000000000000000000000000000000000000000000000000001C0380007001C00000000000000000000000000000000000000000000000000000000000000000001C0380007001C00000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = "000000000000000001C0380000000000000000000000000000000000000000000000000000000000000000000000000001C0380000000000000000000000000000000000000000000000000000000000000000000000000001E0380000000000000000000000000000000000000000000000000000000000000000000000000000F0380000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000003FF8000000000000000000000000000000000000000000000000000000000000000000000000000001F00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N3
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode403w [3] = ( \VGA|user_input_translator|Add1~13_sumout  & ( (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & (\VGA|user_input_translator|Add1~9_sumout  & 
// (!\VGA|user_input_translator|Add1~5_sumout  & \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~9_sumout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 64'h0000000000100010;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & (\VGA|controller|controller_translator|Add1~9_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 64'h0000000011001100;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = "000000000000000000000000000000000000000000000000007FF000040000000000000000000000000000000000000000000000000000000000000000000000000070000600000000000000000000000000000000000000000000000000000000000000000000000000700003000000000000000000000000000000000000000000000000000000000000000000000000007000030000000000000000000000000000000000000000000000000000000000000000000000000070000608000000000000000000000000000000000000000000000000000000000000000000000000700006080000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = "0000000000000000000070000718000000000000000000000000000000000000000000000000000000000000000000000000700003F00000000000000000000000000000000000000000000000000000000000000000000000FFF00001E00000000000000000000000000000000000000000000000000000000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000186000000000000000000000000000000000000000000000000000000000000000000000000000007FC00000000007FC00000000000000000000000000000000000000000000000000000000000000038780000000000FFE00000000000000000000000000000000000000000000000000000000000000038000000000001E0F00000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = "000000000000000000000000000000000000000003C078000000000000000000000000000000000000000000000000000000000000000000000000000780380000000000000000000000000000000000000000000000000000000000000000000000000007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N26
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N27
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [1]

	.dataa(!\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N29
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode373w [3] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & (!\VGA|user_input_translator|Add1~9_sumout  & 
// (\VGA|user_input_translator|Add1~13_sumout  & !\VGA|user_input_translator|Add1~5_sumout ))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~9_sumout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 64'h0400040000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~9_sumout  & (\VGA|controller|controller_translator|Add1~13_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 64'h0C0000000C000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000100000F8000000000000000000000000000000000000000000000000000000000000000000000000040000F8000000000000000000000000000000000000000000000000000000000000000000000000060000700000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = "0000000000000000000000000000004100000000000000000000000000000000000000000000000000000000000000000000000000000041000000000000000000000000000000000000000000000000000000000000000000000000000000630000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode383w [3] = ( \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & ( (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|user_input_translator|Add1~1_sumout  & 
// (!\VGA|user_input_translator|Add1~9_sumout  & \VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|user_input_translator|Add1~1_sumout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 64'h0000000000200020;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~13_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~9_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 64'h0000505000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = "070007000000000000000000000000000000000000000000000000000000000000000000000000000700070000000000000000000000000000000000000000000000000000000000000000000000000007800E0000000000000000000000000000000000000000000000000000000000000000000000000003800E0000000000000000000000000000000000000000000000000000000000000000000000000003800E0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC00000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000E0180000000000000000000000000000000000000000000000000000000000000000000000000000E0380000000000000000000000000000000000000000000000000000000000000000000000000000E03800000000000000000000000000000000000000000000000000000000000000000000000000007070000000000000000000000000000000000000000000000000000000000000000000000000000070700000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = "0000000000000000007860000000000000000000000000000000000000000000000000000000000000000000000000000038E0000000000000000000000000000000000000000000000000000000000000000000000000000038E000000000000000000000000000000000000000000000000000000000000000000000000000001DE000000000000000000000000000000000000000000000000000000000000000000000000000001DC000000000000000000000000000000000000000000000000000000000000000000000000000001DC000000000000000000000000000000000000000000000000000000000000000000000000380000F800000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout )))) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  
// & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout )))) ) ) ) # 
// ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h0047CC473347FF47;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode363w [3] = ( \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & ( (\VGA|user_input_translator|Add1~1_sumout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// (\VGA|user_input_translator|Add1~9_sumout  & !\VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 64'h0000000004000400;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// \VGA|controller|controller_translator|Add1~9_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 64'h0505000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode326w [3] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & 
// (!\VGA|user_input_translator|Add1~5_sumout  & !\VGA|user_input_translator|Add1~9_sumout )) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\VGA|user_input_translator|Add1~9_sumout ),
	.datae(!\VGA|user_input_translator|Add1~1_sumout ),
	.dataf(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 64'h0000000088000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~1_sumout  & (!\VGA|controller|controller_translator|Add1~13_sumout  & 
// !\VGA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 64'h8800000088000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF0000001800000000000000000000000000000000000000000000000000000000000000000000000000000C1800000000000000000000000000000000000000000000000000000000000000000000000000003EC00000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000073C00000000000000000000000000000000000000000000000000000000000000000000000000000610000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode353w [3] = ( \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & ( \VGA|user_input_translator|Add1~9_sumout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & 
// (!\VGA|user_input_translator|Add1~5_sumout  & !\VGA|user_input_translator|Add1~1_sumout )) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA|user_input_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 64'h0000000000008080;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = (!\VGA|controller|controller_translator|Add1~1_sumout  & (\VGA|controller|controller_translator|Add1~9_sumout  & (!\VGA|controller|controller_translator|Add1~13_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout )))

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 64'h2000200020002000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode343w [3] = ( \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// (!\VGA|user_input_translator|Add1~9_sumout  & \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 64'h0000000000800080;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~9_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 64'h4444000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "0000000000000200000070000000000000000000000000000000000000000000000000000000000000000000000007000000700000000000000000000000000000000000000000000000000000000000000000000000020000007000000000000000000000000000000000000000000000000000000000000000000000000080000070000000000000000000000000000000000000000000000000000000000000000000000000C000007000000000000000000000000000000000000000000000000000000000000000000000000060007FF0000000000000000000000000000000000000000000000000000000000000000000000000C0007FF00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000008000007000000000000000000000000000000000000000000000000000000000000000000000000083000070000000000000000000000000000000000000000000000000000000000000000000000000C20000700000000000000000000000000000000000000000000000000000000000000000000000006E0000700000000000000000000000000000000000000000000000000000000000000000000000007C00007000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  
// & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N20
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [2]

	.dataa(!\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N22
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N2
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N41
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h0F0F333355000000;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000003FF800000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000C1800000000000000000000000000000000000000000000000000000000000000000000000000003EC00000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000073C00000000000000000000000000000000000000000000000000000000000000000000000000000610000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "0000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000083000000000000000000000000000000000000000000000000000000000000000000000000000000C20000000000000000000000000000000000000000000000000000000000000000000000000000006E0000000000000000000000000000000000000000000000000000000000000000000000000000007C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000783C0000000000000000000000000000000000000000000000000000000000000000000000000000E00C0000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "000000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000780000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000000000000000000000000000000000000000000000000000000007E0000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000780000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000607000000000000000000000000000000000000000000000000000000000000000000000000000007DF0000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000003FE000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  
// & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = "000000000000000000000000000000000000000000000000007FF000040000000000000000000000000000000000000000000000000000000000000000000000000070000600000000000000000000000000000000000000000000000000000000000000000000000000700003000000000000000000000000000000000000000000000000000000000000000000000000007000030000000000000000000000000000000000000000000000000000000000000000000000000070000608000000000000000000000000000000000000000000000000000000000000000000000000700006080000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = "0000000000000000000070000718000000000000000000000000000000000000000000000000000000000000000000000000700003F00000000000000000000000000000000000000000000000000000000000000000000000FFF00001E00000000000000000000000000000000000000000000000000000000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000186000000000000000000000000000000000000000000000000000000000000000000000000000007FC00000000007FC00000000000000000000000000000000000000000000000000000000000000038780000000000FFE00000000000000000000000000000000000000000000000000000000000000038000000000001E0F00000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = "000000000000000000000000000000000000000003C078000000000000000000000000000000000000000000000000000000000000000000000000000780380000000000000000000000000000000000000000000000000000000000000000000000000007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = "0000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000000380007001C0000000000000000000000000000000000000000000000000000000000000000000001F80007001C000000000000000000000000000000000000000000000000000000000000000000001FF80007001C000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = "000000000000000000000000000000000000000000000000007FF80007001C00000000000000000000000000000000000000000000000000000000000000000000F8380007001C00000000000000000000000000000000000000000000000000000000000000000000E0380007001C00000000000000000000000000000000000000000000000000000000000000000001E0380007001C00000000000000000000000000000000000000000000000000000000000000000001C0380007001C00000000000000000000000000000000000000000000000000000000000000000001C0380007001C00000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = "000000000000000001C0380000000000000000000000000000000000000000000000000000000000000000000000000001C0380000000000000000000000000000000000000000000000000000000000000000000000000001E0380000000000000000000000000000000000000000000000000000000000000000000000000000F0380000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000003FF8000000000000000000000000000000000000000000000000000000000000000000000000000001F00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8000000000000000000000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000000000000000000000706000000000000000000000000000000000000000000000000000000000000000000000000000006030000000000000000000000000000000000000000000000000000000000000000000000000000060300000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000100000F8000000360000000000000000000000000000000000000000000000000000000000000000040000F80000002600000000000000000000000000000000000000000000000000000000000000000600007000000062000000000000000000000000000000000000000000000000000000000000000007000000000000C3000000000000000000000000000000000000000000000000000000000000000006000000000000C18000000000000000000000000000000000000000000000000000000000000000040000000000008180000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = "0000000000000000000000000000004100000000000000000000000000000000000000000000000000000000000000000000000000000041000000000000000000000000000000000000000000000000000000000000000000000000000000630000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = "000000000000000000000000000000000000000000C0100000000000000000000000000000000000000000000000000000000000000000000000000000C0100000000000000000000000000000000000000000000000000000000000000000000000000000C0100000000000000000000000000000000000000000000000000000000000000000000000000000C0100000000000000000000000000000000000000000000000000000000000000000000000000000603000000000000000000000000000000000000000000000000000000000000000000000000000006030000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = "07000700007060000000000000000000000000000000000000000000000000000000000000000000070007000038E000000000000000000000000000000000000000000000000000000000000000000007800E00000F8000000000000000000000000000000000000000000000000000000000000000000003800E0000000000000000000000000000000000000000000000000000000000000000000000000003800E0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC00000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000E0180000000000000000000000000000000000000000000000000000000000000000000000000000E0380000000000000000000000000000000000000000000000000000000000000000000000000000E03800000000000000000000000000000000000000000000000000000000000000000000000000007070000000000000000000000000000000000000000000000000000000000000000000000000000070700000008000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000007860000000800000000000000000000000000000000000000000000000000000000000000000000038E0000000800000000000000000000000000000000000000000000000000000000000000000000038E000000080000000000000000000000000000000000000000000000000000000000000000000001DE000000080000000000000000000000000000000000000000000000000000000000000000000001DC000000080000000000000000000000000000000000000000000000000000000000000000000001DC0000001C0000000000000000000000000000000000000000000000000000000000000000380000F80000001C000";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  
// & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000043000000000000000000000000000000000000000000000000000000000000000000000000000000E6000000000000000000000000000000000000000000000000000000000000000000000000000001FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = "0000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000007FF000180000000000000000000000000000000000000000000000000000000000000000000000007FF000180000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N3
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h5555333300F00000;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N9
cyclonev_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = ( !\FSM|POSCTRL|Decoder0~0_combout  & ( (!\always1~0_combout ) # (\FSM|POSCTRL|Decoder0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|POSCTRL|Decoder0~1_combout ),
	.datad(!\always1~0_combout ),
	.datae(gnd),
	.dataf(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~2 .extended_lut = "off";
defparam \comb~2 .lut_mask = 64'hFF0FFF0F00000000;
defparam \comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N36
cyclonev_lcell_comb \colour[0] (
// Equation(s):
// colour[0] = ( \colour[1]~2_combout  & ( (!\comb~2_combout  & (((colour[0]) # (\colour[2]~0_combout )) # (\FSM|POSCTRL|Decoder0~0_combout ))) ) ) # ( !\colour[1]~2_combout  & ( (!\comb~2_combout  & (((!\colour[2]~0_combout  & colour[0])) # 
// (\FSM|POSCTRL|Decoder0~0_combout ))) ) )

	.dataa(!\comb~2_combout ),
	.datab(!\FSM|POSCTRL|Decoder0~0_combout ),
	.datac(!\colour[2]~0_combout ),
	.datad(!colour[0]),
	.datae(gnd),
	.dataf(!\colour[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(colour[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour[0] .extended_lut = "off";
defparam \colour[0] .lut_mask = 64'h22A222A22AAA2AAA;
defparam \colour[0] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],
x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],
\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000055555555555555555555555555555555";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000004000000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000540000005555555555555555555555555555555555555555555555555555555555555555";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = "55555555555555555555555555555555555555555555555555555400000000000000000000000000000000001400000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000050000005555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000005000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = "FFFFFFFFFFE000000000000000043000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000018000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000018000000FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF33333333;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003800000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000004000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000006000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000006080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000006080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFFFFFE000000000000007180000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003F00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000080000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000C0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000040000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000060000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000060000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001860000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC00000000007FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE038780000000000FFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE038000000000001E0F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003C07800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007803800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000400000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000600000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000700000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000600000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000400000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000410000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000410000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000630000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003E0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000007F800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000300F00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000200780000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = "0000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007001C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout )))) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  
// & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout )))) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout )))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h0407C4C73437F4F7;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001C0000606000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000380000706000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000200780000506000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000300F00000586000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFE000004C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFC000004C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000007F000000466000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000466000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000436000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000416000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000041E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000040E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000040E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000601000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000603000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000603000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000302000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFE000000000000000306000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000104000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000018C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000008C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000050000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000070000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000070000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000018000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000C18000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003EC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000073C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000006100000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000004000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000006000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter[5]~DUPLICATE_q ,
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000003F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000020E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000003000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000031C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFE002000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE002000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000600000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000830000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000C20000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0006E0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007C0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h03F3050503F3F5F5;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3] & \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|out_address_reg_b [3])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h040400F0F4F400F0;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y34_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
