// Seed: 754284064
module module_0;
  supply0 id_1;
  assign id_1 = id_1 + 1 - id_1 > id_1;
  assign id_1 = id_1 - 1'h0;
  tri1 id_2, id_3 = id_1, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_11 = id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd99,
    parameter id_6 = 32'd40
) (
    input  tri0  id_0,
    input  tri0  id_1,
    output logic id_2
);
  for (id_4 = ~1 == 1; id_1; id_4 = 1) begin : LABEL_0
    defparam id_5.id_6 = id_6;
  end
  always_latch begin : LABEL_0
    id_2 <= 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_10 = 0;
  if (id_1) wire id_7;
endmodule
