// Seed: 2782499944
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    output wand  id_5
);
  tri0 id_7;
  wire id_8;
  wire id_9;
  id_10(
      id_7 - id_5, id_9
  );
  tri id_11 = id_0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input tri id_2,
    input tri1 id_3,
    output wand id_4,
    output supply1 id_5,
    output uwire id_6
);
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_1, id_3, id_4
  ); id_9(
      .id_0(1), .id_1(1), .id_2(1)
  );
  assign id_6 = id_3;
  wire id_10;
endmodule
