AArch64 MP.FF+cachesyncisb+dmb.sy
"CacheSyncIsbdWW Iffe DMB.SYdRR Fife"
Cycle=DMB.SYdRR Fife CacheSyncIsbdWW Iffe
Relax=Iffe Fife
Safe=DMB.SYdRR CacheSyncIsbdWW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fif
Orig=CacheSyncIsbdWW Iffe DMB.SYdRR Fife
{
0:X0=0x14000001; 0:X1=P1:Lself08; 0:X2=P1:Lself09;
}
 P0          | P1        ;
 STR W0,[X1] | Lself09:  ;
 DC CVAU,X1  | B L00     ;
 DSB ISH     | MOV W0,#2 ;
 IC IVAU,X1  | B L01     ;
 DSB ISH     | L00:      ;
 ISB         | MOV W0,#1 ;
 STR W0,[X2] | L01:      ;
             | DMB SY    ;
             | Lself08:  ;
             | B L02     ;
             | MOV W1,#2 ;
             | B L03     ;
             | L02:      ;
             | MOV W1,#1 ;
             | L03:      ;
exists
(1:X0=0x2 /\ 1:X1=0x1)
