$date
   Fri Nov 28 07:50:28 2025
$end

$version
  2023.2
  $dumpfile ("pipeline_dump_fp.vcd") 
$end

$timescale
  1ps
$end

$scope module testbench_fp_verification $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 32 # WriteData [31:0] $end
$var wire 32 $ DataAdr [31:0] $end
$var wire 1 % MemWrite $end
$var wire 1 & FPMemWriteM $end
$var wire 32 ' FWriteDataM [31:0] $end
$var reg 32 ( cycle_count [31:0] $end
$var reg 32 ) expected_fsw_address [31:0] $end
$var reg 32 * expected_fsw_data [31:0] $end
$var reg 1 + fsw_detected $end
$var reg 1 , fsw_verified $end
$scope module dut $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 32 # WriteData [31:0] $end
$var wire 32 $ DataAdr [31:0] $end
$var wire 1 % MemWrite $end
$var wire 1 & FPMemWriteM $end
$var wire 32 ' FWriteDataM [31:0] $end
$var wire 32 / PC [31:0] $end
$var wire 32 0 Instr [31:0] $end
$var wire 32 1 ReadData [31:0] $end
$scope module rvpipeline $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 32 / PCF [31:0] $end
$var wire 32 0 InstrF [31:0] $end
$var wire 1 % MemWriteM $end
$var wire 32 $ ALUResultM [31:0] $end
$var wire 32 # WriteDataM [31:0] $end
$var wire 32 1 ReadDataM [31:0] $end
$var wire 1 & FPMemWriteM $end
$var wire 32 ' FWriteDataM [31:0] $end
$var wire 2 2 ResultSrcD [1:0] $end
$var wire 1 3 ALUSrcD $end
$var wire 1 4 RegWriteD $end
$var wire 1 5 MemWriteD $end
$var wire 1 6 JumpD $end
$var wire 1 7 BranchD $end
$var wire 3 8 ImmSrcD [2:0] $end
$var wire 3 9 ALUControlD [2:0] $end
$var wire 1 : ZeroE $end
$var wire 32 ; InstrD [31:0] $end
$var wire 1 < PCSrcM_unused $end
$var wire 1 = isFPD $end
$var wire 3 > FALUControlD [2:0] $end
$var wire 1 ? FPRegWriteD $end
$var wire 1 @ FPMemWriteD $end
$var wire 4 A FPLatency [3:0] $end
$var wire 4 B FPLatencyD [3:0] $end
$scope module c $end
$var wire 7 C op [6:0] $end
$var wire 3 D funct3 [2:0] $end
$var wire 1 E funct7b5 $end
$var wire 7 C funct7 [6:0] $end
$var wire 1 : Zero $end
$var wire 2 2 ResultSrc [1:0] $end
$var wire 1 5 MemWrite $end
$var wire 1 < PCSrc $end
$var wire 1 3 ALUSrc $end
$var wire 1 4 RegWrite $end
$var wire 1 6 Jump $end
$var wire 1 7 Branch $end
$var wire 3 8 ImmSrc [2:0] $end
$var wire 3 9 ALUControl [2:0] $end
$var wire 1 = isFP $end
$var wire 4 A FPLatency [3:0] $end
$var wire 3 > FALUControl [2:0] $end
$var wire 1 ? FPRegWrite $end
$var wire 1 @ FPMemWrite $end
$var wire 2 F ALUOp [1:0] $end
$var wire 1 G isFLW $end
$var wire 1 H isFSW $end
$scope module md $end
$var wire 7 C op [6:0] $end
$var wire 2 2 ResultSrc [1:0] $end
$var wire 1 5 MemWrite $end
$var wire 1 7 Branch $end
$var wire 1 3 ALUSrc $end
$var wire 1 4 RegWrite $end
$var wire 1 6 Jump $end
$var wire 3 8 ImmSrc [2:0] $end
$var wire 2 F ALUOp [1:0] $end
$var reg 12 I controls [11:0] $end
$upscope $end
$scope module ad $end
$var wire 1 E opb5 $end
$var wire 3 D funct3 [2:0] $end
$var wire 1 E funct7b5 $end
$var wire 2 F ALUOp [1:0] $end
$var wire 3 9 ALUControl [2:0] $end
$var wire 1 J RtypeSub $end
$var reg 3 K ALUControl_reg [2:0] $end
$upscope $end
$scope module fp_d $end
$var wire 7 C op [6:0] $end
$var wire 3 D funct3 [2:0] $end
$var wire 7 C funct7 [6:0] $end
$var wire 2 F ALUOp [1:0] $end
$var wire 1 = isFP $end
$var wire 3 > FALUControl [2:0] $end
$var wire 1 L isFPArithOp $end
$var reg 3 M FALUControl_reg [2:0] $end
$upscope $end
$upscope $end
$scope module dp $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 1 4 RegWriteD $end
$var wire 2 2 ResultSrcD [1:0] $end
$var wire 1 5 MemWriteD $end
$var wire 1 6 JumpD $end
$var wire 1 7 BranchD $end
$var wire 3 9 ALUControlD [2:0] $end
$var wire 1 3 ALUSrcD $end
$var wire 3 8 ImmSrcD [2:0] $end
$var wire 32 0 InstrF [31:0] $end
$var wire 32 1 ReadDataM [31:0] $end
$var wire 1 = isFPD $end
$var wire 3 > FALUControlD [2:0] $end
$var wire 4 B FPLatencyD [3:0] $end
$var wire 1 ? FPRegWriteD $end
$var wire 1 @ FPMemWriteD $end
$var wire 1 : ZeroE $end
$var wire 1 % MemWriteM $end
$var wire 32 / PCF [31:0] $end
$var wire 32 ; InstrD [31:0] $end
$var wire 32 $ ALUResultM [31:0] $end
$var wire 32 # WriteDataM [31:0] $end
$var wire 1 & FPMemWriteM $end
$var wire 32 ' FWriteDataM [31:0] $end
$var wire 1 N RegWriteE $end
$var wire 1 O RegWriteM $end
$var wire 1 P RegWriteW $end
$var wire 2 Q ResultSrcE [1:0] $end
$var wire 2 R ResultSrcM [1:0] $end
$var wire 2 S ResultSrcW [1:0] $end
$var wire 1 T MemWriteE $end
$var wire 1 U JumpE $end
$var wire 1 V BranchE $end
$var wire 3 W ALUControlE [2:0] $end
$var wire 1 X ALUSrcE $end
$var wire 1 Y FPRegWriteE $end
$var wire 1 Z FPRegWriteM $end
$var wire 1 [ FPRegWriteW $end
$var wire 1 \ FPMemWriteE $end
$var wire 1 ] RegWriteIntW $end
$var wire 32 ^ PCPlus4F [31:0] $end
$var wire 32 _ PCNextF [31:0] $end
$var wire 32 ` PCD [31:0] $end
$var wire 32 a PCPlus4D [31:0] $end
$var wire 32 b RD1D [31:0] $end
$var wire 32 c RD2D [31:0] $end
$var wire 32 d ImmExtD [31:0] $end
$var wire 32 e FRD1D [31:0] $end
$var wire 32 f FRD2D [31:0] $end
$var wire 32 g RD1E [31:0] $end
$var wire 32 h RD2E [31:0] $end
$var wire 32 i PCE [31:0] $end
$var wire 32 j ImmExtE [31:0] $end
$var wire 32 k PCPlus4E [31:0] $end
$var wire 32 l SrcBE [31:0] $end
$var wire 32 m ALUResultE [31:0] $end
$var wire 32 n WriteDataE [31:0] $end
$var wire 32 o PCTargetE [31:0] $end
$var wire 5 p Rs1E [4:0] $end
$var wire 5 q Rs2E [4:0] $end
$var wire 5 r RdE [4:0] $end
$var wire 1 s isFPE $end
$var wire 3 t FALUControlE [2:0] $end
$var wire 4 u FPLatencyE [3:0] $end
$var wire 32 v FRD1E [31:0] $end
$var wire 32 w FRD2E [31:0] $end
$var wire 32 x FALUResultE [31:0] $end
$var wire 32 y FWriteDataE [31:0] $end
$var wire 32 z ALUResultE_muxed [31:0] $end
$var wire 32 { WriteDataE_muxed [31:0] $end
$var wire 32 | PCPlus4M [31:0] $end
$var wire 32 } FALUResultM [31:0] $end
$var wire 5 ~ RdM [4:0] $end
$var wire 32 !! ALUResultW [31:0] $end
$var wire 32 "! ReadDataW [31:0] $end
$var wire 32 #! PCPlus4W [31:0] $end
$var wire 32 $! ResultW [31:0] $end
$var wire 32 %! FALUResultW [31:0] $end
$var wire 32 &! FResultW [31:0] $end
$var wire 5 '! RdW [4:0] $end
$var wire 2 (! ForwardAE [1:0] $end
$var wire 2 )! ForwardBE [1:0] $end
$var wire 2 *! ForwardAFE [1:0] $end
$var wire 2 +! ForwardBFE [1:0] $end
$var wire 32 ,! SrcAE_forwarded [31:0] $end
$var wire 32 -! FRD1E_forwarded [31:0] $end
$var wire 32 .! FRD2E_forwarded [31:0] $end
$var wire 1 /! StallF $end
$var wire 1 0! StallD $end
$var wire 1 1! FlushD $end
$var wire 1 2! FlushE $end
$var wire 1 3! PCSrcE $end
$scope module pcreg $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 32 _ d [31:0] $end
$var wire 1 /! StallF $end
$var reg 32 4! q [31:0] $end
$upscope $end
$scope module pcadd4 $end
$var wire 32 / a [31:0] $end
$var wire 32 5! b [31:0] $end
$var wire 32 ^ y [31:0] $end
$upscope $end
$scope module pcmux $end
$var wire 32 ^ d0 [31:0] $end
$var wire 32 o d1 [31:0] $end
$var wire 1 3! s $end
$var wire 32 _ y [31:0] $end
$upscope $end
$scope module ifid $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 1 0! stallD $end
$var wire 1 1! flushD $end
$var wire 32 0 InstrF [31:0] $end
$var wire 32 / PCF [31:0] $end
$var wire 32 ^ PCPlus4F [31:0] $end
$var reg 32 6! InstrD [31:0] $end
$var reg 32 7! PCD [31:0] $end
$var reg 32 8! PCPlus4D [31:0] $end
$upscope $end
$scope module rf $end
$var wire 1 - clk $end
$var wire 1 ] we3 $end
$var wire 5 9! a1 [4:0] $end
$var wire 5 9! a2 [4:0] $end
$var wire 5 '! a3 [4:0] $end
$var wire 32 $! wd3 [31:0] $end
$var wire 32 b rd1 [31:0] $end
$var wire 32 c rd2 [31:0] $end
$var integer 32 :! i [31:0] $end
$upscope $end
$scope module frf $end
$var wire 1 - clk $end
$var wire 1 [ we3 $end
$var wire 5 9! a1 [4:0] $end
$var wire 5 9! a2 [4:0] $end
$var wire 5 '! a3 [4:0] $end
$var wire 32 &! wd3 [31:0] $end
$var wire 32 e rd1 [31:0] $end
$var wire 32 f rd2 [31:0] $end
$var integer 32 ;! i [31:0] $end
$upscope $end
$scope module ext $end
$var wire 25 <! instr [31:7] $end
$var wire 3 8 immsrc [2:0] $end
$var wire 32 d immext [31:0] $end
$var reg 32 =! immext_reg [31:0] $end
$upscope $end
$scope module idex $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 1 2! FlushE $end
$var wire 32 b RD1D [31:0] $end
$var wire 32 c RD2D [31:0] $end
$var wire 32 ` PCD [31:0] $end
$var wire 5 9! Rs1D [4:0] $end
$var wire 5 9! Rs2D [4:0] $end
$var wire 5 9! RdD [4:0] $end
$var wire 32 d ImmExtD [31:0] $end
$var wire 32 a PCPlus4D [31:0] $end
$var wire 1 4 RegWriteD $end
$var wire 1 5 MemWriteD $end
$var wire 1 6 JumpD $end
$var wire 1 7 BranchD $end
$var wire 1 3 ALUSrcD $end
$var wire 2 2 ResultSrcD [1:0] $end
$var wire 3 9 ALUControlD [2:0] $end
$var wire 1 = isFPD $end
$var wire 1 ? FPRegWriteD $end
$var wire 1 @ FPMemWriteD $end
$var wire 3 > FALUControlD [2:0] $end
$var wire 4 B FPLatencyD [3:0] $end
$var wire 32 e FRD1D [31:0] $end
$var wire 32 f FRD2D [31:0] $end
$var reg 32 >! RD1E [31:0] $end
$var reg 32 ?! RD2E [31:0] $end
$var reg 32 @! PCE [31:0] $end
$var reg 5 A! Rs1E [4:0] $end
$var reg 5 B! Rs2E [4:0] $end
$var reg 5 C! RdE [4:0] $end
$var reg 32 D! ImmExtE [31:0] $end
$var reg 32 E! PCPlus4E [31:0] $end
$var reg 1 F! RegWriteE $end
$var reg 1 G! MemWriteE $end
$var reg 1 H! JumpE $end
$var reg 1 I! BranchE $end
$var reg 1 J! ALUSrcE $end
$var reg 2 K! ResultSrcE [1:0] $end
$var reg 3 L! ALUControlE [2:0] $end
$var reg 1 M! isFPE $end
$var reg 1 N! FPRegWriteE $end
$var reg 1 O! FPMemWriteE $end
$var reg 3 P! FALUControlE [2:0] $end
$var reg 4 Q! FPLatencyE [3:0] $end
$var reg 32 R! FRD1E [31:0] $end
$var reg 32 S! FRD2E [31:0] $end
$upscope $end
$scope module hu $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 5 9! Rs1D [4:0] $end
$var wire 5 9! Rs2D [4:0] $end
$var wire 5 p Rs1E [4:0] $end
$var wire 5 q Rs2E [4:0] $end
$var wire 5 r RdE [4:0] $end
$var wire 2 Q ResultSrcE [1:0] $end
$var wire 1 3! PCSrcE $end
$var wire 1 Y FPRegWriteE $end
$var wire 1 N RegWriteE $end
$var wire 1 s isFPE $end
$var wire 4 u FPLatencyE [3:0] $end
$var wire 1 = isFPD $end
$var wire 4 B FPLatencyD [3:0] $end
$var wire 5 ~ RdM [4:0] $end
$var wire 1 O RegWriteM $end
$var wire 1 Z FPRegWriteM $end
$var wire 5 '! RdW [4:0] $end
$var wire 1 P RegWriteW $end
$var wire 1 [ FPRegWriteW $end
$var wire 2 (! ForwardAE [1:0] $end
$var wire 2 )! ForwardBE [1:0] $end
$var wire 2 *! ForwardAFE [1:0] $end
$var wire 2 +! ForwardBFE [1:0] $end
$var wire 1 /! StallF $end
$var wire 1 0! StallD $end
$var wire 1 1! FlushD $end
$var wire 1 2! FlushE $end
$var reg 4 T! latencyCounter [3:0] $end
$var reg 4 U! latencyCounter_next [3:0] $end
$upscope $end
$scope module forwardAmux $end
$var wire 32 g d0 [31:0] $end
$var wire 32 $! d1 [31:0] $end
$var wire 32 $ d2 [31:0] $end
$var wire 2 (! s [1:0] $end
$var wire 32 ,! y [31:0] $end
$upscope $end
$scope module forwardBmux $end
$var wire 32 h d0 [31:0] $end
$var wire 32 $! d1 [31:0] $end
$var wire 32 $ d2 [31:0] $end
$var wire 2 )! s [1:0] $end
$var wire 32 n y [31:0] $end
$upscope $end
$scope module srcbmux $end
$var wire 32 n d0 [31:0] $end
$var wire 32 j d1 [31:0] $end
$var wire 1 X s $end
$var wire 32 l y [31:0] $end
$upscope $end
$scope module alu $end
$var wire 32 ,! a [31:0] $end
$var wire 32 l b [31:0] $end
$var wire 3 W alucontrol [2:0] $end
$var wire 32 m result [31:0] $end
$var wire 1 : zero $end
$var wire 32 V! condinvb [31:0] $end
$var wire 32 W! sum [31:0] $end
$var wire 1 X! v $end
$var wire 1 Y! isAddSub $end
$var reg 32 Z! result_reg [31:0] $end
$upscope $end
$scope module forwardAFEmux $end
$var wire 32 v d0 [31:0] $end
$var wire 32 &! d1 [31:0] $end
$var wire 32 } d2 [31:0] $end
$var wire 2 *! s [1:0] $end
$var wire 32 -! y [31:0] $end
$upscope $end
$scope module forwardBFEmux $end
$var wire 32 w d0 [31:0] $end
$var wire 32 &! d1 [31:0] $end
$var wire 32 } d2 [31:0] $end
$var wire 2 +! s [1:0] $end
$var wire 32 .! y [31:0] $end
$upscope $end
$scope module fp_alu $end
$var wire 32 -! a [31:0] $end
$var wire 32 .! b [31:0] $end
$var wire 3 t FALUControl [2:0] $end
$var reg 32 [! y [31:0] $end
$var reg 5 \! ALUFlags [4:0] $end
$var wire 2 ]! op [1:0] $end
$var wire 1 ^! is_special $end
$var wire 32 _! special_result [31:0] $end
$var wire 1 `! special_invalid $end
$var wire 1 a! special_div_zero $end
$var wire 32 b! add_y [31:0] $end
$var wire 32 c! sub_y [31:0] $end
$var wire 32 d! mul_y [31:0] $end
$var wire 32 e! div_y [31:0] $end
$var wire 1 f! ov_add $end
$var wire 1 g! un_add $end
$var wire 1 h! ix_add $end
$var wire 1 i! ov_sub $end
$var wire 1 j! un_sub $end
$var wire 1 k! ix_sub $end
$var wire 1 l! ov_mul $end
$var wire 1 m! un_mul $end
$var wire 1 n! iv_mul $end
$var wire 1 o! ix_mul $end
$var wire 1 p! ov_div $end
$var wire 1 q! un_div $end
$var wire 1 r! iv_div $end
$var wire 1 s! ix_div $end
$var wire 8 t! sp_exp [7:0] $end
$var wire 23 u! sp_frac [22:0] $end
$var wire 1 v! special_is_inf $end
$var wire 1 w! special_is_denorm $end
$var reg 32 x! y_sel [31:0] $end
$var reg 1 y! ix_sel $end
$var reg 1 z! iv_sel $end
$var reg 32 {! y_pre [31:0] $end
$var reg 1 |! ov_raw $end
$var reg 1 }! un_raw $end
$var reg 1 ~! sign_res $end
$var reg 8 !" r_exp [7:0] $end
$var reg 8 "" a_exp [7:0] $end
$var reg 8 #" b_exp [7:0] $end
$var reg 23 $" r_frac [22:0] $end
$var reg 23 %" a_frac [22:0] $end
$var reg 23 &" b_frac [22:0] $end
$var reg 1 '" r_is_inf $end
$var reg 1 (" r_is_zero $end
$var reg 1 )" r_is_sub $end
$var reg 1 *" a_is_zero $end
$var reg 1 +" b_is_zero $end
$var reg 1 ," ovf $end
$var reg 1 -" unf $end
$var reg 1 ." inx $end
$var wire 1 /" is_pos_inf_a $end
$var wire 1 0" is_neg_inf_a $end
$var wire 1 1" is_pos_inf_b $end
$var wire 1 2" is_neg_inf_b $end
$var wire 1 3" any_pos_inf $end
$var wire 1 4" any_neg_inf $end
$var wire 1 5" is_inv_a $end
$var wire 1 6" is_inv_b $end
$var wire 1 7" both_inf $end
$scope module special_handler $end
$var wire 32 -! a [31:0] $end
$var wire 32 .! b [31:0] $end
$var wire 2 ]! op [1:0] $end
$var wire 1 ^! is_special_case $end
$var wire 32 _! special_result [31:0] $end
$var wire 1 `! invalid_op $end
$var wire 1 a! div_by_zero $end
$var wire 1 8" a_zero $end
$var wire 1 9" a_denorm $end
$var wire 1 :" a_normal $end
$var wire 1 ;" a_inf $end
$var wire 1 <" a_nan $end
$var wire 1 =" a_sign $end
$var wire 1 >" b_zero $end
$var wire 1 ?" b_denorm $end
$var wire 1 @" b_normal $end
$var wire 1 A" b_inf $end
$var wire 1 B" b_nan $end
$var wire 1 C" b_sign $end
$var wire 32 D" pos_zero [31:0] $end
$var wire 32 E" neg_zero [31:0] $end
$var wire 32 F" pos_inf [31:0] $end
$var wire 32 G" neg_inf [31:0] $end
$var wire 32 H" qnan [31:0] $end
$var wire 32 I" snan [31:0] $end
$var wire 32 J" signed_inf_a [31:0] $end
$var wire 32 K" signed_zero_a [31:0] $end
$var wire 1 L" result_sign $end
$var reg 1 M" is_special $end
$var reg 32 N" result [31:0] $end
$var reg 1 O" invalid $end
$var reg 1 P" div_zero $end
$scope module class_a $end
$var wire 32 -! val [31:0] $end
$var wire 1 8" is_zero $end
$var wire 1 9" is_denorm $end
$var wire 1 :" is_normal $end
$var wire 1 ;" is_inf $end
$var wire 1 <" is_nan $end
$var wire 1 =" sign $end
$var wire 8 Q" exp [7:0] $end
$var wire 23 R" man [22:0] $end
$upscope $end
$scope module class_b $end
$var wire 32 .! val [31:0] $end
$var wire 1 >" is_zero $end
$var wire 1 ?" is_denorm $end
$var wire 1 @" is_normal $end
$var wire 1 A" is_inf $end
$var wire 1 B" is_nan $end
$var wire 1 C" sign $end
$var wire 8 S" exp [7:0] $end
$var wire 23 T" man [22:0] $end
$upscope $end
$scope module special $end
$var wire 1 =" sign_in $end
$var wire 32 D" pos_zero [31:0] $end
$var wire 32 E" neg_zero [31:0] $end
$var wire 32 F" pos_inf [31:0] $end
$var wire 32 G" neg_inf [31:0] $end
$var wire 32 H" qnan [31:0] $end
$var wire 32 I" snan [31:0] $end
$var wire 32 J" signed_inf [31:0] $end
$var wire 32 K" signed_zero [31:0] $end
$var wire 1 U" is_half $end
$upscope $end
$upscope $end
$scope module U_ADD $end
$var wire 32 -! S [31:0] $end
$var wire 32 .! R [31:0] $end
$var wire 32 b! F [31:0] $end
$var wire 1 f! overflow $end
$var wire 1 g! underflow $end
$var wire 1 h! inexact $end
$var wire 23 V" m1_init [22:0] $end
$var wire 23 W" m2_init [22:0] $end
$var wire 8 X" e1 [7:0] $end
$var wire 8 Y" e2 [7:0] $end
$var wire 8 Z" diff_exp1 [7:0] $end
$var wire 8 [" diff_exp2 [7:0] $end
$var wire 1 \" s1 $end
$var wire 1 ]" s2 $end
$var wire 1 ^" boolean1 $end
$var wire 1 _" is_same_exp $end
$var wire 24 `" m1_shift [23:0] $end
$var wire 24 a" m2_shift [23:0] $end
$var wire 1 b" g1_shift $end
$var wire 1 c" g2_shift $end
$var wire 1 d" sticky_m1 $end
$var wire 1 e" sticky_m2 $end
$var wire 1 f" inexact_m1 $end
$var wire 1 g" inexact_m2 $end
$var wire 24 h" m1_11 [23:0] $end
$var wire 24 i" m2_11 [23:0] $end
$var wire 1 j" g1 $end
$var wire 1 k" g2 $end
$var wire 1 l" sticky_for_round $end
$var wire 1 m" lost_align $end
$var wire 23 n" m1_10 [22:0] $end
$var wire 23 o" m2_10 [22:0] $end
$var wire 8 p" exp_aux [7:0] $end
$var wire 1 q" boolean2 $end
$var wire 1 r" sign $end
$var wire 1 s" is_zero_result $end
$var wire 23 t" op_sum_sub [22:0] $end
$var wire 23 u" op_sum_add [22:0] $end
$var wire 8 v" exp_sum_sub [7:0] $end
$var wire 8 w" exp_sum_add [7:0] $end
$var wire 23 x" op_sum [22:0] $end
$var wire 8 y" final_exp [7:0] $end
$scope module subsito1 $end
$var wire 8 X" S [7:0] $end
$var wire 8 Y" R [7:0] $end
$var wire 8 Z" F [7:0] $end
$var wire 9 z" Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 {" Si $end
$var wire 1 |" Ri $end
$var wire 1 }" Din $end
$var wire 1 }" Debe $end
$var wire 1 ~" Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 !# Si $end
$var wire 1 "# Ri $end
$var wire 1 ## Din $end
$var wire 1 $# Debe $end
$var wire 1 %# Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 &# Si $end
$var wire 1 '# Ri $end
$var wire 1 $# Din $end
$var wire 1 (# Debe $end
$var wire 1 )# Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 *# Si $end
$var wire 1 +# Ri $end
$var wire 1 (# Din $end
$var wire 1 ,# Debe $end
$var wire 1 -# Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 .# Si $end
$var wire 1 /# Ri $end
$var wire 1 ,# Din $end
$var wire 1 0# Debe $end
$var wire 1 1# Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 2# Si $end
$var wire 1 3# Ri $end
$var wire 1 0# Din $end
$var wire 1 4# Debe $end
$var wire 1 5# Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 6# Si $end
$var wire 1 7# Ri $end
$var wire 1 4# Din $end
$var wire 1 8# Debe $end
$var wire 1 9# Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 :# Si $end
$var wire 1 ;# Ri $end
$var wire 1 8# Din $end
$var wire 1 <# Debe $end
$var wire 1 =# Dout $end
$upscope $end
$upscope $end
$scope module subsito2 $end
$var wire 8 Y" S [7:0] $end
$var wire 8 X" R [7:0] $end
$var wire 8 [" F [7:0] $end
$var wire 9 ># Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 |" Si $end
$var wire 1 {" Ri $end
$var wire 1 ?# Din $end
$var wire 1 @# Debe $end
$var wire 1 A# Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 "# Si $end
$var wire 1 !# Ri $end
$var wire 1 @# Din $end
$var wire 1 B# Debe $end
$var wire 1 C# Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 '# Si $end
$var wire 1 &# Ri $end
$var wire 1 B# Din $end
$var wire 1 D# Debe $end
$var wire 1 E# Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 +# Si $end
$var wire 1 *# Ri $end
$var wire 1 D# Din $end
$var wire 1 F# Debe $end
$var wire 1 G# Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 /# Si $end
$var wire 1 .# Ri $end
$var wire 1 F# Din $end
$var wire 1 H# Debe $end
$var wire 1 I# Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 3# Si $end
$var wire 1 2# Ri $end
$var wire 1 H# Din $end
$var wire 1 J# Debe $end
$var wire 1 K# Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 7# Si $end
$var wire 1 6# Ri $end
$var wire 1 J# Din $end
$var wire 1 L# Debe $end
$var wire 1 M# Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 ;# Si $end
$var wire 1 :# Ri $end
$var wire 1 L# Din $end
$var wire 1 N# Debe $end
$var wire 1 O# Dout $end
$upscope $end
$upscope $end
$scope module mshift1 $end
$var wire 23 V" mantisa [22:0] $end
$var wire 8 [" shifts [7:0] $end
$var wire 24 `" F [23:0] $end
$var wire 1 b" guard_bit $end
$var wire 1 d" sticky_bits $end
$var wire 1 f" inexact_flag $end
$var wire 34 P# full_value [33:0] $end
$var wire 34 Q# shifted [33:0] $end
$upscope $end
$scope module mshift2 $end
$var wire 23 W" mantisa [22:0] $end
$var wire 8 Z" shifts [7:0] $end
$var wire 24 a" F [23:0] $end
$var wire 1 c" guard_bit $end
$var wire 1 e" sticky_bits $end
$var wire 1 g" inexact_flag $end
$var wire 34 R# full_value [33:0] $end
$var wire 34 S# shifted [33:0] $end
$upscope $end
$scope module sm $end
$var wire 24 h" S [23:0] $end
$var wire 24 i" R [23:0] $end
$var wire 8 p" ExpIn [7:0] $end
$var wire 8 w" ExpOut [7:0] $end
$var wire 23 u" F [22:0] $end
$var wire 1 j" guard_S $end
$var wire 1 k" guard_R $end
$var wire 1 l" sticky_for_round $end
$var wire 26 T# C [25:0] $end
$var wire 25 U# sum_bits [24:0] $end
$var wire 25 V# A [24:0] $end
$var wire 25 W# B [24:0] $end
$var wire 1 X# carry $end
$var wire 31 Y# ms_for_round [30:0] $end
$var wire 8 Z# exp_for_round [7:0] $end
$var wire 23 [# frac_rounded [22:0] $end
$var wire 8 \# exp_rounded [7:0] $end
$scope module genblk1[0].add_i $end
$var wire 1 ]# Si $end
$var wire 1 ^# Ri $end
$var wire 1 _# Din $end
$var wire 1 _# Debe $end
$var wire 1 `# Dout $end
$upscope $end
$scope module genblk1[1].add_i $end
$var wire 1 a# Si $end
$var wire 1 b# Ri $end
$var wire 1 c# Din $end
$var wire 1 d# Debe $end
$var wire 1 e# Dout $end
$upscope $end
$scope module genblk1[2].add_i $end
$var wire 1 f# Si $end
$var wire 1 g# Ri $end
$var wire 1 d# Din $end
$var wire 1 h# Debe $end
$var wire 1 i# Dout $end
$upscope $end
$scope module genblk1[3].add_i $end
$var wire 1 j# Si $end
$var wire 1 k# Ri $end
$var wire 1 h# Din $end
$var wire 1 l# Debe $end
$var wire 1 m# Dout $end
$upscope $end
$scope module genblk1[4].add_i $end
$var wire 1 n# Si $end
$var wire 1 o# Ri $end
$var wire 1 l# Din $end
$var wire 1 p# Debe $end
$var wire 1 q# Dout $end
$upscope $end
$scope module genblk1[5].add_i $end
$var wire 1 r# Si $end
$var wire 1 s# Ri $end
$var wire 1 p# Din $end
$var wire 1 t# Debe $end
$var wire 1 u# Dout $end
$upscope $end
$scope module genblk1[6].add_i $end
$var wire 1 v# Si $end
$var wire 1 w# Ri $end
$var wire 1 t# Din $end
$var wire 1 x# Debe $end
$var wire 1 y# Dout $end
$upscope $end
$scope module genblk1[7].add_i $end
$var wire 1 z# Si $end
$var wire 1 {# Ri $end
$var wire 1 x# Din $end
$var wire 1 |# Debe $end
$var wire 1 }# Dout $end
$upscope $end
$scope module genblk1[8].add_i $end
$var wire 1 ~# Si $end
$var wire 1 !$ Ri $end
$var wire 1 |# Din $end
$var wire 1 "$ Debe $end
$var wire 1 #$ Dout $end
$upscope $end
$scope module genblk1[9].add_i $end
$var wire 1 $$ Si $end
$var wire 1 %$ Ri $end
$var wire 1 "$ Din $end
$var wire 1 &$ Debe $end
$var wire 1 '$ Dout $end
$upscope $end
$scope module genblk1[10].add_i $end
$var wire 1 ($ Si $end
$var wire 1 )$ Ri $end
$var wire 1 &$ Din $end
$var wire 1 *$ Debe $end
$var wire 1 +$ Dout $end
$upscope $end
$scope module genblk1[11].add_i $end
$var wire 1 ,$ Si $end
$var wire 1 -$ Ri $end
$var wire 1 *$ Din $end
$var wire 1 .$ Debe $end
$var wire 1 /$ Dout $end
$upscope $end
$scope module genblk1[12].add_i $end
$var wire 1 0$ Si $end
$var wire 1 1$ Ri $end
$var wire 1 .$ Din $end
$var wire 1 2$ Debe $end
$var wire 1 3$ Dout $end
$upscope $end
$scope module genblk1[13].add_i $end
$var wire 1 4$ Si $end
$var wire 1 5$ Ri $end
$var wire 1 2$ Din $end
$var wire 1 6$ Debe $end
$var wire 1 7$ Dout $end
$upscope $end
$scope module genblk1[14].add_i $end
$var wire 1 8$ Si $end
$var wire 1 9$ Ri $end
$var wire 1 6$ Din $end
$var wire 1 :$ Debe $end
$var wire 1 ;$ Dout $end
$upscope $end
$scope module genblk1[15].add_i $end
$var wire 1 <$ Si $end
$var wire 1 =$ Ri $end
$var wire 1 :$ Din $end
$var wire 1 >$ Debe $end
$var wire 1 ?$ Dout $end
$upscope $end
$scope module genblk1[16].add_i $end
$var wire 1 @$ Si $end
$var wire 1 A$ Ri $end
$var wire 1 >$ Din $end
$var wire 1 B$ Debe $end
$var wire 1 C$ Dout $end
$upscope $end
$scope module genblk1[17].add_i $end
$var wire 1 D$ Si $end
$var wire 1 E$ Ri $end
$var wire 1 B$ Din $end
$var wire 1 F$ Debe $end
$var wire 1 G$ Dout $end
$upscope $end
$scope module genblk1[18].add_i $end
$var wire 1 H$ Si $end
$var wire 1 I$ Ri $end
$var wire 1 F$ Din $end
$var wire 1 J$ Debe $end
$var wire 1 K$ Dout $end
$upscope $end
$scope module genblk1[19].add_i $end
$var wire 1 L$ Si $end
$var wire 1 M$ Ri $end
$var wire 1 J$ Din $end
$var wire 1 N$ Debe $end
$var wire 1 O$ Dout $end
$upscope $end
$scope module genblk1[20].add_i $end
$var wire 1 P$ Si $end
$var wire 1 Q$ Ri $end
$var wire 1 N$ Din $end
$var wire 1 R$ Debe $end
$var wire 1 S$ Dout $end
$upscope $end
$scope module genblk1[21].add_i $end
$var wire 1 T$ Si $end
$var wire 1 U$ Ri $end
$var wire 1 R$ Din $end
$var wire 1 V$ Debe $end
$var wire 1 W$ Dout $end
$upscope $end
$scope module genblk1[22].add_i $end
$var wire 1 X$ Si $end
$var wire 1 Y$ Ri $end
$var wire 1 V$ Din $end
$var wire 1 Z$ Debe $end
$var wire 1 [$ Dout $end
$upscope $end
$scope module genblk1[23].add_i $end
$var wire 1 \$ Si $end
$var wire 1 ]$ Ri $end
$var wire 1 Z$ Din $end
$var wire 1 ^$ Debe $end
$var wire 1 _$ Dout $end
$upscope $end
$scope module genblk1[24].add_i $end
$var wire 1 `$ Si $end
$var wire 1 a$ Ri $end
$var wire 1 ^$ Din $end
$var wire 1 b$ Debe $end
$var wire 1 c$ Dout $end
$upscope $end
$scope module rne_sum $end
$var wire 28 d$ ms [27:0] $end
$var wire 8 Z# exp [7:0] $end
$var wire 23 [# ms_round [22:0] $end
$var wire 8 \# exp_round [7:0] $end
$var wire 1 e$ guard $end
$var wire 1 f$ boolean $end
$var wire 1 g$ is_even $end
$var wire 24 h$ temp [23:0] $end
$upscope $end
$upscope $end
$scope module rm $end
$var wire 1 _" is_same_exp $end
$var wire 23 n" S [22:0] $end
$var wire 23 o" R [22:0] $end
$var wire 8 p" ExpIn [7:0] $end
$var wire 1 ^" is_mayus_exp $end
$var wire 8 v" ExpOut [7:0] $end
$var wire 23 t" F [22:0] $end
$var wire 24 i$ Debe [23:0] $end
$var wire 24 j$ Debe_e [23:0] $end
$var wire 23 k$ F_aux [22:0] $end
$var wire 23 l$ F_aux_e [22:0] $end
$var wire 23 m$ F_to_use [22:0] $end
$var wire 8 n$ idx [7:0] $end
$var wire 8 o$ idx_e [7:0] $end
$var wire 8 p$ ExpAux [7:0] $end
$var wire 8 q$ idx_to_use [7:0] $end
$var wire 1 r$ cond_idx $end
$var wire 1 s$ cond_F_shift $end
$var wire 8 t$ ExpOutTemp [7:0] $end
$var wire 23 u$ FTemp [22:0] $end
$var wire 23 v$ lost_bits [22:0] $end
$var wire 28 w$ FToRound [27:0] $end
$var wire 23 x$ FFinal [22:0] $end
$var wire 8 y$ ExpFinal [7:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 z$ Si $end
$var wire 1 {$ Ri $end
$var wire 1 |$ Din $end
$var wire 1 }$ Debe $end
$var wire 1 ~$ Dout $end
$upscope $end
$scope module genblk1[0].sub_i_extremo $end
$var wire 1 {$ Si $end
$var wire 1 z$ Ri $end
$var wire 1 !% Din $end
$var wire 1 "% Debe $end
$var wire 1 #% Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 $% Si $end
$var wire 1 %% Ri $end
$var wire 1 }$ Din $end
$var wire 1 &% Debe $end
$var wire 1 '% Dout $end
$upscope $end
$scope module genblk1[1].sub_i_extremo $end
$var wire 1 %% Si $end
$var wire 1 $% Ri $end
$var wire 1 "% Din $end
$var wire 1 (% Debe $end
$var wire 1 )% Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 *% Si $end
$var wire 1 +% Ri $end
$var wire 1 &% Din $end
$var wire 1 ,% Debe $end
$var wire 1 -% Dout $end
$upscope $end
$scope module genblk1[2].sub_i_extremo $end
$var wire 1 +% Si $end
$var wire 1 *% Ri $end
$var wire 1 (% Din $end
$var wire 1 .% Debe $end
$var wire 1 /% Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 0% Si $end
$var wire 1 1% Ri $end
$var wire 1 ,% Din $end
$var wire 1 2% Debe $end
$var wire 1 3% Dout $end
$upscope $end
$scope module genblk1[3].sub_i_extremo $end
$var wire 1 1% Si $end
$var wire 1 0% Ri $end
$var wire 1 .% Din $end
$var wire 1 4% Debe $end
$var wire 1 5% Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 6% Si $end
$var wire 1 7% Ri $end
$var wire 1 2% Din $end
$var wire 1 8% Debe $end
$var wire 1 9% Dout $end
$upscope $end
$scope module genblk1[4].sub_i_extremo $end
$var wire 1 7% Si $end
$var wire 1 6% Ri $end
$var wire 1 4% Din $end
$var wire 1 :% Debe $end
$var wire 1 ;% Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 <% Si $end
$var wire 1 =% Ri $end
$var wire 1 8% Din $end
$var wire 1 >% Debe $end
$var wire 1 ?% Dout $end
$upscope $end
$scope module genblk1[5].sub_i_extremo $end
$var wire 1 =% Si $end
$var wire 1 <% Ri $end
$var wire 1 :% Din $end
$var wire 1 @% Debe $end
$var wire 1 A% Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 B% Si $end
$var wire 1 C% Ri $end
$var wire 1 >% Din $end
$var wire 1 D% Debe $end
$var wire 1 E% Dout $end
$upscope $end
$scope module genblk1[6].sub_i_extremo $end
$var wire 1 C% Si $end
$var wire 1 B% Ri $end
$var wire 1 @% Din $end
$var wire 1 F% Debe $end
$var wire 1 G% Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 H% Si $end
$var wire 1 I% Ri $end
$var wire 1 D% Din $end
$var wire 1 J% Debe $end
$var wire 1 K% Dout $end
$upscope $end
$scope module genblk1[7].sub_i_extremo $end
$var wire 1 I% Si $end
$var wire 1 H% Ri $end
$var wire 1 F% Din $end
$var wire 1 L% Debe $end
$var wire 1 M% Dout $end
$upscope $end
$scope module genblk1[8].sub_i $end
$var wire 1 N% Si $end
$var wire 1 O% Ri $end
$var wire 1 J% Din $end
$var wire 1 P% Debe $end
$var wire 1 Q% Dout $end
$upscope $end
$scope module genblk1[8].sub_i_extremo $end
$var wire 1 O% Si $end
$var wire 1 N% Ri $end
$var wire 1 L% Din $end
$var wire 1 R% Debe $end
$var wire 1 S% Dout $end
$upscope $end
$scope module genblk1[9].sub_i $end
$var wire 1 T% Si $end
$var wire 1 U% Ri $end
$var wire 1 P% Din $end
$var wire 1 V% Debe $end
$var wire 1 W% Dout $end
$upscope $end
$scope module genblk1[9].sub_i_extremo $end
$var wire 1 U% Si $end
$var wire 1 T% Ri $end
$var wire 1 R% Din $end
$var wire 1 X% Debe $end
$var wire 1 Y% Dout $end
$upscope $end
$scope module genblk1[10].sub_i $end
$var wire 1 Z% Si $end
$var wire 1 [% Ri $end
$var wire 1 V% Din $end
$var wire 1 \% Debe $end
$var wire 1 ]% Dout $end
$upscope $end
$scope module genblk1[10].sub_i_extremo $end
$var wire 1 [% Si $end
$var wire 1 Z% Ri $end
$var wire 1 X% Din $end
$var wire 1 ^% Debe $end
$var wire 1 _% Dout $end
$upscope $end
$scope module genblk1[11].sub_i $end
$var wire 1 `% Si $end
$var wire 1 a% Ri $end
$var wire 1 \% Din $end
$var wire 1 b% Debe $end
$var wire 1 c% Dout $end
$upscope $end
$scope module genblk1[11].sub_i_extremo $end
$var wire 1 a% Si $end
$var wire 1 `% Ri $end
$var wire 1 ^% Din $end
$var wire 1 d% Debe $end
$var wire 1 e% Dout $end
$upscope $end
$scope module genblk1[12].sub_i $end
$var wire 1 f% Si $end
$var wire 1 g% Ri $end
$var wire 1 b% Din $end
$var wire 1 h% Debe $end
$var wire 1 i% Dout $end
$upscope $end
$scope module genblk1[12].sub_i_extremo $end
$var wire 1 g% Si $end
$var wire 1 f% Ri $end
$var wire 1 d% Din $end
$var wire 1 j% Debe $end
$var wire 1 k% Dout $end
$upscope $end
$scope module genblk1[13].sub_i $end
$var wire 1 l% Si $end
$var wire 1 m% Ri $end
$var wire 1 h% Din $end
$var wire 1 n% Debe $end
$var wire 1 o% Dout $end
$upscope $end
$scope module genblk1[13].sub_i_extremo $end
$var wire 1 m% Si $end
$var wire 1 l% Ri $end
$var wire 1 j% Din $end
$var wire 1 p% Debe $end
$var wire 1 q% Dout $end
$upscope $end
$scope module genblk1[14].sub_i $end
$var wire 1 r% Si $end
$var wire 1 s% Ri $end
$var wire 1 n% Din $end
$var wire 1 t% Debe $end
$var wire 1 u% Dout $end
$upscope $end
$scope module genblk1[14].sub_i_extremo $end
$var wire 1 s% Si $end
$var wire 1 r% Ri $end
$var wire 1 p% Din $end
$var wire 1 v% Debe $end
$var wire 1 w% Dout $end
$upscope $end
$scope module genblk1[15].sub_i $end
$var wire 1 x% Si $end
$var wire 1 y% Ri $end
$var wire 1 t% Din $end
$var wire 1 z% Debe $end
$var wire 1 {% Dout $end
$upscope $end
$scope module genblk1[15].sub_i_extremo $end
$var wire 1 y% Si $end
$var wire 1 x% Ri $end
$var wire 1 v% Din $end
$var wire 1 |% Debe $end
$var wire 1 }% Dout $end
$upscope $end
$scope module genblk1[16].sub_i $end
$var wire 1 ~% Si $end
$var wire 1 !& Ri $end
$var wire 1 z% Din $end
$var wire 1 "& Debe $end
$var wire 1 #& Dout $end
$upscope $end
$scope module genblk1[16].sub_i_extremo $end
$var wire 1 !& Si $end
$var wire 1 ~% Ri $end
$var wire 1 |% Din $end
$var wire 1 $& Debe $end
$var wire 1 %& Dout $end
$upscope $end
$scope module genblk1[17].sub_i $end
$var wire 1 && Si $end
$var wire 1 '& Ri $end
$var wire 1 "& Din $end
$var wire 1 (& Debe $end
$var wire 1 )& Dout $end
$upscope $end
$scope module genblk1[17].sub_i_extremo $end
$var wire 1 '& Si $end
$var wire 1 && Ri $end
$var wire 1 $& Din $end
$var wire 1 *& Debe $end
$var wire 1 +& Dout $end
$upscope $end
$scope module genblk1[18].sub_i $end
$var wire 1 ,& Si $end
$var wire 1 -& Ri $end
$var wire 1 (& Din $end
$var wire 1 .& Debe $end
$var wire 1 /& Dout $end
$upscope $end
$scope module genblk1[18].sub_i_extremo $end
$var wire 1 -& Si $end
$var wire 1 ,& Ri $end
$var wire 1 *& Din $end
$var wire 1 0& Debe $end
$var wire 1 1& Dout $end
$upscope $end
$scope module genblk1[19].sub_i $end
$var wire 1 2& Si $end
$var wire 1 3& Ri $end
$var wire 1 .& Din $end
$var wire 1 4& Debe $end
$var wire 1 5& Dout $end
$upscope $end
$scope module genblk1[19].sub_i_extremo $end
$var wire 1 3& Si $end
$var wire 1 2& Ri $end
$var wire 1 0& Din $end
$var wire 1 6& Debe $end
$var wire 1 7& Dout $end
$upscope $end
$scope module genblk1[20].sub_i $end
$var wire 1 8& Si $end
$var wire 1 9& Ri $end
$var wire 1 4& Din $end
$var wire 1 :& Debe $end
$var wire 1 ;& Dout $end
$upscope $end
$scope module genblk1[20].sub_i_extremo $end
$var wire 1 9& Si $end
$var wire 1 8& Ri $end
$var wire 1 6& Din $end
$var wire 1 <& Debe $end
$var wire 1 =& Dout $end
$upscope $end
$scope module genblk1[21].sub_i $end
$var wire 1 >& Si $end
$var wire 1 ?& Ri $end
$var wire 1 :& Din $end
$var wire 1 @& Debe $end
$var wire 1 A& Dout $end
$upscope $end
$scope module genblk1[21].sub_i_extremo $end
$var wire 1 ?& Si $end
$var wire 1 >& Ri $end
$var wire 1 <& Din $end
$var wire 1 B& Debe $end
$var wire 1 C& Dout $end
$upscope $end
$scope module genblk1[22].sub_i $end
$var wire 1 D& Si $end
$var wire 1 E& Ri $end
$var wire 1 @& Din $end
$var wire 1 F& Debe $end
$var wire 1 G& Dout $end
$upscope $end
$scope module genblk1[22].sub_i_extremo $end
$var wire 1 E& Si $end
$var wire 1 D& Ri $end
$var wire 1 B& Din $end
$var wire 1 H& Debe $end
$var wire 1 I& Dout $end
$upscope $end
$scope module sub_exp $end
$var wire 8 p" S [7:0] $end
$var wire 8 q$ R [7:0] $end
$var wire 8 p$ F [7:0] $end
$var wire 9 J& Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 K& Si $end
$var wire 1 L& Ri $end
$var wire 1 M& Din $end
$var wire 1 N& Debe $end
$var wire 1 O& Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 P& Si $end
$var wire 1 Q& Ri $end
$var wire 1 N& Din $end
$var wire 1 R& Debe $end
$var wire 1 S& Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 T& Si $end
$var wire 1 U& Ri $end
$var wire 1 R& Din $end
$var wire 1 V& Debe $end
$var wire 1 W& Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 X& Si $end
$var wire 1 Y& Ri $end
$var wire 1 V& Din $end
$var wire 1 Z& Debe $end
$var wire 1 [& Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 \& Si $end
$var wire 1 ]& Ri $end
$var wire 1 Z& Din $end
$var wire 1 ^& Debe $end
$var wire 1 _& Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 `& Si $end
$var wire 1 a& Ri $end
$var wire 1 ^& Din $end
$var wire 1 b& Debe $end
$var wire 1 c& Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 d& Si $end
$var wire 1 e& Ri $end
$var wire 1 b& Din $end
$var wire 1 f& Debe $end
$var wire 1 g& Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 h& Si $end
$var wire 1 i& Ri $end
$var wire 1 f& Din $end
$var wire 1 j& Debe $end
$var wire 1 k& Dout $end
$upscope $end
$upscope $end
$scope module rounder $end
$var wire 28 w$ ms [27:0] $end
$var wire 8 t$ exp [7:0] $end
$var wire 23 x$ ms_round [22:0] $end
$var wire 8 y$ exp_round [7:0] $end
$var wire 1 l& guard $end
$var wire 1 m& boolean $end
$var wire 1 n& is_even $end
$var wire 24 o& temp [23:0] $end
$upscope $end
$scope function first_one_9bits $end
$var reg 8 p& first_one_9bits [7:0] $end
$var reg 23 q& val [22:0] $end
$var integer 32 r& idx [31:0] $end
$var reg 1 s& found $end
$upscope $end
$upscope $end
$upscope $end
$scope module U_SUB $end
$var wire 32 -! S [31:0] $end
$var wire 32 t& R [31:0] $end
$var wire 32 c! F [31:0] $end
$var wire 1 i! overflow $end
$var wire 1 j! underflow $end
$var wire 1 k! inexact $end
$var wire 23 u& m1_init [22:0] $end
$var wire 23 v& m2_init [22:0] $end
$var wire 8 w& e1 [7:0] $end
$var wire 8 x& e2 [7:0] $end
$var wire 8 y& diff_exp1 [7:0] $end
$var wire 8 z& diff_exp2 [7:0] $end
$var wire 1 {& s1 $end
$var wire 1 |& s2 $end
$var wire 1 }& boolean1 $end
$var wire 1 ~& is_same_exp $end
$var wire 24 !' m1_shift [23:0] $end
$var wire 24 "' m2_shift [23:0] $end
$var wire 1 #' g1_shift $end
$var wire 1 $' g2_shift $end
$var wire 1 %' sticky_m1 $end
$var wire 1 &' sticky_m2 $end
$var wire 1 '' inexact_m1 $end
$var wire 1 (' inexact_m2 $end
$var wire 24 )' m1_11 [23:0] $end
$var wire 24 *' m2_11 [23:0] $end
$var wire 1 +' g1 $end
$var wire 1 ,' g2 $end
$var wire 1 -' sticky_for_round $end
$var wire 1 .' lost_align $end
$var wire 23 /' m1_10 [22:0] $end
$var wire 23 0' m2_10 [22:0] $end
$var wire 8 1' exp_aux [7:0] $end
$var wire 1 2' boolean2 $end
$var wire 1 3' sign $end
$var wire 1 4' is_zero_result $end
$var wire 23 5' op_sum_sub [22:0] $end
$var wire 23 6' op_sum_add [22:0] $end
$var wire 8 7' exp_sum_sub [7:0] $end
$var wire 8 8' exp_sum_add [7:0] $end
$var wire 23 9' op_sum [22:0] $end
$var wire 8 :' final_exp [7:0] $end
$scope module subsito1 $end
$var wire 8 w& S [7:0] $end
$var wire 8 x& R [7:0] $end
$var wire 8 y& F [7:0] $end
$var wire 9 ;' Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 <' Si $end
$var wire 1 =' Ri $end
$var wire 1 >' Din $end
$var wire 1 ?' Debe $end
$var wire 1 @' Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 A' Si $end
$var wire 1 B' Ri $end
$var wire 1 ?' Din $end
$var wire 1 C' Debe $end
$var wire 1 D' Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 E' Si $end
$var wire 1 F' Ri $end
$var wire 1 C' Din $end
$var wire 1 G' Debe $end
$var wire 1 H' Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 I' Si $end
$var wire 1 J' Ri $end
$var wire 1 G' Din $end
$var wire 1 K' Debe $end
$var wire 1 L' Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 M' Si $end
$var wire 1 N' Ri $end
$var wire 1 K' Din $end
$var wire 1 O' Debe $end
$var wire 1 P' Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 Q' Si $end
$var wire 1 R' Ri $end
$var wire 1 O' Din $end
$var wire 1 S' Debe $end
$var wire 1 T' Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 U' Si $end
$var wire 1 V' Ri $end
$var wire 1 S' Din $end
$var wire 1 W' Debe $end
$var wire 1 X' Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 Y' Si $end
$var wire 1 Z' Ri $end
$var wire 1 W' Din $end
$var wire 1 [' Debe $end
$var wire 1 \' Dout $end
$upscope $end
$upscope $end
$scope module subsito2 $end
$var wire 8 x& S [7:0] $end
$var wire 8 w& R [7:0] $end
$var wire 8 z& F [7:0] $end
$var wire 9 ]' Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 =' Si $end
$var wire 1 <' Ri $end
$var wire 1 ^' Din $end
$var wire 1 _' Debe $end
$var wire 1 `' Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 B' Si $end
$var wire 1 A' Ri $end
$var wire 1 _' Din $end
$var wire 1 a' Debe $end
$var wire 1 b' Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 F' Si $end
$var wire 1 E' Ri $end
$var wire 1 a' Din $end
$var wire 1 c' Debe $end
$var wire 1 d' Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 J' Si $end
$var wire 1 I' Ri $end
$var wire 1 c' Din $end
$var wire 1 e' Debe $end
$var wire 1 f' Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 N' Si $end
$var wire 1 M' Ri $end
$var wire 1 e' Din $end
$var wire 1 g' Debe $end
$var wire 1 h' Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 R' Si $end
$var wire 1 Q' Ri $end
$var wire 1 g' Din $end
$var wire 1 i' Debe $end
$var wire 1 j' Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 V' Si $end
$var wire 1 U' Ri $end
$var wire 1 i' Din $end
$var wire 1 k' Debe $end
$var wire 1 l' Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 Z' Si $end
$var wire 1 Y' Ri $end
$var wire 1 k' Din $end
$var wire 1 m' Debe $end
$var wire 1 n' Dout $end
$upscope $end
$upscope $end
$scope module mshift1 $end
$var wire 23 u& mantisa [22:0] $end
$var wire 8 z& shifts [7:0] $end
$var wire 24 !' F [23:0] $end
$var wire 1 #' guard_bit $end
$var wire 1 %' sticky_bits $end
$var wire 1 '' inexact_flag $end
$var wire 34 o' full_value [33:0] $end
$var wire 34 p' shifted [33:0] $end
$upscope $end
$scope module mshift2 $end
$var wire 23 v& mantisa [22:0] $end
$var wire 8 y& shifts [7:0] $end
$var wire 24 "' F [23:0] $end
$var wire 1 $' guard_bit $end
$var wire 1 &' sticky_bits $end
$var wire 1 (' inexact_flag $end
$var wire 34 q' full_value [33:0] $end
$var wire 34 r' shifted [33:0] $end
$upscope $end
$scope module sm $end
$var wire 24 )' S [23:0] $end
$var wire 24 *' R [23:0] $end
$var wire 8 1' ExpIn [7:0] $end
$var wire 8 8' ExpOut [7:0] $end
$var wire 23 6' F [22:0] $end
$var wire 1 +' guard_S $end
$var wire 1 ,' guard_R $end
$var wire 1 -' sticky_for_round $end
$var wire 26 s' C [25:0] $end
$var wire 25 t' sum_bits [24:0] $end
$var wire 25 u' A [24:0] $end
$var wire 25 v' B [24:0] $end
$var wire 1 w' carry $end
$var wire 31 x' ms_for_round [30:0] $end
$var wire 8 y' exp_for_round [7:0] $end
$var wire 23 z' frac_rounded [22:0] $end
$var wire 8 {' exp_rounded [7:0] $end
$scope module genblk1[0].add_i $end
$var wire 1 |' Si $end
$var wire 1 }' Ri $end
$var wire 1 ~' Din $end
$var wire 1 !( Debe $end
$var wire 1 "( Dout $end
$upscope $end
$scope module genblk1[1].add_i $end
$var wire 1 #( Si $end
$var wire 1 $( Ri $end
$var wire 1 !( Din $end
$var wire 1 %( Debe $end
$var wire 1 &( Dout $end
$upscope $end
$scope module genblk1[2].add_i $end
$var wire 1 '( Si $end
$var wire 1 (( Ri $end
$var wire 1 %( Din $end
$var wire 1 )( Debe $end
$var wire 1 *( Dout $end
$upscope $end
$scope module genblk1[3].add_i $end
$var wire 1 +( Si $end
$var wire 1 ,( Ri $end
$var wire 1 )( Din $end
$var wire 1 -( Debe $end
$var wire 1 .( Dout $end
$upscope $end
$scope module genblk1[4].add_i $end
$var wire 1 /( Si $end
$var wire 1 0( Ri $end
$var wire 1 -( Din $end
$var wire 1 1( Debe $end
$var wire 1 2( Dout $end
$upscope $end
$scope module genblk1[5].add_i $end
$var wire 1 3( Si $end
$var wire 1 4( Ri $end
$var wire 1 1( Din $end
$var wire 1 5( Debe $end
$var wire 1 6( Dout $end
$upscope $end
$scope module genblk1[6].add_i $end
$var wire 1 7( Si $end
$var wire 1 8( Ri $end
$var wire 1 5( Din $end
$var wire 1 9( Debe $end
$var wire 1 :( Dout $end
$upscope $end
$scope module genblk1[7].add_i $end
$var wire 1 ;( Si $end
$var wire 1 <( Ri $end
$var wire 1 9( Din $end
$var wire 1 =( Debe $end
$var wire 1 >( Dout $end
$upscope $end
$scope module genblk1[8].add_i $end
$var wire 1 ?( Si $end
$var wire 1 @( Ri $end
$var wire 1 =( Din $end
$var wire 1 A( Debe $end
$var wire 1 B( Dout $end
$upscope $end
$scope module genblk1[9].add_i $end
$var wire 1 C( Si $end
$var wire 1 D( Ri $end
$var wire 1 A( Din $end
$var wire 1 E( Debe $end
$var wire 1 F( Dout $end
$upscope $end
$scope module genblk1[10].add_i $end
$var wire 1 G( Si $end
$var wire 1 H( Ri $end
$var wire 1 E( Din $end
$var wire 1 I( Debe $end
$var wire 1 J( Dout $end
$upscope $end
$scope module genblk1[11].add_i $end
$var wire 1 K( Si $end
$var wire 1 L( Ri $end
$var wire 1 I( Din $end
$var wire 1 M( Debe $end
$var wire 1 N( Dout $end
$upscope $end
$scope module genblk1[12].add_i $end
$var wire 1 O( Si $end
$var wire 1 P( Ri $end
$var wire 1 M( Din $end
$var wire 1 Q( Debe $end
$var wire 1 R( Dout $end
$upscope $end
$scope module genblk1[13].add_i $end
$var wire 1 S( Si $end
$var wire 1 T( Ri $end
$var wire 1 Q( Din $end
$var wire 1 U( Debe $end
$var wire 1 V( Dout $end
$upscope $end
$scope module genblk1[14].add_i $end
$var wire 1 W( Si $end
$var wire 1 X( Ri $end
$var wire 1 U( Din $end
$var wire 1 Y( Debe $end
$var wire 1 Z( Dout $end
$upscope $end
$scope module genblk1[15].add_i $end
$var wire 1 [( Si $end
$var wire 1 \( Ri $end
$var wire 1 Y( Din $end
$var wire 1 ]( Debe $end
$var wire 1 ^( Dout $end
$upscope $end
$scope module genblk1[16].add_i $end
$var wire 1 _( Si $end
$var wire 1 `( Ri $end
$var wire 1 ]( Din $end
$var wire 1 a( Debe $end
$var wire 1 b( Dout $end
$upscope $end
$scope module genblk1[17].add_i $end
$var wire 1 c( Si $end
$var wire 1 d( Ri $end
$var wire 1 a( Din $end
$var wire 1 e( Debe $end
$var wire 1 f( Dout $end
$upscope $end
$scope module genblk1[18].add_i $end
$var wire 1 g( Si $end
$var wire 1 h( Ri $end
$var wire 1 e( Din $end
$var wire 1 i( Debe $end
$var wire 1 j( Dout $end
$upscope $end
$scope module genblk1[19].add_i $end
$var wire 1 k( Si $end
$var wire 1 l( Ri $end
$var wire 1 i( Din $end
$var wire 1 m( Debe $end
$var wire 1 n( Dout $end
$upscope $end
$scope module genblk1[20].add_i $end
$var wire 1 o( Si $end
$var wire 1 p( Ri $end
$var wire 1 m( Din $end
$var wire 1 q( Debe $end
$var wire 1 r( Dout $end
$upscope $end
$scope module genblk1[21].add_i $end
$var wire 1 s( Si $end
$var wire 1 t( Ri $end
$var wire 1 q( Din $end
$var wire 1 u( Debe $end
$var wire 1 v( Dout $end
$upscope $end
$scope module genblk1[22].add_i $end
$var wire 1 w( Si $end
$var wire 1 x( Ri $end
$var wire 1 u( Din $end
$var wire 1 y( Debe $end
$var wire 1 z( Dout $end
$upscope $end
$scope module genblk1[23].add_i $end
$var wire 1 {( Si $end
$var wire 1 |( Ri $end
$var wire 1 y( Din $end
$var wire 1 }( Debe $end
$var wire 1 ~( Dout $end
$upscope $end
$scope module genblk1[24].add_i $end
$var wire 1 !) Si $end
$var wire 1 ") Ri $end
$var wire 1 }( Din $end
$var wire 1 #) Debe $end
$var wire 1 $) Dout $end
$upscope $end
$scope module rne_sum $end
$var wire 28 %) ms [27:0] $end
$var wire 8 y' exp [7:0] $end
$var wire 23 z' ms_round [22:0] $end
$var wire 8 {' exp_round [7:0] $end
$var wire 1 &) guard $end
$var wire 1 ') boolean $end
$var wire 1 () is_even $end
$var wire 24 )) temp [23:0] $end
$upscope $end
$upscope $end
$scope module rm $end
$var wire 1 ~& is_same_exp $end
$var wire 23 /' S [22:0] $end
$var wire 23 0' R [22:0] $end
$var wire 8 1' ExpIn [7:0] $end
$var wire 1 }& is_mayus_exp $end
$var wire 8 7' ExpOut [7:0] $end
$var wire 23 5' F [22:0] $end
$var wire 24 *) Debe [23:0] $end
$var wire 24 +) Debe_e [23:0] $end
$var wire 23 ,) F_aux [22:0] $end
$var wire 23 -) F_aux_e [22:0] $end
$var wire 23 .) F_to_use [22:0] $end
$var wire 8 /) idx [7:0] $end
$var wire 8 0) idx_e [7:0] $end
$var wire 8 1) ExpAux [7:0] $end
$var wire 8 2) idx_to_use [7:0] $end
$var wire 1 3) cond_idx $end
$var wire 1 4) cond_F_shift $end
$var wire 8 5) ExpOutTemp [7:0] $end
$var wire 23 6) FTemp [22:0] $end
$var wire 23 7) lost_bits [22:0] $end
$var wire 28 8) FToRound [27:0] $end
$var wire 23 9) FFinal [22:0] $end
$var wire 8 :) ExpFinal [7:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 ;) Si $end
$var wire 1 <) Ri $end
$var wire 1 =) Din $end
$var wire 1 >) Debe $end
$var wire 1 ?) Dout $end
$upscope $end
$scope module genblk1[0].sub_i_extremo $end
$var wire 1 <) Si $end
$var wire 1 ;) Ri $end
$var wire 1 @) Din $end
$var wire 1 A) Debe $end
$var wire 1 B) Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 C) Si $end
$var wire 1 D) Ri $end
$var wire 1 >) Din $end
$var wire 1 E) Debe $end
$var wire 1 F) Dout $end
$upscope $end
$scope module genblk1[1].sub_i_extremo $end
$var wire 1 D) Si $end
$var wire 1 C) Ri $end
$var wire 1 A) Din $end
$var wire 1 G) Debe $end
$var wire 1 H) Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 I) Si $end
$var wire 1 J) Ri $end
$var wire 1 E) Din $end
$var wire 1 K) Debe $end
$var wire 1 L) Dout $end
$upscope $end
$scope module genblk1[2].sub_i_extremo $end
$var wire 1 J) Si $end
$var wire 1 I) Ri $end
$var wire 1 G) Din $end
$var wire 1 M) Debe $end
$var wire 1 N) Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 O) Si $end
$var wire 1 P) Ri $end
$var wire 1 K) Din $end
$var wire 1 Q) Debe $end
$var wire 1 R) Dout $end
$upscope $end
$scope module genblk1[3].sub_i_extremo $end
$var wire 1 P) Si $end
$var wire 1 O) Ri $end
$var wire 1 M) Din $end
$var wire 1 S) Debe $end
$var wire 1 T) Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 U) Si $end
$var wire 1 V) Ri $end
$var wire 1 Q) Din $end
$var wire 1 W) Debe $end
$var wire 1 X) Dout $end
$upscope $end
$scope module genblk1[4].sub_i_extremo $end
$var wire 1 V) Si $end
$var wire 1 U) Ri $end
$var wire 1 S) Din $end
$var wire 1 Y) Debe $end
$var wire 1 Z) Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 [) Si $end
$var wire 1 \) Ri $end
$var wire 1 W) Din $end
$var wire 1 ]) Debe $end
$var wire 1 ^) Dout $end
$upscope $end
$scope module genblk1[5].sub_i_extremo $end
$var wire 1 \) Si $end
$var wire 1 [) Ri $end
$var wire 1 Y) Din $end
$var wire 1 _) Debe $end
$var wire 1 `) Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 a) Si $end
$var wire 1 b) Ri $end
$var wire 1 ]) Din $end
$var wire 1 c) Debe $end
$var wire 1 d) Dout $end
$upscope $end
$scope module genblk1[6].sub_i_extremo $end
$var wire 1 b) Si $end
$var wire 1 a) Ri $end
$var wire 1 _) Din $end
$var wire 1 e) Debe $end
$var wire 1 f) Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 g) Si $end
$var wire 1 h) Ri $end
$var wire 1 c) Din $end
$var wire 1 i) Debe $end
$var wire 1 j) Dout $end
$upscope $end
$scope module genblk1[7].sub_i_extremo $end
$var wire 1 h) Si $end
$var wire 1 g) Ri $end
$var wire 1 e) Din $end
$var wire 1 k) Debe $end
$var wire 1 l) Dout $end
$upscope $end
$scope module genblk1[8].sub_i $end
$var wire 1 m) Si $end
$var wire 1 n) Ri $end
$var wire 1 i) Din $end
$var wire 1 o) Debe $end
$var wire 1 p) Dout $end
$upscope $end
$scope module genblk1[8].sub_i_extremo $end
$var wire 1 n) Si $end
$var wire 1 m) Ri $end
$var wire 1 k) Din $end
$var wire 1 q) Debe $end
$var wire 1 r) Dout $end
$upscope $end
$scope module genblk1[9].sub_i $end
$var wire 1 s) Si $end
$var wire 1 t) Ri $end
$var wire 1 o) Din $end
$var wire 1 u) Debe $end
$var wire 1 v) Dout $end
$upscope $end
$scope module genblk1[9].sub_i_extremo $end
$var wire 1 t) Si $end
$var wire 1 s) Ri $end
$var wire 1 q) Din $end
$var wire 1 w) Debe $end
$var wire 1 x) Dout $end
$upscope $end
$scope module genblk1[10].sub_i $end
$var wire 1 y) Si $end
$var wire 1 z) Ri $end
$var wire 1 u) Din $end
$var wire 1 {) Debe $end
$var wire 1 |) Dout $end
$upscope $end
$scope module genblk1[10].sub_i_extremo $end
$var wire 1 z) Si $end
$var wire 1 y) Ri $end
$var wire 1 w) Din $end
$var wire 1 }) Debe $end
$var wire 1 ~) Dout $end
$upscope $end
$scope module genblk1[11].sub_i $end
$var wire 1 !* Si $end
$var wire 1 "* Ri $end
$var wire 1 {) Din $end
$var wire 1 #* Debe $end
$var wire 1 $* Dout $end
$upscope $end
$scope module genblk1[11].sub_i_extremo $end
$var wire 1 "* Si $end
$var wire 1 !* Ri $end
$var wire 1 }) Din $end
$var wire 1 %* Debe $end
$var wire 1 &* Dout $end
$upscope $end
$scope module genblk1[12].sub_i $end
$var wire 1 '* Si $end
$var wire 1 (* Ri $end
$var wire 1 #* Din $end
$var wire 1 )* Debe $end
$var wire 1 ** Dout $end
$upscope $end
$scope module genblk1[12].sub_i_extremo $end
$var wire 1 (* Si $end
$var wire 1 '* Ri $end
$var wire 1 %* Din $end
$var wire 1 +* Debe $end
$var wire 1 ,* Dout $end
$upscope $end
$scope module genblk1[13].sub_i $end
$var wire 1 -* Si $end
$var wire 1 .* Ri $end
$var wire 1 )* Din $end
$var wire 1 /* Debe $end
$var wire 1 0* Dout $end
$upscope $end
$scope module genblk1[13].sub_i_extremo $end
$var wire 1 .* Si $end
$var wire 1 -* Ri $end
$var wire 1 +* Din $end
$var wire 1 1* Debe $end
$var wire 1 2* Dout $end
$upscope $end
$scope module genblk1[14].sub_i $end
$var wire 1 3* Si $end
$var wire 1 4* Ri $end
$var wire 1 /* Din $end
$var wire 1 5* Debe $end
$var wire 1 6* Dout $end
$upscope $end
$scope module genblk1[14].sub_i_extremo $end
$var wire 1 4* Si $end
$var wire 1 3* Ri $end
$var wire 1 1* Din $end
$var wire 1 7* Debe $end
$var wire 1 8* Dout $end
$upscope $end
$scope module genblk1[15].sub_i $end
$var wire 1 9* Si $end
$var wire 1 :* Ri $end
$var wire 1 5* Din $end
$var wire 1 ;* Debe $end
$var wire 1 <* Dout $end
$upscope $end
$scope module genblk1[15].sub_i_extremo $end
$var wire 1 :* Si $end
$var wire 1 9* Ri $end
$var wire 1 7* Din $end
$var wire 1 =* Debe $end
$var wire 1 >* Dout $end
$upscope $end
$scope module genblk1[16].sub_i $end
$var wire 1 ?* Si $end
$var wire 1 @* Ri $end
$var wire 1 ;* Din $end
$var wire 1 A* Debe $end
$var wire 1 B* Dout $end
$upscope $end
$scope module genblk1[16].sub_i_extremo $end
$var wire 1 @* Si $end
$var wire 1 ?* Ri $end
$var wire 1 =* Din $end
$var wire 1 C* Debe $end
$var wire 1 D* Dout $end
$upscope $end
$scope module genblk1[17].sub_i $end
$var wire 1 E* Si $end
$var wire 1 F* Ri $end
$var wire 1 A* Din $end
$var wire 1 G* Debe $end
$var wire 1 H* Dout $end
$upscope $end
$scope module genblk1[17].sub_i_extremo $end
$var wire 1 F* Si $end
$var wire 1 E* Ri $end
$var wire 1 C* Din $end
$var wire 1 I* Debe $end
$var wire 1 J* Dout $end
$upscope $end
$scope module genblk1[18].sub_i $end
$var wire 1 K* Si $end
$var wire 1 L* Ri $end
$var wire 1 G* Din $end
$var wire 1 M* Debe $end
$var wire 1 N* Dout $end
$upscope $end
$scope module genblk1[18].sub_i_extremo $end
$var wire 1 L* Si $end
$var wire 1 K* Ri $end
$var wire 1 I* Din $end
$var wire 1 O* Debe $end
$var wire 1 P* Dout $end
$upscope $end
$scope module genblk1[19].sub_i $end
$var wire 1 Q* Si $end
$var wire 1 R* Ri $end
$var wire 1 M* Din $end
$var wire 1 S* Debe $end
$var wire 1 T* Dout $end
$upscope $end
$scope module genblk1[19].sub_i_extremo $end
$var wire 1 R* Si $end
$var wire 1 Q* Ri $end
$var wire 1 O* Din $end
$var wire 1 U* Debe $end
$var wire 1 V* Dout $end
$upscope $end
$scope module genblk1[20].sub_i $end
$var wire 1 W* Si $end
$var wire 1 X* Ri $end
$var wire 1 S* Din $end
$var wire 1 Y* Debe $end
$var wire 1 Z* Dout $end
$upscope $end
$scope module genblk1[20].sub_i_extremo $end
$var wire 1 X* Si $end
$var wire 1 W* Ri $end
$var wire 1 U* Din $end
$var wire 1 [* Debe $end
$var wire 1 \* Dout $end
$upscope $end
$scope module genblk1[21].sub_i $end
$var wire 1 ]* Si $end
$var wire 1 ^* Ri $end
$var wire 1 Y* Din $end
$var wire 1 _* Debe $end
$var wire 1 `* Dout $end
$upscope $end
$scope module genblk1[21].sub_i_extremo $end
$var wire 1 ^* Si $end
$var wire 1 ]* Ri $end
$var wire 1 [* Din $end
$var wire 1 a* Debe $end
$var wire 1 b* Dout $end
$upscope $end
$scope module genblk1[22].sub_i $end
$var wire 1 c* Si $end
$var wire 1 d* Ri $end
$var wire 1 _* Din $end
$var wire 1 e* Debe $end
$var wire 1 f* Dout $end
$upscope $end
$scope module genblk1[22].sub_i_extremo $end
$var wire 1 d* Si $end
$var wire 1 c* Ri $end
$var wire 1 a* Din $end
$var wire 1 g* Debe $end
$var wire 1 h* Dout $end
$upscope $end
$scope module sub_exp $end
$var wire 8 1' S [7:0] $end
$var wire 8 2) R [7:0] $end
$var wire 8 1) F [7:0] $end
$var wire 9 i* Debe [8:0] $end
$scope module genblk1[0].sub_i $end
$var wire 1 j* Si $end
$var wire 1 k* Ri $end
$var wire 1 l* Din $end
$var wire 1 m* Debe $end
$var wire 1 n* Dout $end
$upscope $end
$scope module genblk1[1].sub_i $end
$var wire 1 o* Si $end
$var wire 1 p* Ri $end
$var wire 1 m* Din $end
$var wire 1 q* Debe $end
$var wire 1 r* Dout $end
$upscope $end
$scope module genblk1[2].sub_i $end
$var wire 1 s* Si $end
$var wire 1 t* Ri $end
$var wire 1 q* Din $end
$var wire 1 u* Debe $end
$var wire 1 v* Dout $end
$upscope $end
$scope module genblk1[3].sub_i $end
$var wire 1 w* Si $end
$var wire 1 x* Ri $end
$var wire 1 u* Din $end
$var wire 1 y* Debe $end
$var wire 1 z* Dout $end
$upscope $end
$scope module genblk1[4].sub_i $end
$var wire 1 {* Si $end
$var wire 1 |* Ri $end
$var wire 1 y* Din $end
$var wire 1 }* Debe $end
$var wire 1 ~* Dout $end
$upscope $end
$scope module genblk1[5].sub_i $end
$var wire 1 !+ Si $end
$var wire 1 "+ Ri $end
$var wire 1 }* Din $end
$var wire 1 #+ Debe $end
$var wire 1 $+ Dout $end
$upscope $end
$scope module genblk1[6].sub_i $end
$var wire 1 %+ Si $end
$var wire 1 &+ Ri $end
$var wire 1 #+ Din $end
$var wire 1 '+ Debe $end
$var wire 1 (+ Dout $end
$upscope $end
$scope module genblk1[7].sub_i $end
$var wire 1 )+ Si $end
$var wire 1 *+ Ri $end
$var wire 1 '+ Din $end
$var wire 1 ++ Debe $end
$var wire 1 ,+ Dout $end
$upscope $end
$upscope $end
$scope module rounder $end
$var wire 28 8) ms [27:0] $end
$var wire 8 5) exp [7:0] $end
$var wire 23 9) ms_round [22:0] $end
$var wire 8 :) exp_round [7:0] $end
$var wire 1 -+ guard $end
$var wire 1 .+ boolean $end
$var wire 1 /+ is_even $end
$var wire 24 0+ temp [23:0] $end
$upscope $end
$scope function first_one_9bits $end
$var reg 8 1+ first_one_9bits [7:0] $end
$var reg 23 2+ val [22:0] $end
$var integer 32 3+ idx [31:0] $end
$var reg 1 4+ found $end
$upscope $end
$upscope $end
$upscope $end
$scope module U_MUL $end
$var wire 32 -! S [31:0] $end
$var wire 32 .! R [31:0] $end
$var wire 32 d! F [31:0] $end
$var wire 1 l! overflow $end
$var wire 1 m! underflow $end
$var wire 1 n! inv_op $end
$var wire 1 o! inexact $end
$var wire 23 5+ m1 [22:0] $end
$var wire 23 6+ m2 [22:0] $end
$var wire 8 7+ e1 [7:0] $end
$var wire 8 8+ e2 [7:0] $end
$var wire 1 9+ s1 $end
$var wire 1 :+ s2 $end
$var wire 1 ;+ sign $end
$var wire 1 <+ is_zero_s $end
$var wire 1 =+ is_zero_r $end
$var wire 1 >+ result_is_zero $end
$var wire 8 ?+ bias [7:0] $end
$var wire 8 @+ exp_to_use [7:0] $end
$var wire 9 A+ evaluate_flags [8:0] $end
$var wire 9 B+ despues_la_borro [8:0] $end
$var wire 24 C+ param_m1 [23:0] $end
$var wire 24 D+ param_m2 [23:0] $end
$var wire 23 E+ m_final [22:0] $end
$var wire 8 F+ exp_final [7:0] $end
$var wire 1 G+ over_t2 $end
$var wire 1 H+ inexact_core $end
$var wire 1 I+ over_t1 $end
$var wire 1 J+ under_t1 $end
$scope module product_mantisa $end
$var wire 24 C+ Sm [23:0] $end
$var wire 24 D+ Rm [23:0] $end
$var wire 8 @+ ExpIn [7:0] $end
$var wire 23 E+ Fm [22:0] $end
$var wire 8 F+ ExpOut [7:0] $end
$var wire 1 G+ overflow $end
$var wire 1 H+ inexact $end
$var wire 48 K+ Result [47:0] $end
$var wire 1 L+ Debe $end
$var wire 1 M+ ShiftCondition $end
$var wire 13 N+ shifts [12:0] $end
$var wire 8 O+ exp_pre [7:0] $end
$var wire 54 P+ stream0 [53:0] $end
$var wire 54 Q+ stream1 [53:0] $end
$var wire 54 R+ stream2 [53:0] $end
$var wire 23 S+ top10 [22:0] $end
$var wire 1 T+ guard $end
$var wire 3 U+ rest3 [2:0] $end
$var wire 1 V+ sticky $end
$var wire 4 W+ rest4 [3:0] $end
$var wire 28 X+ ms15 [27:0] $end
$var wire 23 Y+ frac_rnd [22:0] $end
$var wire 8 Z+ exp_rnd [7:0] $end
$var wire 1 [+ h_overflow $end
$scope module rne_mul $end
$var wire 28 X+ ms [27:0] $end
$var wire 8 O+ exp [7:0] $end
$var wire 23 Y+ ms_round [22:0] $end
$var wire 8 Z+ exp_round [7:0] $end
$var wire 1 \+ guard $end
$var wire 1 ]+ boolean $end
$var wire 1 ^+ is_even $end
$var wire 24 _+ temp [23:0] $end
$upscope $end
$scope module flag2 $end
$var wire 8 @+ Exp [7:0] $end
$var wire 8 `+ AddExp [7:0] $end
$var wire 1 [+ OverFlow $end
$var wire 9 a+ NewExp [8:0] $end
$upscope $end
$scope function first_one $end
$var reg 8 b+ first_one [7:0] $end
$var reg 47 c+ bits [46:0] $end
$var integer 32 d+ idx [31:0] $end
$var reg 1 e+ found $end
$upscope $end
$upscope $end
$scope module flag4 $end
$var wire 8 7+ Exp1 [7:0] $end
$var wire 8 8+ Exp2 [7:0] $end
$var wire 23 5+ Man1 [22:0] $end
$var wire 23 6+ Man2 [22:0] $end
$var wire 1 n! InvalidOp $end
$var wire 1 f+ is_inf_Val1 $end
$var wire 1 g+ is_inf_Val2 $end
$var wire 1 h+ is_invalid_Val1 $end
$var wire 1 i+ is_invalid_Val2 $end
$upscope $end
$upscope $end
$scope module U_DIV $end
$var wire 32 -! S [31:0] $end
$var wire 32 .! R [31:0] $end
$var wire 32 e! F [31:0] $end
$var wire 1 p! overflow $end
$var wire 1 q! underflow $end
$var wire 1 r! inv_op $end
$var wire 1 s! inexact $end
$var wire 1 j+ over_op_handle $end
$var wire 1 k+ under_op_handle $end
$var wire 23 l+ m1 [22:0] $end
$var wire 23 m+ m2 [22:0] $end
$var wire 8 n+ e1 [7:0] $end
$var wire 8 o+ e2 [7:0] $end
$var wire 1 p+ s1 $end
$var wire 1 q+ s2 $end
$var wire 1 r+ sign $end
$var wire 1 s+ is_zero_dividend $end
$var wire 1 t+ is_zero_divisor $end
$var wire 8 u+ bias [7:0] $end
$var wire 8 v+ exp_to_use [7:0] $end
$var wire 9 w+ evaluate_flags [8:0] $end
$var wire 9 x+ despues_la_borro [8:0] $end
$var wire 24 y+ param_m1 [23:0] $end
$var wire 24 z+ param_m2 [23:0] $end
$var wire 23 {+ m_final [22:0] $end
$var wire 8 |+ exp_final [7:0] $end
$var wire 1 }+ uf_core $end
$var wire 1 ~+ ix_core $end
$scope module div $end
$var wire 24 y+ Sm [23:0] $end
$var wire 24 z+ Rm [23:0] $end
$var wire 8 v+ ExpIn [7:0] $end
$var wire 23 {+ Fm [22:0] $end
$var wire 8 |+ ExpOut [7:0] $end
$var wire 1 }+ underflow $end
$var wire 1 ~+ inexact $end
$var wire 38 !, Result [37:0] $end
$var wire 30 ", Faux [29:0] $end
$var wire 1 #, Debe $end
$var wire 1 $, ShiftCondition $end
$var wire 8 %, shifts [7:0] $end
$var wire 28 &, Fm_out [27:0] $end
$var wire 8 ', ExpOut_temp [7:0] $end
$var wire 24 (, remainder [23:0] $end
$var wire 1 ), rem_nz $end
$var wire 1 *, lost_pre_bit $end
$var wire 30 +, low_mask [29:0] $end
$var wire 1 ,, lost_shift_bits $end
$var wire 1 -, guard_bit $end
$var wire 1 ., tail_bits_nz $end
$scope module rounder $end
$var wire 28 &, ms [27:0] $end
$var wire 8 ', exp [7:0] $end
$var wire 23 {+ ms_round [22:0] $end
$var wire 8 |+ exp_round [7:0] $end
$var wire 1 /, guard $end
$var wire 1 0, boolean $end
$var wire 1 1, is_even $end
$var wire 24 2, temp [23:0] $end
$upscope $end
$scope function first_one_div $end
$var reg 8 3, first_one_div [7:0] $end
$var reg 30 4, bits [29:0] $end
$var integer 32 5, idx [31:0] $end
$var reg 1 6, found $end
$upscope $end
$upscope $end
$scope module flag4 $end
$var wire 8 n+ Exp1 [7:0] $end
$var wire 8 o+ Exp2 [7:0] $end
$var wire 23 l+ Man1 [22:0] $end
$var wire 23 m+ Man2 [22:0] $end
$var wire 1 r! InvalidOp $end
$var wire 1 7, is_inf_Val1 $end
$var wire 1 8, is_inf_Val2 $end
$var wire 1 9, is_invalid_Val1 $end
$var wire 1 :, is_invalid_Val2 $end
$upscope $end
$upscope $end
$scope module inf_det_S $end
$var wire 32 -! value [31:0] $end
$var wire 1 /" is_posInf $end
$var wire 1 0" is_negInf $end
$var wire 1 ;, sign $end
$var wire 8 <, Exp [7:0] $end
$var wire 23 =, Man [22:0] $end
$upscope $end
$scope module inf_det_R $end
$var wire 32 .! value [31:0] $end
$var wire 1 1" is_posInf $end
$var wire 1 2" is_negInf $end
$var wire 1 >, sign $end
$var wire 8 ?, Exp [7:0] $end
$var wire 23 @, Man [22:0] $end
$upscope $end
$scope module inv_val_1 $end
$var wire 32 -! value [31:0] $end
$var wire 1 5" InvalidVal $end
$var wire 1 A, sign $end
$var wire 8 B, Exp [7:0] $end
$var wire 23 C, Man [22:0] $end
$upscope $end
$scope module inv_val_2 $end
$var wire 32 .! value [31:0] $end
$var wire 1 6" InvalidVal $end
$var wire 1 D, sign $end
$var wire 8 E, Exp [7:0] $end
$var wire 23 F, Man [22:0] $end
$upscope $end
$scope module both_val_infs $end
$var wire 32 -! v1 [31:0] $end
$var wire 32 .! v2 [31:0] $end
$var wire 1 7" is_both_inf $end
$var wire 1 G, i1_1 $end
$var wire 1 H, i1_2 $end
$var wire 1 I, i2_1 $end
$var wire 1 J, i2_2 $end
$scope module inf1 $end
$var wire 32 -! value [31:0] $end
$var wire 1 G, is_posInf $end
$var wire 1 H, is_negInf $end
$var wire 1 K, sign $end
$var wire 8 L, Exp [7:0] $end
$var wire 23 M, Man [22:0] $end
$upscope $end
$scope module inf2 $end
$var wire 32 .! value [31:0] $end
$var wire 1 I, is_posInf $end
$var wire 1 J, is_negInf $end
$var wire 1 N, sign $end
$var wire 8 O, Exp [7:0] $end
$var wire 23 P, Man [22:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module alu_result_mux $end
$var wire 32 m d0 [31:0] $end
$var wire 32 x d1 [31:0] $end
$var wire 1 s s $end
$var wire 32 z y [31:0] $end
$upscope $end
$scope module write_data_mux $end
$var wire 32 n d0 [31:0] $end
$var wire 32 y d1 [31:0] $end
$var wire 1 \ s $end
$var wire 32 { y [31:0] $end
$upscope $end
$scope module pcaddbranch $end
$var wire 32 i a [31:0] $end
$var wire 32 j b [31:0] $end
$var wire 32 o y [31:0] $end
$upscope $end
$scope module exmem $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 1 N RegWriteE $end
$var wire 1 T MemWriteE $end
$var wire 2 Q ResultSrcE [1:0] $end
$var wire 1 Y FPRegWriteE $end
$var wire 1 \ FPMemWriteE $end
$var wire 32 z ALUResultE [31:0] $end
$var wire 32 { WriteDataE [31:0] $end
$var wire 32 x FALUResultE [31:0] $end
$var wire 32 y FWriteDataE [31:0] $end
$var wire 32 k PCPlus4E [31:0] $end
$var wire 5 r RdE [4:0] $end
$var reg 1 Q, RegWriteM $end
$var reg 1 R, MemWriteM $end
$var reg 2 S, ResultSrcM [1:0] $end
$var reg 1 T, FPRegWriteM $end
$var reg 1 U, FPMemWriteM $end
$var reg 32 V, ALUResultM [31:0] $end
$var reg 32 W, WriteDataM [31:0] $end
$var reg 32 X, FALUResultM [31:0] $end
$var reg 32 Y, FWriteDataM [31:0] $end
$var reg 32 Z, PCPlus4M [31:0] $end
$var reg 5 [, RdM [4:0] $end
$upscope $end
$scope module memwb $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 32 $ ALUResultM [31:0] $end
$var wire 32 1 ReadDataM [31:0] $end
$var wire 32 | PCPlus4M [31:0] $end
$var wire 5 ~ RdM [4:0] $end
$var wire 1 O RegWriteM $end
$var wire 2 R ResultSrcM [1:0] $end
$var wire 1 Z FPRegWriteM $end
$var wire 32 } FALUResultM [31:0] $end
$var reg 32 \, ALUResultW [31:0] $end
$var reg 32 ], ReadDataW [31:0] $end
$var reg 32 ^, PCPlus4W [31:0] $end
$var reg 5 _, RdW [4:0] $end
$var reg 1 `, RegWriteW $end
$var reg 2 a, ResultSrcW [1:0] $end
$var reg 1 b, FPRegWriteW $end
$var reg 32 c, FALUResultW [31:0] $end
$upscope $end
$scope module resultmux $end
$var wire 32 !! d0 [31:0] $end
$var wire 32 "! d1 [31:0] $end
$var wire 32 #! d2 [31:0] $end
$var wire 2 S s [1:0] $end
$var wire 32 $! y [31:0] $end
$upscope $end
$scope module fresultmux $end
$var wire 32 %! d0 [31:0] $end
$var wire 32 "! d1 [31:0] $end
$var wire 1 d, s $end
$var wire 32 &! y [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module imem $end
$var wire 32 / a [31:0] $end
$var wire 32 0 rd [31:0] $end
$var integer 32 e, i [31:0] $end
$upscope $end
$scope module dmem $end
$var wire 1 - clk $end
$var wire 1 % we $end
$var wire 32 $ a [31:0] $end
$var wire 32 # wd [31:0] $end
$var wire 32 1 rd [31:0] $end
$var integer 32 f, i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
1!
b0 !!
b0 !"
0!#
0!$
0!%
0!&
b100000000000000000000000 !'
0!(
1!)
0!*
0!+
b10000000000000000000000000000 !,
1"
b0 "!
b0 ""
0"#
0"$
0"%
0"&
b100000000000000000000000 "'
0"(
1")
0"*
0"+
b10000000000000000000000000000 ",
b0 #
b0 #!
b0 #"
0##
0#$
0#%
0#&
0#'
0#(
1#)
0#*
0#+
0#,
b0 $
b0 $!
b0 $"
0$#
0$$
0$%
0$&
0$'
0$(
0$)
0$*
0$+
0$,
0%
b0 %!
b0 %"
0%#
0%$
0%%
0%&
0%'
0%(
b0 %)
0%*
0%+
b0 %,
0&
b0 &!
b0 &"
0&#
0&$
0&%
0&&
0&'
0&(
0&)
0&*
0&+
b0 &,
b0 '
b0 '!
0'"
0'#
0'$
0'%
0'&
0''
0'(
0')
0'*
0'+
b1111111 ',
b0 (
b0 (!
0("
0(#
0($
0(%
0(&
0('
0((
1()
0(*
0(+
b0 (,
b1000 )
b0 )!
0)"
0)#
0)$
0)%
0)&
b100000000000000000000000 )'
0)(
b0 ))
0)*
0)+
0),
b1000000101000000000000000000000 *
b0 *!
1*"
0*#
0*$
0*%
0*&
b100000000000000000000000 *'
0*(
b0 *)
0**
0*+
0*,
0+
b0 +!
1+"
0+#
0+$
0+%
0+&
0+'
0+(
b0 +)
0+*
0++
b0 +,
0,
b0 ,!
0,"
0,#
0,$
0,%
0,&
0,'
0,(
b0 ,)
0,*
0,+
0,,
1-
b0 -!
0-"
0-#
0-$
0-%
0-&
0-'
0-(
b0 -)
0-*
0-+
0-,
1.
b0 .!
0."
0.#
0.$
0.%
0.&
0.'
0.(
b0 .)
0.*
0.+
0.,
b0 /
0/!
0/"
0/#
0/$
0/%
0/&
b0 /'
0/(
b0 /)
0/*
1/+
0/,
b10100000000000010010011 0
00!
00"
00#
00$
00%
00&
b0 0'
00(
b0 0)
00*
b0 0+
00,
b1010 1
01!
01"
01#
01$
01%
01&
b0 1'
01(
b0 1)
01*
b0 1+
11,
b0 2
02!
02"
02#
02$
02%
02&
12'
02(
b0 2)
02*
b0 2+
b0 2,
13
03!
03"
03#
03$
03%
03&
03'
03(
03)
03*
b11111111111111111111111111111111 3+
b0 3,
14
b0 4!
04"
04#
04$
04%
04&
14'
04(
14)
04*
04+
b10000000000000000000000000000 4,
05
b100 5!
05"
05#
05$
05%
05&
b0 5'
05(
b0 5)
05*
b0 5+
b11111111111111111111111111111111 5,
06
b10011 6!
06"
06#
06$
06%
06&
b0 6'
06(
b0 6)
06*
b0 6+
06,
07
b0 7!
07"
07#
07$
07%
07&
b0 7'
07(
b0 7)
07*
b0 7+
07,
b0 8
b0 8!
18"
08#
08$
08%
08&
b1 8'
08(
b0 8)
08*
b0 8+
08,
b0 9
b10011 9!
09"
09#
09$
09%
09&
b0 9'
09(
b0 9)
09*
09+
09,
1:
b100000 :!
0:"
0:#
0:$
0:%
0:&
b0 :'
0:(
b0 :)
0:*
0:+
0:,
b10011 ;
b100000 ;!
0;"
0;#
0;$
0;%
0;&
b0 ;'
0;(
0;)
0;*
0;+
0;,
0<
b0 <!
0<"
0<#
0<$
0<%
0<&
0<'
0<(
0<)
0<*
1<+
b0 <,
0=
b0 =!
0="
0=#
0=$
0=%
0=&
0='
0=(
0=)
0=*
1=+
b0 =,
b111 >
b0 >!
1>"
b0 >#
0>$
0>%
0>&
0>'
0>(
0>)
0>*
1>+
0>,
0?
b0 ?!
0?"
0?#
0?$
0?%
0?&
0?'
0?(
0?)
0?*
b1111111 ?+
b0 ?,
0@
b0 @!
0@"
0@#
0@$
0@%
0@&
0@'
0@(
0@)
0@*
b10000001 @+
b0 @,
b0 A
b0 A!
0A"
0A#
0A$
0A%
0A&
0A'
0A(
0A)
0A*
b0 A+
0A,
b0 B
b0 B!
0B"
0B#
0B$
0B%
0B&
0B'
0B(
0B)
0B*
b110000001 B+
b0 B,
b10011 C
b0 C!
0C"
0C#
0C$
0C%
0C&
0C'
0C(
0C)
0C*
b100000000000000000000000 C+
b0 C,
b11 D
b0 D!
b0 D"
0D#
0D$
0D%
0D&
0D'
0D(
0D)
0D*
b100000000000000000000000 D+
0D,
1E
b0 E!
b10000000000000000000000000000000 E"
0E#
0E$
0E%
0E&
0E'
0E(
0E)
0E*
b0 E+
b0 E,
b10 F
0F!
b1111111100000000000000000000000 F"
0F#
0F$
0F%
0F&
0F'
0F(
0F)
0F*
b10000001 F+
b0 F,
0G
0G!
b11111111100000000000000000000000 G"
0G#
0G$
0G%
0G&
0G'
0G(
0G)
0G*
0G+
0G,
0H
0H!
b1111111110000000000000000000000 H"
0H#
0H$
0H%
0H&
0H'
0H(
0H)
0H*
0H+
0H,
b100010000100 I
0I!
b1111111100000000000000000000001 I"
0I#
0I$
0I%
0I&
0I'
0I(
0I)
0I*
0I+
0I,
0J
0J!
b1111111100000000000000000000000 J"
0J#
0J$
0J%
b0 J&
0J'
0J(
0J)
0J*
1J+
0J,
b0 K
b0 K!
b0 K"
0K#
0K$
0K%
0K&
0K'
0K(
0K)
0K*
b10000000000000000000000000000000000000000000000 K+
0K,
0L
b0 L!
0L"
0L#
0L$
0L%
0L&
0L'
0L(
0L)
0L*
0L+
b0 L,
b111 M
0M!
1M"
0M#
0M$
0M%
0M&
0M'
0M(
0M)
0M*
0M+
b0 M,
0N
0N!
b0 N"
0N#
0N$
0N%
0N&
0N'
0N(
0N)
0N*
b0 N+
0N,
0O
0O!
0O"
0O#
0O$
0O%
0O&
0O'
0O(
0O)
0O*
b10000001 O+
b0 O,
0P
b0 P!
0P"
b1000000000000000000000000000000000 P#
0P$
0P%
0P&
0P'
0P(
0P)
0P*
b10000000000000000000000000000000000000000000000000000 P+
b0 P,
b0 Q
b0 Q!
b0 Q"
b1000000000000000000000000000000000 Q#
0Q$
0Q%
0Q&
0Q'
0Q(
0Q)
0Q*
b100000000000000000000000000000 Q+
0Q,
b0 R
b0 R!
b0 R"
b1000000000000000000000000000000000 R#
0R$
0R%
0R&
0R'
0R(
0R)
0R*
b100000000000000000000000000000 R+
0R,
b0 S
b0 S!
b0 S"
b1000000000000000000000000000000000 S#
0S$
0S%
0S&
0S'
0S(
0S)
0S*
b0 S+
b0 S,
0T
b0 T!
b0 T"
b10000000000000000000000000 T#
0T$
0T%
0T&
0T'
0T(
0T)
0T*
0T+
0T,
0U
b0 U!
0U"
b0 U#
0U$
0U%
0U&
0U'
0U(
0U)
0U*
b0 U+
0U,
0V
b0 V!
b0 V"
b1000000000000000000000000 V#
0V$
0V%
0V&
0V'
0V(
0V)
0V*
0V+
b0 V,
b0 W
b0 W!
b0 W"
b1000000000000000000000000 W#
0W$
0W%
0W&
0W'
0W(
0W)
0W*
b0 W+
b0 W,
0X
0X!
b0 X"
1X#
0X$
0X%
0X&
0X'
0X(
0X)
0X*
b0 X+
b0 X,
0Y
1Y!
b0 Y"
b0 Y#
0Y$
0Y%
0Y&
0Y'
0Y(
0Y)
0Y*
b0 Y+
b0 Y,
0Z
b0 Z!
b0 Z"
b1 Z#
0Z$
0Z%
0Z&
0Z'
0Z(
0Z)
0Z*
b10000001 Z+
b0 Z,
0[
b0 [!
b0 ["
b0 [#
0[$
0[%
0[&
0['
0[(
0[)
0[*
x[+
b0 [,
0\
b0 \!
0\"
b1 \#
0\$
0\%
0\&
0\'
0\(
0\)
0\*
0\+
b0 \,
0]
b0 ]!
0]"
0]#
0]$
0]%
0]&
b0 ]'
0](
0])
0]*
0]+
b0 ],
b100 ^
1^!
0^"
0^#
0^$
0^%
0^&
0^'
0^(
0^)
0^*
1^+
b0 ^,
b100 _
b0 _!
1_"
0_#
0_$
0_%
0_&
0_'
0_(
0_)
0_*
b0 _+
b0 _,
b0 `
0`!
b100000000000000000000000 `"
0`#
1`$
0`%
0`&
0`'
0`(
0`)
0`*
bz00001 `+
0`,
b0 a
0a!
b100000000000000000000000 a"
0a#
1a$
0a%
0a&
0a'
0a(
0a)
0a*
bx a+
b0 a,
b0 b
b0 b!
0b"
0b#
1b$
0b%
0b&
0b'
0b(
0b)
0b*
b0 b+
0b,
b0 c
b0 c!
0c"
0c#
0c$
0c%
0c&
0c'
0c(
0c)
0c*
b10000000000000000000000000000000000000000000000 c+
b0 c,
b0 d
b0 d!
0d"
0d#
b0 d$
0d%
0d&
0d'
0d(
0d)
0d*
b1000 d+
0d,
b0 e
b111111100000000000000000000000 e!
0e"
0e#
0e$
0e%
0e&
0e'
0e(
0e)
0e*
0e+
b1000000 e,
b0 f
0f!
0f"
0f#
0f$
0f%
0f&
0f'
0f(
0f)
0f*
0f+
b1000000 f,
b0 g
0g!
0g"
0g#
1g$
0g%
0g&
0g'
0g(
0g)
0g*
0g+
b0 h
0h!
b100000000000000000000000 h"
0h#
b0 h$
0h%
0h&
0h'
0h(
0h)
0h*
0h+
b0 i
0i!
b100000000000000000000000 i"
0i#
b0 i$
0i%
0i&
0i'
0i(
0i)
b0 i*
0i+
b0 j
0j!
0j"
0j#
b0 j$
0j%
0j&
0j'
0j(
0j)
0j*
0j+
b0 k
0k!
0k"
0k#
b0 k$
0k%
0k&
0k'
0k(
0k)
0k*
0k+
b0 l
0l!
0l"
0l#
b0 l$
0l%
0l&
0l'
0l(
0l)
0l*
b0 l+
b0 m
0m!
0m"
0m#
b0 m$
0m%
0m&
0m'
0m(
0m)
0m*
b0 m+
b0 n
0n!
b0 n"
0n#
b0 n$
0n%
1n&
0n'
0n(
0n)
0n*
b0 n+
b0 o
0o!
b0 o"
0o#
b0 o$
0o%
b0 o&
b1000000000000000000000000000000000 o'
0o(
0o)
0o*
b0 o+
b0 p
0p!
b0 p"
0p#
b0 p$
0p%
b0 p&
b1000000000000000000000000000000000 p'
0p(
0p)
0p*
0p+
b0 q
0q!
0q"
0q#
b0 q$
0q%
b0 q&
b1000000000000000000000000000000000 q'
0q(
0q)
0q*
0q+
b0 r
0r!
0r"
0r#
0r$
0r%
b11111111111111111111111111111111 r&
b1000000000000000000000000000000000 r'
0r(
0r)
0r*
0r+
0s
0s!
1s"
0s#
1s$
0s%
0s&
b10000000000000000000000000 s'
0s(
0s)
0s*
1s+
b0 t
b0 t!
b0 t"
0t#
b0 t$
0t%
b10000000000000000000000000000000 t&
b0 t'
0t(
0t)
0t*
1t+
b0 u
b0 u!
b0 u"
0u#
b0 u$
0u%
b0 u&
b1000000000000000000000000 u'
0u(
0u)
0u*
b1111111 u+
b0 v
0v!
b0 v"
0v#
b0 v$
0v%
b0 v&
b1000000000000000000000000 v'
0v(
0v)
0v*
b1111111 v+
b0 w
0w!
b1 w"
0w#
b0 w$
0w%
b0 w&
1w'
0w(
0w)
0w*
b1111111 w+
b0 x
b0 x!
b0 x"
0x#
b0 x$
0x%
b0 x&
b0 x'
0x(
0x)
0x*
b1111111 x+
b0 y
0y!
b1 y"
0y#
b0 y$
0y%
b0 y&
b1 y'
0y(
0y)
0y*
b100000000000000000000000 y+
b0 z
0z!
b0 z"
0z#
0z$
0z%
b0 z&
b0 z'
0z(
0z)
0z*
b100000000000000000000000 z+
b0 {
b0 {!
0{"
0{#
0{$
0{%
0{&
b1 {'
0{(
0{)
0{*
b0 {+
b0 |
0|!
0|"
0|#
0|$
0|%
1|&
0|'
0|(
0|)
0|*
b1111111 |+
b0 }
0}!
0}"
0}#
0}$
0}%
0}&
0}'
0}(
0})
0}*
0}+
b0 ~
0~!
0~"
0~#
0~$
0~%
1~&
0~'
0~(
0~)
0~*
0~+
$end

#5000
0!
0-

#10000
1!
1-

#15000
0!
0-

#20000
1!
1-

#22000
0"
0.

#25000
0!
0-

#30000
1!
b1010 "!
b1 (
1-
b100 /
b1100000000000100010011 0
b100 4!
b10100000000000010010011 6!
b100 8!
b10011 9!
b10100000000000010010011 ;
b1010000000000001 <!
b101 =!
b10011 C
b11 D
1E
1F!
1J!
1M"
1N
1O"
b111 P!
1X
b10000 \!
b11 ]!
b1010 ],
b1000 ^
b1000 _
1`!
b100 a
b101 d
b111 t

#35000
0!
0-

#40000
1!
b10 (
1-
b1000 /
b1000001000000110110011 0
b1000 4!
b1100000000000100010011 6!
b100 7!
b1000 8!
b10011 9!
0:
b1100000000000100010011 ;
b110000000000010 <!
b11 =!
b101 B!
b10011 C
b1 C!
b11 D
b101 D!
1E
b100 E!
1O
1Q,
b101 V!
b101 W!
b101 Z!
b1100 ^
b1100 _
b100 `
b1000 a
b11 d
b101 j
b100 k
b101 l
b101 m
b101 o
b101 q
b1 r
b101 z

#45000
0!
0-

#50000
1!
b101 $
b11 (
1-
b1100 /
b100011000001000110011 0
b11 1
03
b1100 4!
b1000001000000110110011 6!
b1000 7!
bx 8
b1100 8!
b10011 9!
b1000001000000110110011 ;
b100000100000011 <!
bx =!
b100 @!
b11 B!
b110011 C
b10 C!
b11 D
b11 D!
1E
b1000 E!
b1xxx00000100 I
1P
b11 V!
b101 V,
b11 W!
b11 Z!
b100 Z,
b1 [,
1]
b10000 ^
b10000 _
b1000 `
1`,
b1100 a
bx d
b100 i
b11 j
b1000 k
b11 l
b11 m
b111 o
b11 q
b10 r
b11 z
b100 |
b1 ~

#55000
0!
0-

#60000
1!
b101 !!
b11 "!
b100 #!
b11 $
b101 $!
b1 '!
b100 (
b1 (!
b10 )!
b101 ,!
1-
b10000 /
b1000011000001010110011 0
b1010 1
b10000 4!
b100011000001000110011 6!
b1100 7!
b10000 8!
b10011 9!
b100011000001000110011 ;
b10001100000100 <!
b1000 @!
b1 A!
b10 B!
b110011 C
b11 C!
b11 D
bx D!
1E
b1100 E!
0J!
b11 V!
b11 V,
b1000 W!
0X
b1000 Z!
b1000 Z,
b10 [,
b101 \,
b11 ],
b10100 ^
b100 ^,
b10100 _
b1 _,
b1100 `
b10000 a
b101 c
b1000 i
bx j
b1100 k
b11 l
b1000 m
b11 n
bx o
b1 p
b10 q
b11 r
b1000 z
b11 {
b1000 |
b10 ~

#65000
0!
0-

#70000
1!
b11 !!
b1010 "!
b11 #
b1000 #!
b1000 $
b11 $!
b10 '!
b101 (
b10 (!
b0 )!
b1000 ,!
1-
b10100 /
b10011 0
b0 1
b10100 4!
b1000011000001010110011 6!
b10000 7!
b10100 8!
b10011 9!
b1000011000001010110011 ;
b100001100000101 <!
b101 ?!
b1100 @!
b11 A!
b1 B!
b110011 C
b100 C!
b11 D
1E
b10000 E!
b101 V!
b1000 V,
b1101 W!
b11 W,
b1101 Z!
b1100 Z,
b11 [,
b11 \,
b1010 ],
b11000 ^
b1000 ^,
b11000 _
b10 _,
b10000 `
b10100 a
b11 c
b101 h
b1100 i
b10000 k
b101 l
b1101 m
b101 n
b11 p
b1 q
b100 r
b1101 z
b101 {
b1100 |
b11 ~

#75000
0!
0-

#80000
1!
b1000 !!
b0 "!
b101 #
b1100 #!
b1101 $
b1000 $!
b11 '!
b110 (
b1 (!
b1000 ,!
1-
b11000 /
b101 1
13
b11000 4!
b10011 6!
b10100 7!
b0 8
b11000 8!
b10011 9!
b10011 ;
b0 <!
b0 =!
b11 ?!
b10000 @!
b10 B!
b10011 C
b101 C!
b11 D
1E
b10100 E!
b100010000100 I
b11 V!
b1101 V,
b1011 W!
b101 W,
b1011 Z!
b10000 Z,
b100 [,
b1000 \,
b0 ],
b11100 ^
b1100 ^,
b11100 _
b11 _,
b10100 `
b11000 a
b0 c
b0 d
b11 h
b10000 i
b10100 k
b11 l
b1011 m
b11 n
b10 q
b101 r
b1011 z
b11 {
b10000 |
b100 ~

#85000
0!
0-

#90000
1!
b1101 !!
b101 "!
b11 #
b10000 #!
b1011 $
b1101 $!
b100 '!
b111 (
b0 (!
b0 ,!
1-
b11100 /
b0 1
b11100 4!
b11000 7!
b11100 8!
1:
b0 ?!
b10100 @!
b0 A!
b0 B!
b0 C!
b0 D!
b11000 E!
1J!
b0 V!
b1011 V,
b0 W!
b11 W,
1X
b0 Z!
b10100 Z,
b101 [,
b1101 \,
b101 ],
b100000 ^
b10000 ^,
b100000 _
b100 _,
b11000 `
b11100 a
b0 h
b10100 i
b0 j
b11000 k
b0 l
b0 m
b0 n
b10100 o
b0 p
b0 q
b0 r
b0 z
b0 {
b10100 |
b101 ~

#95000
0!
0-

#100000
1!
b1011 !!
b0 "!
b0 #
b10100 #!
b0 $
b1011 $!
b101 '!
b1000 (
1-
b100000 /
b1010 1
b100000 4!
b11100 7!
b100000 8!
b11000 @!
b11100 E!
b0 V,
b0 W,
b11000 Z,
b0 [,
b1011 \,
b0 ],
b100100 ^
b10100 ^,
b100100 _
b101 _,
b11100 `
b100000 a
b11000 i
b11100 k
b11000 o
b11000 |
b0 ~

#105000
0!
0-

#110000
1!
b0 !!
b1010 "!
b11000 #!
b0 $!
b0 '!
b1001 (
1-
b100100 /
b100100 4!
b100000 7!
b100100 8!
b11100 @!
b100000 E!
b11100 Z,
b0 \,
b1010 ],
b101000 ^
b11000 ^,
b101000 _
b0 _,
b100000 `
b100100 a
b11100 i
b100000 k
b11100 o
b11100 |

#115000
0!
0-

#120000
1!
b11100 #!
b1010 (
1-
b101000 /
b101000 4!
b100100 7!
b101000 8!
b100000 @!
b100100 E!
b100000 Z,
b101100 ^
b11100 ^,
b101100 _
b100100 `
b101000 a
b100000 i
b100100 k
b100000 o
b100000 |

#125000
0!
0-

#130000
1!
b100000 #!
b1011 (
1-
b101100 /
b101100 4!
b101000 7!
b101100 8!
b100100 @!
b101000 E!
b100100 Z,
b110000 ^
b100000 ^,
b110000 _
b101000 `
b101100 a
b100100 i
b101000 k
b100100 o
b100100 |

#135000
0!
0-

#140000
1!
b100100 #!
b1100 (
1-
b110000 /
b110000 4!
b101100 7!
b110000 8!
b101000 @!
b101100 E!
b101000 Z,
b110100 ^
b100100 ^,
b110100 _
b101100 `
b110000 a
b101000 i
b101100 k
b101000 o
b101000 |

#145000
0!
0-

#150000
1!
b101000 #!
b1101 (
1-
b110100 /
b110100 4!
b110000 7!
b110100 8!
b101100 @!
b110000 E!
b101100 Z,
b111000 ^
b101000 ^,
b111000 _
b110000 `
b110100 a
b101100 i
b110000 k
b101100 o
b101100 |

#155000
0!
0-

#160000
1!
b101100 #!
b1110 (
1-
b111000 /
b111000 4!
b110100 7!
b111000 8!
b110000 @!
b110100 E!
b110000 Z,
b111100 ^
b101100 ^,
b111100 _
b110100 `
b111000 a
b110000 i
b110100 k
b110000 o
b110000 |

#165000
0!
0-

#170000
1!
b110000 #!
b1111 (
1-
b111100 /
b111100 4!
b111000 7!
b111100 8!
b110100 @!
b111000 E!
b110100 Z,
b1000000 ^
b110000 ^,
b1000000 _
b111000 `
b111100 a
b110100 i
b111000 k
b110100 o
b110100 |

#175000
0!
0-

#180000
1!
b110100 #!
b10000 (
1-
b1000000 /
b1000000 4!
b111100 7!
b1000000 8!
b111000 @!
b111100 E!
b111000 Z,
b1000100 ^
b110100 ^,
b1000100 _
b111100 `
b1000000 a
b111000 i
b111100 k
b111000 o
b111000 |

#185000
0!
0-

#190000
1!
b111000 #!
b10001 (
1-
b1000100 /
b1000100 4!
b1000000 7!
b1000100 8!
b111100 @!
b1000000 E!
b111100 Z,
b1001000 ^
b111000 ^,
b1001000 _
b1000000 `
b1000100 a
b111100 i
b1000000 k
b111100 o
b111100 |

#195000
0!
0-

#200000
1!
b111100 #!
b10010 (
1-
b1001000 /
b1001000 4!
b1000100 7!
b1001000 8!
b1000000 @!
b1000100 E!
b1000000 Z,
b1001100 ^
b111100 ^,
b1001100 _
b1000100 `
b1001000 a
b1000000 i
b1000100 k
b1000000 o
b1000000 |

#205000
0!
0-

#210000
1!
b1000000 #!
b10011 (
1-
b1001100 /
b1001100 4!
b1001000 7!
b1001100 8!
b1000100 @!
b1001000 E!
b1000100 Z,
b1010000 ^
b1000000 ^,
b1010000 _
b1001000 `
b1001100 a
b1000100 i
b1001000 k
b1000100 o
b1000100 |

#215000
0!
0-

#220000
1!
b1000100 #!
b10100 (
1-
b1010000 /
b1010000 4!
b1001100 7!
b1010000 8!
b1001000 @!
b1001100 E!
b1001000 Z,
b1010100 ^
b1000100 ^,
b1010100 _
b1001100 `
b1010000 a
b1001000 i
b1001100 k
b1001000 o
b1001000 |

#225000
0!
0-

#230000
1!
b1001000 #!
b10101 (
1-
b1010100 /
b1010100 4!
b1010000 7!
b1010100 8!
b1001100 @!
b1010000 E!
b1001100 Z,
b1011000 ^
b1001000 ^,
b1011000 _
b1010000 `
b1010100 a
b1001100 i
b1010000 k
b1001100 o
b1001100 |

#235000
0!
0-

#240000
1!
b1001100 #!
b10110 (
1-
b1011000 /
b1011000 4!
b1010100 7!
b1011000 8!
b1010000 @!
b1010100 E!
b1010000 Z,
b1011100 ^
b1001100 ^,
b1011100 _
b1010100 `
b1011000 a
b1010000 i
b1010100 k
b1010000 o
b1010000 |

#245000
0!
0-

#250000
1!
b1010000 #!
b10111 (
1-
b1011100 /
b1011100 4!
b1011000 7!
b1011100 8!
b1010100 @!
b1011000 E!
b1010100 Z,
b1100000 ^
b1010000 ^,
b1100000 _
b1011000 `
b1011100 a
b1010100 i
b1011000 k
b1010100 o
b1010100 |

#255000
0!
0-

#260000
1!
b1010100 #!
b11000 (
1-
b1100000 /
b1100000 4!
b1011100 7!
b1100000 8!
b1011000 @!
b1011100 E!
b1011000 Z,
b1100100 ^
b1010100 ^,
b1100100 _
b1011100 `
b1100000 a
b1011000 i
b1011100 k
b1011000 o
b1011000 |

#265000
0!
0-

#270000
1!
b1011000 #!
b11001 (
1-
b1100100 /
b1100100 4!
b1100000 7!
b1100100 8!
b1011100 @!
b1100000 E!
b1011100 Z,
b1101000 ^
b1011000 ^,
b1101000 _
b1100000 `
b1100100 a
b1011100 i
b1100000 k
b1011100 o
b1011100 |

#275000
0!
0-

#280000
1!
b1011100 #!
b11010 (
1-
b1101000 /
b1101000 4!
b1100100 7!
b1101000 8!
b1100000 @!
b1100100 E!
b1100000 Z,
b1101100 ^
b1011100 ^,
b1101100 _
b1100100 `
b1101000 a
b1100000 i
b1100100 k
b1100000 o
b1100000 |

#285000
0!
0-

#290000
1!
b1100000 #!
b11011 (
1-
b1101100 /
b1101100 4!
b1101000 7!
b1101100 8!
b1100100 @!
b1101000 E!
b1100100 Z,
b1110000 ^
b1100000 ^,
b1110000 _
b1101000 `
b1101100 a
b1100100 i
b1101000 k
b1100100 o
b1100100 |

#295000
0!
0-

#300000
1!
b1100100 #!
b11100 (
1-
b1110000 /
b1110000 4!
b1101100 7!
b1110000 8!
b1101000 @!
b1101100 E!
b1101000 Z,
b1110100 ^
b1100100 ^,
b1110100 _
b1101100 `
b1110000 a
b1101000 i
b1101100 k
b1101000 o
b1101000 |

#305000
0!
0-

#310000
1!
b1101000 #!
b11101 (
1-
b1110100 /
b1110100 4!
b1110000 7!
b1110100 8!
b1101100 @!
b1110000 E!
b1101100 Z,
b1111000 ^
b1101000 ^,
b1111000 _
b1110000 `
b1110100 a
b1101100 i
b1110000 k
b1101100 o
b1101100 |

#315000
0!
0-

#320000
1!
b1101100 #!
b11110 (
1-
b1111000 /
b1111000 4!
b1110100 7!
b1111000 8!
b1110000 @!
b1110100 E!
b1110000 Z,
b1111100 ^
b1101100 ^,
b1111100 _
b1110100 `
b1111000 a
b1110000 i
b1110100 k
b1110000 o
b1110000 |

#325000
0!
0-

#330000
1!
b1110000 #!
b11111 (
1-
b1111100 /
b1111100 4!
b1111000 7!
b1111100 8!
b1110100 @!
b1111000 E!
b1110100 Z,
b10000000 ^
b1110000 ^,
b10000000 _
b1111000 `
b1111100 a
b1110100 i
b1111000 k
b1110100 o
b1110100 |

#335000
0!
0-

#340000
1!
b1110100 #!
b100000 (
1-
b10000000 /
b10000000 4!
b1111100 7!
b10000000 8!
b1111000 @!
b1111100 E!
b1111000 Z,
b10000100 ^
b1110100 ^,
b10000100 _
b1111100 `
b10000000 a
b1111000 i
b1111100 k
b1111000 o
b1111000 |

#345000
0!
0-

#350000
1!
b1111000 #!
b100001 (
1-
b10000100 /
b10000100 4!
b10000000 7!
b10000100 8!
b1111100 @!
b10000000 E!
b1111100 Z,
b10001000 ^
b1111000 ^,
b10001000 _
b10000000 `
b10000100 a
b1111100 i
b10000000 k
b1111100 o
b1111100 |

#355000
0!
0-

#360000
1!
b1111100 #!
b100010 (
1-
b10001000 /
b10001000 4!
b10000100 7!
b10001000 8!
b10000000 @!
b10000100 E!
b10000000 Z,
b10001100 ^
b1111100 ^,
b10001100 _
b10000100 `
b10001000 a
b10000000 i
b10000100 k
b10000000 o
b10000000 |

#365000
0!
0-

#370000
1!
b10000000 #!
b100011 (
1-
b10001100 /
b10001100 4!
b10001000 7!
b10001100 8!
b10000100 @!
b10001000 E!
b10000100 Z,
b10010000 ^
b10000000 ^,
b10010000 _
b10001000 `
b10001100 a
b10000100 i
b10001000 k
b10000100 o
b10000100 |

#375000
0!
0-

#380000
1!
b10000100 #!
b100100 (
1-
b10010000 /
b10010000 4!
b10001100 7!
b10010000 8!
b10001000 @!
b10001100 E!
b10001000 Z,
b10010100 ^
b10000100 ^,
b10010100 _
b10001100 `
b10010000 a
b10001000 i
b10001100 k
b10001000 o
b10001000 |

#385000
0!
0-

#390000
1!
b10001000 #!
b100101 (
1-
b10010100 /
b10010100 4!
b10010000 7!
b10010100 8!
b10001100 @!
b10010000 E!
b10001100 Z,
b10011000 ^
b10001000 ^,
b10011000 _
b10010000 `
b10010100 a
b10001100 i
b10010000 k
b10001100 o
b10001100 |

#395000
0!
0-

#400000
1!
b10001100 #!
b100110 (
1-
b10011000 /
b10011000 4!
b10010100 7!
b10011000 8!
b10010000 @!
b10010100 E!
b10010000 Z,
b10011100 ^
b10001100 ^,
b10011100 _
b10010100 `
b10011000 a
b10010000 i
b10010100 k
b10010000 o
b10010000 |

#405000
0!
0-

#410000
1!
b10010000 #!
b100111 (
1-
b10011100 /
b10011100 4!
b10011000 7!
b10011100 8!
b10010100 @!
b10011000 E!
b10010100 Z,
b10100000 ^
b10010000 ^,
b10100000 _
b10011000 `
b10011100 a
b10010100 i
b10011000 k
b10010100 o
b10010100 |

#415000
0!
0-

#420000
1!
b10010100 #!
b101000 (
1-
b10100000 /
b10100000 4!
b10011100 7!
b10100000 8!
b10011000 @!
b10011100 E!
b10011000 Z,
b10100100 ^
b10010100 ^,
b10100100 _
b10011100 `
b10100000 a
b10011000 i
b10011100 k
b10011000 o
b10011000 |

#425000
0!
0-

#430000
1!
b10011000 #!
b101001 (
1-
b10100100 /
b10100100 4!
b10100000 7!
b10100100 8!
b10011100 @!
b10100000 E!
b10011100 Z,
b10101000 ^
b10011000 ^,
b10101000 _
b10100000 `
b10100100 a
b10011100 i
b10100000 k
b10011100 o
b10011100 |

#435000
0!
0-

#440000
1!
b10011100 #!
b101010 (
1-
b10101000 /
b10101000 4!
b10100100 7!
b10101000 8!
b10100000 @!
b10100100 E!
b10100000 Z,
b10101100 ^
b10011100 ^,
b10101100 _
b10100100 `
b10101000 a
b10100000 i
b10100100 k
b10100000 o
b10100000 |

#445000
0!
0-

#450000
1!
b10100000 #!
b101011 (
1-
b10101100 /
b10101100 4!
b10101000 7!
b10101100 8!
b10100100 @!
b10101000 E!
b10100100 Z,
b10110000 ^
b10100000 ^,
b10110000 _
b10101000 `
b10101100 a
b10100100 i
b10101000 k
b10100100 o
b10100100 |

#455000
0!
0-

#460000
1!
b10100100 #!
b101100 (
1-
b10110000 /
b10110000 4!
b10101100 7!
b10110000 8!
b10101000 @!
b10101100 E!
b10101000 Z,
b10110100 ^
b10100100 ^,
b10110100 _
b10101100 `
b10110000 a
b10101000 i
b10101100 k
b10101000 o
b10101000 |

#465000
0!
0-

#470000
1!
b10101000 #!
b101101 (
1-
b10110100 /
b10110100 4!
b10110000 7!
b10110100 8!
b10101100 @!
b10110000 E!
b10101100 Z,
b10111000 ^
b10101000 ^,
b10111000 _
b10110000 `
b10110100 a
b10101100 i
b10110000 k
b10101100 o
b10101100 |

#475000
0!
0-

#480000
1!
b10101100 #!
b101110 (
1-
b10111000 /
b10111000 4!
b10110100 7!
b10111000 8!
b10110000 @!
b10110100 E!
b10110000 Z,
b10111100 ^
b10101100 ^,
b10111100 _
b10110100 `
b10111000 a
b10110000 i
b10110100 k
b10110000 o
b10110000 |

#485000
0!
0-

#490000
1!
b10110000 #!
b101111 (
1-
b10111100 /
b10111100 4!
b10111000 7!
b10111100 8!
b10110100 @!
b10111000 E!
b10110100 Z,
b11000000 ^
b10110000 ^,
b11000000 _
b10111000 `
b10111100 a
b10110100 i
b10111000 k
b10110100 o
b10110100 |

#495000
0!
0-

#500000
1!
b10110100 #!
b110000 (
1-
b11000000 /
b11000000 4!
b10111100 7!
b11000000 8!
b10111000 @!
b10111100 E!
b10111000 Z,
b11000100 ^
b10110100 ^,
b11000100 _
b10111100 `
b11000000 a
b10111000 i
b10111100 k
b10111000 o
b10111000 |

#505000
0!
0-

#510000
1!
b10111000 #!
b110001 (
1-
b11000100 /
b11000100 4!
b11000000 7!
b11000100 8!
b10111100 @!
b11000000 E!
b10111100 Z,
b11001000 ^
b10111000 ^,
b11001000 _
b11000000 `
b11000100 a
b10111100 i
b11000000 k
b10111100 o
b10111100 |

#515000
0!
0-

#520000
1!
b10111100 #!
b110010 (
1-
b11001000 /
b11001000 4!
b11000100 7!
b11001000 8!
b11000000 @!
b11000100 E!
b11000000 Z,
b11001100 ^
b10111100 ^,
b11001100 _
b11000100 `
b11001000 a
b11000000 i
b11000100 k
b11000000 o
b11000000 |

#525000
0!
0-

#530000
1!
b11000000 #!
b110011 (
1-
b11001100 /
b11001100 4!
b11001000 7!
b11001100 8!
b11000100 @!
b11001000 E!
b11000100 Z,
b11010000 ^
b11000000 ^,
b11010000 _
b11001000 `
b11001100 a
b11000100 i
b11001000 k
b11000100 o
b11000100 |

#535000
0!
0-

#540000
1!
b11000100 #!
b110100 (
1-
b11010000 /
b11010000 4!
b11001100 7!
b11010000 8!
b11001000 @!
b11001100 E!
b11001000 Z,
b11010100 ^
b11000100 ^,
b11010100 _
b11001100 `
b11010000 a
b11001000 i
b11001100 k
b11001000 o
b11001000 |

#545000
0!
0-

#550000
1!
b11001000 #!
b110101 (
1-
b11010100 /
b11010100 4!
b11010000 7!
b11010100 8!
b11001100 @!
b11010000 E!
b11001100 Z,
b11011000 ^
b11001000 ^,
b11011000 _
b11010000 `
b11010100 a
b11001100 i
b11010000 k
b11001100 o
b11001100 |

#555000
0!
0-

#560000
1!
b11001100 #!
b110110 (
1-
b11011000 /
b11011000 4!
b11010100 7!
b11011000 8!
b11010000 @!
b11010100 E!
b11010000 Z,
b11011100 ^
b11001100 ^,
b11011100 _
b11010100 `
b11011000 a
b11010000 i
b11010100 k
b11010000 o
b11010000 |

#565000
0!
0-

#570000
1!
b11010000 #!
b110111 (
1-
b11011100 /
b11011100 4!
b11011000 7!
b11011100 8!
b11010100 @!
b11011000 E!
b11010100 Z,
b11100000 ^
b11010000 ^,
b11100000 _
b11011000 `
b11011100 a
b11010100 i
b11011000 k
b11010100 o
b11010100 |

#575000
0!
0-

#580000
1!
b11010100 #!
b111000 (
1-
b11100000 /
b11100000 4!
b11011100 7!
b11100000 8!
b11011000 @!
b11011100 E!
b11011000 Z,
b11100100 ^
b11010100 ^,
b11100100 _
b11011100 `
b11100000 a
b11011000 i
b11011100 k
b11011000 o
b11011000 |

#585000
0!
0-

#590000
1!
b11011000 #!
b111001 (
1-
b11100100 /
b11100100 4!
b11100000 7!
b11100100 8!
b11011100 @!
b11100000 E!
b11011100 Z,
b11101000 ^
b11011000 ^,
b11101000 _
b11100000 `
b11100100 a
b11011100 i
b11100000 k
b11011100 o
b11011100 |

#595000
0!
0-

#600000
1!
b11011100 #!
b111010 (
1-
b11101000 /
b11101000 4!
b11100100 7!
b11101000 8!
b11100000 @!
b11100100 E!
b11100000 Z,
b11101100 ^
b11011100 ^,
b11101100 _
b11100100 `
b11101000 a
b11100000 i
b11100100 k
b11100000 o
b11100000 |

#605000
0!
0-

#610000
1!
b11100000 #!
b111011 (
1-
b11101100 /
b11101100 4!
b11101000 7!
b11101100 8!
b11100100 @!
b11101000 E!
b11100100 Z,
b11110000 ^
b11100000 ^,
b11110000 _
b11101000 `
b11101100 a
b11100100 i
b11101000 k
b11100100 o
b11100100 |

#615000
0!
0-

#620000
1!
b11100100 #!
b111100 (
1-
b11110000 /
b11110000 4!
b11101100 7!
b11110000 8!
b11101000 @!
b11101100 E!
b11101000 Z,
b11110100 ^
b11100100 ^,
b11110100 _
b11101100 `
b11110000 a
b11101000 i
b11101100 k
b11101000 o
b11101000 |

#625000
0!
0-

#630000
1!
b11101000 #!
b111101 (
1-
b11110100 /
b11110100 4!
b11110000 7!
b11110100 8!
b11101100 @!
b11110000 E!
b11101100 Z,
b11111000 ^
b11101000 ^,
b11111000 _
b11110000 `
b11110100 a
b11101100 i
b11110000 k
b11101100 o
b11101100 |

#635000
0!
0-

#640000
1!
b11101100 #!
b111110 (
1-
b11111000 /
b11111000 4!
b11110100 7!
b11111000 8!
b11110000 @!
b11110100 E!
b11110000 Z,
b11111100 ^
b11101100 ^,
b11111100 _
b11110100 `
b11111000 a
b11110000 i
b11110100 k
b11110000 o
b11110000 |

#645000
0!
0-

#650000
1!
b11110000 #!
b111111 (
1-
b11111100 /
b11111100 4!
b11111000 7!
b11111100 8!
b11110100 @!
b11111000 E!
b11110100 Z,
b100000000 ^
b11110000 ^,
b100000000 _
b11111000 `
b11111100 a
b11110100 i
b11111000 k
b11110100 o
b11110100 |

#655000
0!
0-

#660000
1!
b11110100 #!
b1000000 (
1-
b100000000 /
bx 0
b100000000 4!
b11111100 7!
b100000000 8!
b11111000 @!
b11111100 E!
b11111000 Z,
b100000100 ^
b11110100 ^,
b100000100 _
b11111100 `
b100000000 a
b11111000 i
b11111100 k
b11111000 o
b11111000 |

#665000
0!
0-

#670000
1!
b11111000 #!
b1000001 (
1-
b100000100 /
bx 2
x3
x4
b100000100 4!
x5
x6
bx 6!
x7
b100000000 7!
bx 8
b100000100 8!
bx 9
bx 9!
bx ;
x<
bx <!
x=
bx =!
x?
x@
b11111100 @!
bx C
bx D
xE
b100000000 E!
bx F
xG
xH
bx I
xJ
bx K
xL
b11111100 Z,
b100001000 ^
b11111000 ^,
b100001000 _
b100000000 `
b100000100 a
bx b
bx c
bx d
bx e
bx f
b11111100 i
b100000000 k
b11111100 o
b11111100 |

#675000
0!
0-

#680000
1!
bx !"
x!#
x!$
x!&
bx !'
x!(
x!)
x!*
x!+
bx !,
bx ""
x"#
x"$
x"%
x"&
bx "'
x"(
x")
x"*
bx ",
b11111100 #!
bx #"
x##
x#$
x#%
x#&
x#'
x#(
x#)
x#*
x#,
bx $"
x$#
x$$
x$%
x$&
x$'
x$(
x$)
x$*
x$+
x$,
bx %"
x%#
x%$
x%%
x%&
x%'
x%(
bx00x %)
x%*
x%+
bx &"
x&#
x&$
x&%
x&&
x&'
x&(
x&)
x&*
bx &,
x'"
x'#
x'$
x'%
x'&
x''
x'(
x')
x'*
bx ',
b1000010 (
bx (!
x("
x(#
x($
x(%
x(&
x('
x((
x()
x(*
x(+
bx (,
bx )!
x)"
x)#
x)$
x)%
x)&
bx )'
x)(
bx ))
x)*
x)+
x),
x*"
x*#
x*$
x*%
x*&
bx *'
x*(
bx0 *)
x**
x*,
x+"
x+#
x+$
x+%
x+&
x+'
x+(
bx0 +)
x+*
bx ,!
x,"
x,#
x,$
x,%
x,&
x,'
x,(
bx ,)
x,*
x,+
1-
bx -!
x-"
x-#
x-$
x-%
x-&
x-'
x-(
bx -)
x-*
x-,
bx .!
x."
x.#
x.$
x.%
x.&
x.'
x.(
bx .)
x.*
x.,
b100001000 /
x/!
x/"
x/#
x/$
x/%
x/&
bx /'
x/(
x/*
x/+
x/,
x0!
x0"
x0#
x0$
x0%
x0&
bx 0'
x0(
x0*
bx 0+
x0,
x1!
x1"
x1#
x1$
x1%
x1&
bx 1'
x1(
bx 1)
x1*
x1,
x2!
x2"
x2#
x2$
x2%
x2&
x2'
x2(
x2*
bx 2+
bx 2,
x3!
x3"
x3#
x3$
x3%
x3&
x3'
x3(
x3)
x3*
b11111111111111111111111111111111 3+
b100001000 4!
x4"
x4#
x4$
x4%
x4&
x4'
x4(
x4)
x4*
bx 4,
x5"
x5#
x5$
x5%
x5&
bx 5'
x5(
bx 5)
x5*
bx 5+
b11111111111111111111111111111111 5,
x6"
x6#
x6$
x6%
x6&
bx 6'
x6(
bx 6)
x6*
bx 6+
b100000100 7!
x7"
x7#
x7$
x7%
x7&
bx 7'
x7(
x7*
bx 7+
x7,
b100001000 8!
x8"
x8#
x8$
x8%
x8&
bx 8'
x8(
bx00000 8)
x8*
bx 8+
x8,
x9"
x9#
x9$
x9%
x9&
bx 9'
x9(
bx 9)
x9*
x9+
x9,
x:
x:"
x:#
x:$
x:%
x:&
bx :'
x:(
bx :)
x:*
x:+
x:,
x;"
x;#
x;$
x;%
x;&
bx0 ;'
x;(
x;)
x;*
x;+
x;,
x<"
x<#
x<$
x<%
x<&
x<'
x<(
x<)
x<*
x<+
bx <,
x="
x=#
x=$
x=%
x=&
x='
x=(
x=*
x=+
bx =,
bx >!
x>"
bx0 >#
x>$
x>%
x>&
x>(
x>)
x>*
x>+
x>,
bx ?!
x?"
x?$
x?%
x?&
x?'
x?(
x?)
x?*
bx ?,
b100000000 @!
x@"
x@#
x@$
x@%
x@&
x@'
x@(
x@*
bx @+
bx @,
bx A!
xA"
xA#
xA$
xA%
xA&
xA'
xA(
xA)
xA*
bx A+
xA,
bx B!
xB"
xB#
xB$
xB%
xB&
xB'
xB(
xB)
xB*
bx B+
bx B,
bx C!
xC"
xC#
xC$
xC%
xC&
xC'
xC(
xC)
xC*
b1xxxxxxxxxxxxxxxxxxxxxxx C+
bx C,
bx D!
xD#
xD$
xD%
xD&
xD'
xD(
xD)
xD*
b1xxxxxxxxxxxxxxxxxxxxxxx D+
xD,
b100000100 E!
xE#
xE$
xE%
xE&
xE'
xE(
xE)
xE*
bx E+
bx E,
xF!
xF#
xF$
xF%
xF&
xF'
xF(
xF)
xF*
bx F+
bx F,
xG!
xG#
xG$
xG%
xG&
xG'
xG(
xG)
xG*
xG+
xG,
xH!
xH#
xH$
xH%
xH&
xH'
xH(
xH)
xH*
xH+
xH,
xI!
xI#
xI$
xI%
xI&
xI'
xI(
xI)
xI*
xI+
xI,
xJ!
bx1111111100000000000000000000000 J"
xJ#
xJ$
xJ%
xJ'
xJ(
xJ)
xJ*
xJ+
xJ,
bx K!
bx0000000000000000000000000000000 K"
xK#
xK$
xK%
xK&
xK'
xK(
xK)
xK*
bx K+
xK,
bx L!
xL"
xL#
xL$
xL%
xL'
xL(
xL)
xL*
xL+
bx L,
xM!
0M"
xM#
xM$
xM%
xM'
xM(
xM)
xM*
xM+
bx M,
xN
xN!
xN#
xN$
xN%
xN'
xN(
xN)
xN*
xN,
xO!
0O"
xO#
xO$
xO%
xO&
xO'
xO(
xO)
xO*
bx O+
bx O,
b1xxxxxxxxxxxxxxxxxxxxxxx0000000000 P#
xP$
xP%
xP&
xP'
xP(
xP)
xP*
bx000000 P+
bx P,
bx Q
bx Q"
bx Q#
xQ$
xQ%
xQ'
xQ(
xQ)
xQ*
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Q+
bx R!
bx R"
b1xxxxxxxxxxxxxxxxxxxxxxx0000000000 R#
xR$
xR%
xR'
xR(
xR)
xR*
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx R+
bx S!
bx S"
bx S#
xS$
xS%
xS&
xS'
xS(
xS)
xS*
bx S+
xT
bx T"
bx0 T#
xT$
xT%
xT&
xT'
xT(
xT)
xT*
xT+
xU
bx U#
xU$
xU%
xU'
xU(
xU)
xU*
bx U+
xV
bx V!
bx V"
bx V#
xV$
xV%
xV'
xV(
xV)
xV*
xV+
bx W
bx W!
bx W"
bx W#
xW$
xW%
xW&
xW'
xW(
xW)
xW*
bx W+
xX
xX!
bx X"
xX#
xX$
xX%
xX&
xX'
xX(
xX)
xX*
bx X+
xY
xY!
bx Y"
b0xxxxxxxxxxxxxxxxxxxxxxxxx00x Y#
xY$
xY%
xY'
xY(
xY)
xY*
bx Y+
bx Z!
bx Z"
bx Z#
xZ$
xZ%
xZ'
xZ(
xZ)
xZ*
bx Z+
b100000000 Z,
bx [!
bx ["
bx [#
x[$
x[%
x[&
x['
x[(
x[)
x[*
x\
bx0xxx \!
x\"
bx \#
x\$
x\%
x\&
x\'
x\(
x\)
x\*
x\+
x]"
x]#
x]$
x]%
bx0 ]'
x](
x])
x]*
x]+
b100001100 ^
0^!
x^"
x^#
x^$
x^%
x^(
x^)
x^*
x^+
b11111100 ^,
bx _
x_"
x_$
x_%
x_&
x_'
x_(
x_)
x_*
bx _+
b100000100 `
0`!
bx `"
x`#
x`$
x`%
x`&
x`'
x`(
x`)
x`*
b100001000 a
bx a"
xa#
xa$
xa%
xa'
xa(
xa)
xa*
bx b!
xb"
xb#
xb$
xb%
xb'
xb(
xb)
xb*
bx c!
xc"
xc#
xc$
xc%
xc&
xc'
xc(
xc)
xc*
bx c+
bx d!
xd"
xd#
bx00x d$
xd%
xd&
xd'
xd(
xd)
xd*
b1000 d+
bx e!
xe"
xe#
xe$
xe%
xe'
xe(
xe)
xe*
xf!
xf"
xf#
xf$
xf%
xf'
xf(
xf)
xf*
xf+
bx g
xg!
xg"
xg#
xg$
xg%
xg&
xg'
xg(
xg)
xg*
xg+
bx h
xh!
bx h"
xh#
bx h$
xh%
xh&
xh'
xh(
xh)
xh*
xh+
b100000000 i
xi!
bx i"
xi#
bx0 i$
xi%
xi'
xi(
xi)
xi+
bx j
xj!
xj"
xj#
bx0 j$
xj%
xj'
xj(
xj)
xj*
xj+
b100000100 k
xk!
xk"
xk#
bx k$
xk%
xk&
xk'
xk(
xk)
xk+
bx l
xl!
xl"
xl#
bx l$
xl%
xl'
xl(
xl)
bx l+
bx m
xm!
xm"
xm#
bx m$
xm%
xm'
xm(
xm)
bx m+
bx n
xn!
bx n"
xn#
xn%
xn&
xn'
xn(
xn)
xn*
bx n+
bx o
xo!
bx o"
xo#
xo%
bx o&
b1xxxxxxxxxxxxxxxxxxxxxxx0000000000 o'
xo(
xo)
xo*
bx o+
bx p
xp!
bx p"
xp#
bx p$
xp%
bx p'
xp(
xp)
xp+
bx q
xq!
xq"
xq#
xq%
bx q&
b1xxxxxxxxxxxxxxxxxxxxxxx0000000000 q'
xq(
xq)
xq+
bx r
xr!
xr"
xr#
xr$
xr%
b11111111111111111111111111111111 r&
bx r'
xr(
xr)
xr*
xr+
xs
xs!
xs"
xs#
xs$
xs%
bx0 s'
xs(
xs)
xs*
xs+
bx t"
xt#
bx t$
xt%
bx t&
bx t'
xt(
xt)
xt+
bx u"
xu#
bx u$
xu%
bx u&
bx u'
xu(
xu)
bx v
bx v"
xv#
xv%
bx v&
bx v'
xv(
xv)
xv*
bx v+
bx w
bx w"
xw#
bx00000 w$
xw%
bx w&
xw'
xw(
xw)
xw*
bx w+
bx x
bx x!
bx x"
xx#
bx x$
xx%
bx x&
b0xxxxxxxxxxxxxxxxxxxxxxxxx00x x'
xx(
xx)
bx x+
bx y
xy!
bx y"
xy#
bx y$
xy%
bx y&
bx y'
xy(
xy)
b1xxxxxxxxxxxxxxxxxxxxxxx y+
bx z
xz!
bx0 z"
xz#
xz$
xz%
bx z&
bx z'
xz(
xz)
xz*
b1xxxxxxxxxxxxxxxxxxxxxxx z+
bx {
bx {!
x{"
x{#
x{$
x{%
x{&
bx {'
x{(
x{)
x{*
bx {+
b100000000 |
x|!
x|"
x|#
x|%
x|&
x|'
x|(
x|)
bx |+
x}!
x}#
x}$
x}%
x}&
x}'
x}(
x})
x}+
x~!
x~"
x~#
x~$
x~%
x~&
x~(
x~)
x~*
x~+

#685000
0!
0-

#690000
1!
bx #
b100000000 #!
bx $
x%
x&
bx '
b1000011 (
bx0 *!
bx0 +!
1-
bx 1
b100000100 @!
b100001000 E!
xO
xQ,
bx R
xR,
bx S,
xT,
xU,
bx V,
bx W,
bx X,
bx Y,
xZ
b100000100 Z,
bx [,
b100000000 ^,
b100000100 i
b100001000 k
b100000100 |
bx }
bx ~

#695000
0!
0-

#700000
1!
bx !!
bx "!
b100000100 #!
bx $!
bx %!
bx &!
bx '!
b1000100 (
bx *!
bx +!
1-
xP
bx S
b100001000 Z,
x[
bx \,
x]
bx ],
b100000100 ^,
bx _,
x`,
bx a,
xb,
bx c,
xd,
b100001000 |

#705000
0!
0-

#710000
1!
b100001000 #!
b1000101 (
1-
b100001000 ^,

#715000
0!
0-

#720000
1!
b1000110 (
1-

#725000
0!
0-

#730000
1!
b1000111 (
1-

#735000
0!
0-

#740000
1!
b1001000 (
1-

#745000
0!
0-

#750000
1!
b1001001 (
1-

#755000
0!
0-

#760000
1!
b1001010 (
1-

#765000
0!
0-

#770000
1!
b1001011 (
1-

#775000
0!
0-

#780000
1!
b1001100 (
1-

#785000
0!
0-

#790000
1!
b1001101 (
1-

#795000
0!
0-

#800000
1!
b1001110 (
1-

#805000
0!
0-

#810000
1!
b1001111 (
1-

#815000
0!
0-

#820000
1!
b1010000 (
1-

#825000
0!
0-

#830000
1!
b1010001 (
1-

#835000
0!
0-

#840000
1!
b1010010 (
1-

#845000
0!
0-

#850000
1!
b1010011 (
1-

#855000
0!
0-

#860000
1!
b1010100 (
1-

#865000
0!
0-

#870000
1!
b1010101 (
1-

#875000
0!
0-

#880000
1!
b1010110 (
1-

#885000
0!
0-

#890000
1!
b1010111 (
1-

#895000
0!
0-

#900000
1!
b1011000 (
1-

#905000
0!
0-

#910000
1!
b1011001 (
1-

#915000
0!
0-

#920000
1!
b1011010 (
1-

#925000
0!
0-

#930000
1!
b1011011 (
1-

#935000
0!
0-

#940000
1!
b1011100 (
1-

#945000
0!
0-

#950000
1!
b1011101 (
1-

#955000
0!
0-

#960000
1!
b1011110 (
1-

#965000
0!
0-

#970000
1!
b1011111 (
1-

#975000
0!
0-

#980000
1!
b1100000 (
1-

#985000
0!
0-

#990000
1!
b1100001 (
1-

#995000
0!
0-
