// Seed: 3311368706
module module_0 (
    output wand id_0,
    output wor id_1,
    input supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input wand id_5
    , id_8, id_9,
    output tri1 id_6
);
  string id_10 = "";
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    output uwire id_2,
    output wor   id_3
);
  always @(negedge 1) begin : LABEL_0
    id_1 <= 1;
  end
  logic [7:0] id_5;
  tri id_6 = id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3
  );
  id_7(
      .id_0(id_6 << 1'b0), .id_1(id_1), .id_2(), .id_3(1)
  );
  wire   id_8;
  string id_9 = "";
  wire   id_10;
endmodule
