
SelfDriving_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010d88  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000069bc  08011028  08011028  00021028  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080179e4  080179e4  00030370  2**0
                  CONTENTS
  4 .ARM          00000008  080179e4  080179e4  000279e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080179ec  080179ec  00030370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080179ec  080179ec  000279ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080179f0  080179f0  000279f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b0  24000000  080179f4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  240002b0  08017ca4  000302b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000310  08017d04  00030310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000099c  24000370  08017d64  00030370  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  24000d0c  08017d64  00030d0c  2**0
                  ALLOC
 13 .openamp_section 0000008c  38000000  08017d64  00040000  2**2
                  ALLOC
 14 .ARM.attributes 0000002e  00000000  00000000  00030370  2**0
                  CONTENTS, READONLY
 15 .debug_info   00057f8d  00000000  00000000  0003039e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00009489  00000000  00000000  0008832b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002090  00000000  00000000  000917b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00001d18  00000000  00000000  00093848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000471b1  00000000  00000000  00095560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000370c9  00000000  00000000  000dc711  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0018c319  00000000  00000000  001137da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000053  00000000  00000000  0029faf3  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000972c  00000000  00000000  0029fb48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000370 	.word	0x24000370
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011010 	.word	0x08011010

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000374 	.word	0x24000374
 80002dc:	08011010 	.word	0x08011010

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	; 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9a6 	b.w	8000a8c <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	4604      	mov	r4, r0
 80007d0:	468c      	mov	ip, r1
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	f040 8083 	bne.w	80008de <__udivmoddi4+0x116>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d947      	bls.n	800086e <__udivmoddi4+0xa6>
 80007de:	fab2 f282 	clz	r2, r2
 80007e2:	b142      	cbz	r2, 80007f6 <__udivmoddi4+0x2e>
 80007e4:	f1c2 0020 	rsb	r0, r2, #32
 80007e8:	fa24 f000 	lsr.w	r0, r4, r0
 80007ec:	4091      	lsls	r1, r2
 80007ee:	4097      	lsls	r7, r2
 80007f0:	ea40 0c01 	orr.w	ip, r0, r1
 80007f4:	4094      	lsls	r4, r2
 80007f6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80007fa:	0c23      	lsrs	r3, r4, #16
 80007fc:	fbbc f6f8 	udiv	r6, ip, r8
 8000800:	fa1f fe87 	uxth.w	lr, r7
 8000804:	fb08 c116 	mls	r1, r8, r6, ip
 8000808:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800080c:	fb06 f10e 	mul.w	r1, r6, lr
 8000810:	4299      	cmp	r1, r3
 8000812:	d909      	bls.n	8000828 <__udivmoddi4+0x60>
 8000814:	18fb      	adds	r3, r7, r3
 8000816:	f106 30ff 	add.w	r0, r6, #4294967295
 800081a:	f080 8119 	bcs.w	8000a50 <__udivmoddi4+0x288>
 800081e:	4299      	cmp	r1, r3
 8000820:	f240 8116 	bls.w	8000a50 <__udivmoddi4+0x288>
 8000824:	3e02      	subs	r6, #2
 8000826:	443b      	add	r3, r7
 8000828:	1a5b      	subs	r3, r3, r1
 800082a:	b2a4      	uxth	r4, r4
 800082c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000830:	fb08 3310 	mls	r3, r8, r0, r3
 8000834:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000838:	fb00 fe0e 	mul.w	lr, r0, lr
 800083c:	45a6      	cmp	lr, r4
 800083e:	d909      	bls.n	8000854 <__udivmoddi4+0x8c>
 8000840:	193c      	adds	r4, r7, r4
 8000842:	f100 33ff 	add.w	r3, r0, #4294967295
 8000846:	f080 8105 	bcs.w	8000a54 <__udivmoddi4+0x28c>
 800084a:	45a6      	cmp	lr, r4
 800084c:	f240 8102 	bls.w	8000a54 <__udivmoddi4+0x28c>
 8000850:	3802      	subs	r0, #2
 8000852:	443c      	add	r4, r7
 8000854:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000858:	eba4 040e 	sub.w	r4, r4, lr
 800085c:	2600      	movs	r6, #0
 800085e:	b11d      	cbz	r5, 8000868 <__udivmoddi4+0xa0>
 8000860:	40d4      	lsrs	r4, r2
 8000862:	2300      	movs	r3, #0
 8000864:	e9c5 4300 	strd	r4, r3, [r5]
 8000868:	4631      	mov	r1, r6
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	b902      	cbnz	r2, 8000872 <__udivmoddi4+0xaa>
 8000870:	deff      	udf	#255	; 0xff
 8000872:	fab2 f282 	clz	r2, r2
 8000876:	2a00      	cmp	r2, #0
 8000878:	d150      	bne.n	800091c <__udivmoddi4+0x154>
 800087a:	1bcb      	subs	r3, r1, r7
 800087c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000880:	fa1f f887 	uxth.w	r8, r7
 8000884:	2601      	movs	r6, #1
 8000886:	fbb3 fcfe 	udiv	ip, r3, lr
 800088a:	0c21      	lsrs	r1, r4, #16
 800088c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000890:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000894:	fb08 f30c 	mul.w	r3, r8, ip
 8000898:	428b      	cmp	r3, r1
 800089a:	d907      	bls.n	80008ac <__udivmoddi4+0xe4>
 800089c:	1879      	adds	r1, r7, r1
 800089e:	f10c 30ff 	add.w	r0, ip, #4294967295
 80008a2:	d202      	bcs.n	80008aa <__udivmoddi4+0xe2>
 80008a4:	428b      	cmp	r3, r1
 80008a6:	f200 80e9 	bhi.w	8000a7c <__udivmoddi4+0x2b4>
 80008aa:	4684      	mov	ip, r0
 80008ac:	1ac9      	subs	r1, r1, r3
 80008ae:	b2a3      	uxth	r3, r4
 80008b0:	fbb1 f0fe 	udiv	r0, r1, lr
 80008b4:	fb0e 1110 	mls	r1, lr, r0, r1
 80008b8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80008bc:	fb08 f800 	mul.w	r8, r8, r0
 80008c0:	45a0      	cmp	r8, r4
 80008c2:	d907      	bls.n	80008d4 <__udivmoddi4+0x10c>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80008ca:	d202      	bcs.n	80008d2 <__udivmoddi4+0x10a>
 80008cc:	45a0      	cmp	r8, r4
 80008ce:	f200 80d9 	bhi.w	8000a84 <__udivmoddi4+0x2bc>
 80008d2:	4618      	mov	r0, r3
 80008d4:	eba4 0408 	sub.w	r4, r4, r8
 80008d8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80008dc:	e7bf      	b.n	800085e <__udivmoddi4+0x96>
 80008de:	428b      	cmp	r3, r1
 80008e0:	d909      	bls.n	80008f6 <__udivmoddi4+0x12e>
 80008e2:	2d00      	cmp	r5, #0
 80008e4:	f000 80b1 	beq.w	8000a4a <__udivmoddi4+0x282>
 80008e8:	2600      	movs	r6, #0
 80008ea:	e9c5 0100 	strd	r0, r1, [r5]
 80008ee:	4630      	mov	r0, r6
 80008f0:	4631      	mov	r1, r6
 80008f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008f6:	fab3 f683 	clz	r6, r3
 80008fa:	2e00      	cmp	r6, #0
 80008fc:	d14a      	bne.n	8000994 <__udivmoddi4+0x1cc>
 80008fe:	428b      	cmp	r3, r1
 8000900:	d302      	bcc.n	8000908 <__udivmoddi4+0x140>
 8000902:	4282      	cmp	r2, r0
 8000904:	f200 80b8 	bhi.w	8000a78 <__udivmoddi4+0x2b0>
 8000908:	1a84      	subs	r4, r0, r2
 800090a:	eb61 0103 	sbc.w	r1, r1, r3
 800090e:	2001      	movs	r0, #1
 8000910:	468c      	mov	ip, r1
 8000912:	2d00      	cmp	r5, #0
 8000914:	d0a8      	beq.n	8000868 <__udivmoddi4+0xa0>
 8000916:	e9c5 4c00 	strd	r4, ip, [r5]
 800091a:	e7a5      	b.n	8000868 <__udivmoddi4+0xa0>
 800091c:	f1c2 0320 	rsb	r3, r2, #32
 8000920:	fa20 f603 	lsr.w	r6, r0, r3
 8000924:	4097      	lsls	r7, r2
 8000926:	fa01 f002 	lsl.w	r0, r1, r2
 800092a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800092e:	40d9      	lsrs	r1, r3
 8000930:	4330      	orrs	r0, r6
 8000932:	0c03      	lsrs	r3, r0, #16
 8000934:	fbb1 f6fe 	udiv	r6, r1, lr
 8000938:	fa1f f887 	uxth.w	r8, r7
 800093c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000940:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000944:	fb06 f108 	mul.w	r1, r6, r8
 8000948:	4299      	cmp	r1, r3
 800094a:	fa04 f402 	lsl.w	r4, r4, r2
 800094e:	d909      	bls.n	8000964 <__udivmoddi4+0x19c>
 8000950:	18fb      	adds	r3, r7, r3
 8000952:	f106 3cff 	add.w	ip, r6, #4294967295
 8000956:	f080 808d 	bcs.w	8000a74 <__udivmoddi4+0x2ac>
 800095a:	4299      	cmp	r1, r3
 800095c:	f240 808a 	bls.w	8000a74 <__udivmoddi4+0x2ac>
 8000960:	3e02      	subs	r6, #2
 8000962:	443b      	add	r3, r7
 8000964:	1a5b      	subs	r3, r3, r1
 8000966:	b281      	uxth	r1, r0
 8000968:	fbb3 f0fe 	udiv	r0, r3, lr
 800096c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000970:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000974:	fb00 f308 	mul.w	r3, r0, r8
 8000978:	428b      	cmp	r3, r1
 800097a:	d907      	bls.n	800098c <__udivmoddi4+0x1c4>
 800097c:	1879      	adds	r1, r7, r1
 800097e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000982:	d273      	bcs.n	8000a6c <__udivmoddi4+0x2a4>
 8000984:	428b      	cmp	r3, r1
 8000986:	d971      	bls.n	8000a6c <__udivmoddi4+0x2a4>
 8000988:	3802      	subs	r0, #2
 800098a:	4439      	add	r1, r7
 800098c:	1acb      	subs	r3, r1, r3
 800098e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000992:	e778      	b.n	8000886 <__udivmoddi4+0xbe>
 8000994:	f1c6 0c20 	rsb	ip, r6, #32
 8000998:	fa03 f406 	lsl.w	r4, r3, r6
 800099c:	fa22 f30c 	lsr.w	r3, r2, ip
 80009a0:	431c      	orrs	r4, r3
 80009a2:	fa20 f70c 	lsr.w	r7, r0, ip
 80009a6:	fa01 f306 	lsl.w	r3, r1, r6
 80009aa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80009ae:	fa21 f10c 	lsr.w	r1, r1, ip
 80009b2:	431f      	orrs	r7, r3
 80009b4:	0c3b      	lsrs	r3, r7, #16
 80009b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009ba:	fa1f f884 	uxth.w	r8, r4
 80009be:	fb0e 1119 	mls	r1, lr, r9, r1
 80009c2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80009c6:	fb09 fa08 	mul.w	sl, r9, r8
 80009ca:	458a      	cmp	sl, r1
 80009cc:	fa02 f206 	lsl.w	r2, r2, r6
 80009d0:	fa00 f306 	lsl.w	r3, r0, r6
 80009d4:	d908      	bls.n	80009e8 <__udivmoddi4+0x220>
 80009d6:	1861      	adds	r1, r4, r1
 80009d8:	f109 30ff 	add.w	r0, r9, #4294967295
 80009dc:	d248      	bcs.n	8000a70 <__udivmoddi4+0x2a8>
 80009de:	458a      	cmp	sl, r1
 80009e0:	d946      	bls.n	8000a70 <__udivmoddi4+0x2a8>
 80009e2:	f1a9 0902 	sub.w	r9, r9, #2
 80009e6:	4421      	add	r1, r4
 80009e8:	eba1 010a 	sub.w	r1, r1, sl
 80009ec:	b2bf      	uxth	r7, r7
 80009ee:	fbb1 f0fe 	udiv	r0, r1, lr
 80009f2:	fb0e 1110 	mls	r1, lr, r0, r1
 80009f6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80009fa:	fb00 f808 	mul.w	r8, r0, r8
 80009fe:	45b8      	cmp	r8, r7
 8000a00:	d907      	bls.n	8000a12 <__udivmoddi4+0x24a>
 8000a02:	19e7      	adds	r7, r4, r7
 8000a04:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a08:	d22e      	bcs.n	8000a68 <__udivmoddi4+0x2a0>
 8000a0a:	45b8      	cmp	r8, r7
 8000a0c:	d92c      	bls.n	8000a68 <__udivmoddi4+0x2a0>
 8000a0e:	3802      	subs	r0, #2
 8000a10:	4427      	add	r7, r4
 8000a12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000a16:	eba7 0708 	sub.w	r7, r7, r8
 8000a1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000a1e:	454f      	cmp	r7, r9
 8000a20:	46c6      	mov	lr, r8
 8000a22:	4649      	mov	r1, r9
 8000a24:	d31a      	bcc.n	8000a5c <__udivmoddi4+0x294>
 8000a26:	d017      	beq.n	8000a58 <__udivmoddi4+0x290>
 8000a28:	b15d      	cbz	r5, 8000a42 <__udivmoddi4+0x27a>
 8000a2a:	ebb3 020e 	subs.w	r2, r3, lr
 8000a2e:	eb67 0701 	sbc.w	r7, r7, r1
 8000a32:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000a36:	40f2      	lsrs	r2, r6
 8000a38:	ea4c 0202 	orr.w	r2, ip, r2
 8000a3c:	40f7      	lsrs	r7, r6
 8000a3e:	e9c5 2700 	strd	r2, r7, [r5]
 8000a42:	2600      	movs	r6, #0
 8000a44:	4631      	mov	r1, r6
 8000a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a4a:	462e      	mov	r6, r5
 8000a4c:	4628      	mov	r0, r5
 8000a4e:	e70b      	b.n	8000868 <__udivmoddi4+0xa0>
 8000a50:	4606      	mov	r6, r0
 8000a52:	e6e9      	b.n	8000828 <__udivmoddi4+0x60>
 8000a54:	4618      	mov	r0, r3
 8000a56:	e6fd      	b.n	8000854 <__udivmoddi4+0x8c>
 8000a58:	4543      	cmp	r3, r8
 8000a5a:	d2e5      	bcs.n	8000a28 <__udivmoddi4+0x260>
 8000a5c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000a60:	eb69 0104 	sbc.w	r1, r9, r4
 8000a64:	3801      	subs	r0, #1
 8000a66:	e7df      	b.n	8000a28 <__udivmoddi4+0x260>
 8000a68:	4608      	mov	r0, r1
 8000a6a:	e7d2      	b.n	8000a12 <__udivmoddi4+0x24a>
 8000a6c:	4660      	mov	r0, ip
 8000a6e:	e78d      	b.n	800098c <__udivmoddi4+0x1c4>
 8000a70:	4681      	mov	r9, r0
 8000a72:	e7b9      	b.n	80009e8 <__udivmoddi4+0x220>
 8000a74:	4666      	mov	r6, ip
 8000a76:	e775      	b.n	8000964 <__udivmoddi4+0x19c>
 8000a78:	4630      	mov	r0, r6
 8000a7a:	e74a      	b.n	8000912 <__udivmoddi4+0x14a>
 8000a7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a80:	4439      	add	r1, r7
 8000a82:	e713      	b.n	80008ac <__udivmoddi4+0xe4>
 8000a84:	3802      	subs	r0, #2
 8000a86:	443c      	add	r4, r7
 8000a88:	e724      	b.n	80008d4 <__udivmoddi4+0x10c>
 8000a8a:	bf00      	nop

08000a8c <__aeabi_idiv0>:
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop

08000a90 <rpmsg_recv_callback>:

uint32_t receivedDataPointer = 0;

int rpmsg_recv_callback(struct rpmsg_endpoint *ept, void *data,
		size_t len, uint32_t src, void *priv)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	60b9      	str	r1, [r7, #8]
 8000a9a:	607a      	str	r2, [r7, #4]
 8000a9c:	603b      	str	r3, [r7, #0]
	received_data = *((unsigned int *) data);
 8000a9e:	68bb      	ldr	r3, [r7, #8]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a09      	ldr	r2, [pc, #36]	; (8000ac8 <rpmsg_recv_callback+0x38>)
 8000aa4:	6013      	str	r3, [r2, #0]
	receivedDataPointer = (uint32_t)((unsigned int *) data);
 8000aa6:	68bb      	ldr	r3, [r7, #8]
 8000aa8:	4a08      	ldr	r2, [pc, #32]	; (8000acc <rpmsg_recv_callback+0x3c>)
 8000aaa:	6013      	str	r3, [r2, #0]
	message_received=1;
 8000aac:	4b08      	ldr	r3, [pc, #32]	; (8000ad0 <rpmsg_recv_callback+0x40>)
 8000aae:	2201      	movs	r2, #1
 8000ab0:	601a      	str	r2, [r3, #0]
	parseRecievedMessages((uint8_t)received_data);
 8000ab2:	4b05      	ldr	r3, [pc, #20]	; (8000ac8 <rpmsg_recv_callback+0x38>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f000 f853 	bl	8000b64 <parseRecievedMessages>
	return 0;
 8000abe:	2300      	movs	r3, #0
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3710      	adds	r7, #16
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	2400074c 	.word	0x2400074c
 8000acc:	2400038c 	.word	0x2400038c
 8000ad0:	24000794 	.word	0x24000794

08000ad4 <receive_message>:
}
#endif

#ifdef CORE_CM7
unsigned int receive_message(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
	while (message_received == 0 && service_created == 1)
 8000ad8:	e001      	b.n	8000ade <receive_message+0xa>
	{
		OPENAMP_check_for_message();
 8000ada:	f00b fdcd 	bl	800c678 <OPENAMP_check_for_message>
	while (message_received == 0 && service_created == 1)
 8000ade:	4b07      	ldr	r3, [pc, #28]	; (8000afc <receive_message+0x28>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d103      	bne.n	8000aee <receive_message+0x1a>
 8000ae6:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <receive_message+0x2c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d0f5      	beq.n	8000ada <receive_message+0x6>
	}
	message_received = 0;
 8000aee:	4b03      	ldr	r3, [pc, #12]	; (8000afc <receive_message+0x28>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]

	return received_data;
 8000af4:	4b03      	ldr	r3, [pc, #12]	; (8000b04 <receive_message+0x30>)
 8000af6:	681b      	ldr	r3, [r3, #0]
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	24000794 	.word	0x24000794
 8000b00:	24000750 	.word	0x24000750
 8000b04:	2400074c 	.word	0x2400074c

08000b08 <service_destroy_cb>:
void service_destroy_cb(struct rpmsg_endpoint *ept)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	/* this function is called while remote endpoint as been destroyed, the
	 * service is no more available
	 */
	service_created = 0;
 8000b10:	4b04      	ldr	r3, [pc, #16]	; (8000b24 <service_destroy_cb+0x1c>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
}
 8000b16:	bf00      	nop
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	24000750 	.word	0x24000750

08000b28 <new_service_cb>:

void new_service_cb(struct rpmsg_device *rdev, const char *name, uint32_t dest)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	60f8      	str	r0, [r7, #12]
 8000b30:	60b9      	str	r1, [r7, #8]
 8000b32:	607a      	str	r2, [r7, #4]
	/* create a endpoint for rmpsg communication */
	OPENAMP_create_endpoint(&rp_endpoint, name, dest, rpmsg_recv_callback,
 8000b34:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <new_service_cb+0x2c>)
 8000b36:	9300      	str	r3, [sp, #0]
 8000b38:	4b07      	ldr	r3, [pc, #28]	; (8000b58 <new_service_cb+0x30>)
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	68b9      	ldr	r1, [r7, #8]
 8000b3e:	4807      	ldr	r0, [pc, #28]	; (8000b5c <new_service_cb+0x34>)
 8000b40:	f00b fd7c 	bl	800c63c <OPENAMP_create_endpoint>
			service_destroy_cb);
	service_created = 1;
 8000b44:	4b06      	ldr	r3, [pc, #24]	; (8000b60 <new_service_cb+0x38>)
 8000b46:	2201      	movs	r2, #1
 8000b48:	601a      	str	r2, [r3, #0]
}
 8000b4a:	bf00      	nop
 8000b4c:	3710      	adds	r7, #16
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	08000b09 	.word	0x08000b09
 8000b58:	08000a91 	.word	0x08000a91
 8000b5c:	24000754 	.word	0x24000754
 8000b60:	24000750 	.word	0x24000750

08000b64 <parseRecievedMessages>:
 */

#include "main.h"

void parseRecievedMessages(uint8_t opCode)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b092      	sub	sp, #72	; 0x48
 8000b68:	af06      	add	r7, sp, #24
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	71fb      	strb	r3, [r7, #7]
	switch (opCode)
 8000b6e:	79fb      	ldrb	r3, [r7, #7]
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d142      	bne.n	8000bfa <parseRecievedMessages+0x96>
	{
#ifdef CORE_CM7
		case (1):
		{
			int a = 1;
 8000b74:	2301      	movs	r3, #1
 8000b76:	62fb      	str	r3, [r7, #44]	; 0x2c
			memcpy(receivedAnglesData, (uint32_t *)receivedDataPointer, sizeof(tANGLESMESSAGES));
 8000b78:	4b22      	ldr	r3, [pc, #136]	; (8000c04 <parseRecievedMessages+0xa0>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a22      	ldr	r2, [pc, #136]	; (8000c08 <parseRecievedMessages+0xa4>)
 8000b7e:	6812      	ldr	r2, [r2, #0]
 8000b80:	4611      	mov	r1, r2
 8000b82:	221c      	movs	r2, #28
 8000b84:	4618      	mov	r0, r3
 8000b86:	f00b fe4f 	bl	800c828 <memcpy>
			char localT[32] = "";
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	f107 0310 	add.w	r3, r7, #16
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
 8000b9c:	611a      	str	r2, [r3, #16]
 8000b9e:	615a      	str	r2, [r3, #20]
 8000ba0:	619a      	str	r2, [r3, #24]
			snprintf(localT,sizeof(localT),"R: %3.3f, P: %3.3f, Y: %3.3f", receivedAnglesData->bodyAngles.Roll,
 8000ba2:	4b18      	ldr	r3, [pc, #96]	; (8000c04 <parseRecievedMessages+0xa0>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	edd3 7a01 	vldr	s15, [r3, #4]
 8000baa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
					receivedAnglesData->bodyAngles.Pitch,receivedAnglesData->bodyAngles.Yaw);
 8000bae:	4b15      	ldr	r3, [pc, #84]	; (8000c04 <parseRecievedMessages+0xa0>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	edd3 6a02 	vldr	s13, [r3, #8]
			snprintf(localT,sizeof(localT),"R: %3.3f, P: %3.3f, Y: %3.3f", receivedAnglesData->bodyAngles.Roll,
 8000bb6:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
					receivedAnglesData->bodyAngles.Pitch,receivedAnglesData->bodyAngles.Yaw);
 8000bba:	4b12      	ldr	r3, [pc, #72]	; (8000c04 <parseRecievedMessages+0xa0>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	edd3 5a03 	vldr	s11, [r3, #12]
			snprintf(localT,sizeof(localT),"R: %3.3f, P: %3.3f, Y: %3.3f", receivedAnglesData->bodyAngles.Roll,
 8000bc2:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000bc6:	f107 030c 	add.w	r3, r7, #12
 8000bca:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000bce:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000bd2:	ed8d 7b00 	vstr	d7, [sp]
 8000bd6:	4a0d      	ldr	r2, [pc, #52]	; (8000c0c <parseRecievedMessages+0xa8>)
 8000bd8:	2120      	movs	r1, #32
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f00c ff42 	bl	800da64 <sniprintf>
			ssd1306_SetCursor(0, 12);
 8000be0:	210c      	movs	r1, #12
 8000be2:	2000      	movs	r0, #0
 8000be4:	f007 fb2c 	bl	8008240 <ssd1306_SetCursor>
			ssd1306_WriteString(localT, Font_7x10, White);
 8000be8:	4a09      	ldr	r2, [pc, #36]	; (8000c10 <parseRecievedMessages+0xac>)
 8000bea:	f107 000c 	add.w	r0, r7, #12
 8000bee:	2301      	movs	r3, #1
 8000bf0:	ca06      	ldmia	r2, {r1, r2}
 8000bf2:	f007 faff 	bl	80081f4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8000bf6:	f007 f9ed 	bl	8007fd4 <ssd1306_UpdateScreen>
		default:
		{

		}
	}
}
 8000bfa:	bf00      	nop
 8000bfc:	3730      	adds	r7, #48	; 0x30
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	24000748 	.word	0x24000748
 8000c08:	2400038c 	.word	0x2400038c
 8000c0c:	08011028 	.word	0x08011028
 8000c10:	24000010 	.word	0x24000010

08000c14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c18:	4b3f      	ldr	r3, [pc, #252]	; (8000d18 <SystemInit+0x104>)
 8000c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c1e:	4a3e      	ldr	r2, [pc, #248]	; (8000d18 <SystemInit+0x104>)
 8000c20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000c28:	4b3b      	ldr	r3, [pc, #236]	; (8000d18 <SystemInit+0x104>)
 8000c2a:	691b      	ldr	r3, [r3, #16]
 8000c2c:	4a3a      	ldr	r2, [pc, #232]	; (8000d18 <SystemInit+0x104>)
 8000c2e:	f043 0310 	orr.w	r3, r3, #16
 8000c32:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c34:	4b39      	ldr	r3, [pc, #228]	; (8000d1c <SystemInit+0x108>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f003 030f 	and.w	r3, r3, #15
 8000c3c:	2b06      	cmp	r3, #6
 8000c3e:	d807      	bhi.n	8000c50 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c40:	4b36      	ldr	r3, [pc, #216]	; (8000d1c <SystemInit+0x108>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f023 030f 	bic.w	r3, r3, #15
 8000c48:	4a34      	ldr	r2, [pc, #208]	; (8000d1c <SystemInit+0x108>)
 8000c4a:	f043 0307 	orr.w	r3, r3, #7
 8000c4e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000c50:	4b33      	ldr	r3, [pc, #204]	; (8000d20 <SystemInit+0x10c>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a32      	ldr	r2, [pc, #200]	; (8000d20 <SystemInit+0x10c>)
 8000c56:	f043 0301 	orr.w	r3, r3, #1
 8000c5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000c5c:	4b30      	ldr	r3, [pc, #192]	; (8000d20 <SystemInit+0x10c>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000c62:	4b2f      	ldr	r3, [pc, #188]	; (8000d20 <SystemInit+0x10c>)
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	492e      	ldr	r1, [pc, #184]	; (8000d20 <SystemInit+0x10c>)
 8000c68:	4b2e      	ldr	r3, [pc, #184]	; (8000d24 <SystemInit+0x110>)
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c6e:	4b2b      	ldr	r3, [pc, #172]	; (8000d1c <SystemInit+0x108>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f003 0308 	and.w	r3, r3, #8
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d007      	beq.n	8000c8a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c7a:	4b28      	ldr	r3, [pc, #160]	; (8000d1c <SystemInit+0x108>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f023 030f 	bic.w	r3, r3, #15
 8000c82:	4a26      	ldr	r2, [pc, #152]	; (8000d1c <SystemInit+0x108>)
 8000c84:	f043 0307 	orr.w	r3, r3, #7
 8000c88:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000c8a:	4b25      	ldr	r3, [pc, #148]	; (8000d20 <SystemInit+0x10c>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000c90:	4b23      	ldr	r3, [pc, #140]	; (8000d20 <SystemInit+0x10c>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000c96:	4b22      	ldr	r3, [pc, #136]	; (8000d20 <SystemInit+0x10c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000c9c:	4b20      	ldr	r3, [pc, #128]	; (8000d20 <SystemInit+0x10c>)
 8000c9e:	4a22      	ldr	r2, [pc, #136]	; (8000d28 <SystemInit+0x114>)
 8000ca0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000ca2:	4b1f      	ldr	r3, [pc, #124]	; (8000d20 <SystemInit+0x10c>)
 8000ca4:	4a21      	ldr	r2, [pc, #132]	; (8000d2c <SystemInit+0x118>)
 8000ca6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000ca8:	4b1d      	ldr	r3, [pc, #116]	; (8000d20 <SystemInit+0x10c>)
 8000caa:	4a21      	ldr	r2, [pc, #132]	; (8000d30 <SystemInit+0x11c>)
 8000cac:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000cae:	4b1c      	ldr	r3, [pc, #112]	; (8000d20 <SystemInit+0x10c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000cb4:	4b1a      	ldr	r3, [pc, #104]	; (8000d20 <SystemInit+0x10c>)
 8000cb6:	4a1e      	ldr	r2, [pc, #120]	; (8000d30 <SystemInit+0x11c>)
 8000cb8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000cba:	4b19      	ldr	r3, [pc, #100]	; (8000d20 <SystemInit+0x10c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000cc0:	4b17      	ldr	r3, [pc, #92]	; (8000d20 <SystemInit+0x10c>)
 8000cc2:	4a1b      	ldr	r2, [pc, #108]	; (8000d30 <SystemInit+0x11c>)
 8000cc4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000cc6:	4b16      	ldr	r3, [pc, #88]	; (8000d20 <SystemInit+0x10c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ccc:	4b14      	ldr	r3, [pc, #80]	; (8000d20 <SystemInit+0x10c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a13      	ldr	r2, [pc, #76]	; (8000d20 <SystemInit+0x10c>)
 8000cd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cd6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000cd8:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <SystemInit+0x10c>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000cde:	4b15      	ldr	r3, [pc, #84]	; (8000d34 <SystemInit+0x120>)
 8000ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce2:	4a14      	ldr	r2, [pc, #80]	; (8000d34 <SystemInit+0x120>)
 8000ce4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ce8:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000cea:	4b13      	ldr	r3, [pc, #76]	; (8000d38 <SystemInit+0x124>)
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	4b13      	ldr	r3, [pc, #76]	; (8000d3c <SystemInit+0x128>)
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000cf6:	d202      	bcs.n	8000cfe <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	; (8000d40 <SystemInit+0x12c>)
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000cfe:	4b11      	ldr	r3, [pc, #68]	; (8000d44 <SystemInit+0x130>)
 8000d00:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000d04:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000d06:	4b04      	ldr	r3, [pc, #16]	; (8000d18 <SystemInit+0x104>)
 8000d08:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d0c:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8000d0e:	bf00      	nop
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	e000ed00 	.word	0xe000ed00
 8000d1c:	52002000 	.word	0x52002000
 8000d20:	58024400 	.word	0x58024400
 8000d24:	eaf6ed7f 	.word	0xeaf6ed7f
 8000d28:	02020200 	.word	0x02020200
 8000d2c:	01ff0000 	.word	0x01ff0000
 8000d30:	01010280 	.word	0x01010280
 8000d34:	580000c0 	.word	0x580000c0
 8000d38:	5c001000 	.word	0x5c001000
 8000d3c:	ffff0000 	.word	0xffff0000
 8000d40:	51008108 	.word	0x51008108
 8000d44:	52004000 	.word	0x52004000

08000d48 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000d4c:	4b22      	ldr	r3, [pc, #136]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000d4e:	4a23      	ldr	r2, [pc, #140]	; (8000ddc <MX_ETH_Init+0x94>)
 8000d50:	601a      	str	r2, [r3, #0]
  heth.Init.MACAddr[0] =   0x00;
 8000d52:	4b21      	ldr	r3, [pc, #132]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 8000d5a:	4b1f      	ldr	r3, [pc, #124]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	2280      	movs	r2, #128	; 0x80
 8000d62:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 8000d64:	4b1c      	ldr	r3, [pc, #112]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	3302      	adds	r3, #2
 8000d6a:	22e1      	movs	r2, #225	; 0xe1
 8000d6c:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 8000d6e:	4b1a      	ldr	r3, [pc, #104]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	3303      	adds	r3, #3
 8000d74:	2200      	movs	r2, #0
 8000d76:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 8000d78:	4b17      	ldr	r3, [pc, #92]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	3304      	adds	r3, #4
 8000d7e:	2200      	movs	r2, #0
 8000d80:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 8000d82:	4b15      	ldr	r3, [pc, #84]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	3305      	adds	r3, #5
 8000d88:	2200      	movs	r2, #0
 8000d8a:	701a      	strb	r2, [r3, #0]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000d8c:	4b12      	ldr	r3, [pc, #72]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000d92:	4b11      	ldr	r3, [pc, #68]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000d94:	4a12      	ldr	r2, [pc, #72]	; (8000de0 <MX_ETH_Init+0x98>)
 8000d96:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000d98:	4b0f      	ldr	r3, [pc, #60]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000d9a:	4a12      	ldr	r2, [pc, #72]	; (8000de4 <MX_ETH_Init+0x9c>)
 8000d9c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000da0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000da4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000da6:	480c      	ldr	r0, [pc, #48]	; (8000dd8 <MX_ETH_Init+0x90>)
 8000da8:	f001 fa88 	bl	80022bc <HAL_ETH_Init>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_ETH_Init+0x6e>
  {
    Error_Handler();
 8000db2:	f000 fc64 	bl	800167e <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000db6:	2234      	movs	r2, #52	; 0x34
 8000db8:	2100      	movs	r1, #0
 8000dba:	480b      	ldr	r0, [pc, #44]	; (8000de8 <MX_ETH_Init+0xa0>)
 8000dbc:	f00b fd5c 	bl	800c878 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000dc0:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <MX_ETH_Init+0xa0>)
 8000dc2:	2221      	movs	r2, #33	; 0x21
 8000dc4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000dc6:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <MX_ETH_Init+0xa0>)
 8000dc8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000dcc:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000dce:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <MX_ETH_Init+0xa0>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	24000640 	.word	0x24000640
 8000ddc:	40028000 	.word	0x40028000
 8000de0:	24000310 	.word	0x24000310
 8000de4:	240002b0 	.word	0x240002b0
 8000de8:	240006c8 	.word	0x240006c8

08000dec <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b08e      	sub	sp, #56	; 0x38
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
 8000dfe:	609a      	str	r2, [r3, #8]
 8000e00:	60da      	str	r2, [r3, #12]
 8000e02:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a59      	ldr	r2, [pc, #356]	; (8000f70 <HAL_ETH_MspInit+0x184>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	f040 80ab 	bne.w	8000f66 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000e10:	4b58      	ldr	r3, [pc, #352]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e16:	4a57      	ldr	r2, [pc, #348]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e1c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e20:	4b54      	ldr	r3, [pc, #336]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e22:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e2a:	623b      	str	r3, [r7, #32]
 8000e2c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000e2e:	4b51      	ldr	r3, [pc, #324]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e34:	4a4f      	ldr	r2, [pc, #316]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e3a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e3e:	4b4d      	ldr	r3, [pc, #308]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e48:	61fb      	str	r3, [r7, #28]
 8000e4a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000e4c:	4b49      	ldr	r3, [pc, #292]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e52:	4a48      	ldr	r2, [pc, #288]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e58:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e5c:	4b45      	ldr	r3, [pc, #276]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e5e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e66:	61bb      	str	r3, [r7, #24]
 8000e68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e6a:	4b42      	ldr	r3, [pc, #264]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e70:	4a40      	ldr	r2, [pc, #256]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e72:	f043 0304 	orr.w	r3, r3, #4
 8000e76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e7a:	4b3e      	ldr	r3, [pc, #248]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e80:	f003 0304 	and.w	r3, r3, #4
 8000e84:	617b      	str	r3, [r7, #20]
 8000e86:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e88:	4b3a      	ldr	r3, [pc, #232]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e8e:	4a39      	ldr	r2, [pc, #228]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e90:	f043 0301 	orr.w	r3, r3, #1
 8000e94:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e98:	4b36      	ldr	r3, [pc, #216]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000e9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e9e:	f003 0301 	and.w	r3, r3, #1
 8000ea2:	613b      	str	r3, [r7, #16]
 8000ea4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea6:	4b33      	ldr	r3, [pc, #204]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000ea8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eac:	4a31      	ldr	r2, [pc, #196]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000eae:	f043 0302 	orr.w	r3, r3, #2
 8000eb2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000eb6:	4b2f      	ldr	r3, [pc, #188]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000eb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ebc:	f003 0302 	and.w	r3, r3, #2
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ec4:	4b2b      	ldr	r3, [pc, #172]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eca:	4a2a      	ldr	r2, [pc, #168]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000ecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ed0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ed4:	4b27      	ldr	r3, [pc, #156]	; (8000f74 <HAL_ETH_MspInit+0x188>)
 8000ed6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ede:	60bb      	str	r3, [r7, #8]
 8000ee0:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000ee2:	2332      	movs	r3, #50	; 0x32
 8000ee4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ef2:	230b      	movs	r3, #11
 8000ef4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ef6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000efa:	4619      	mov	r1, r3
 8000efc:	481e      	ldr	r0, [pc, #120]	; (8000f78 <HAL_ETH_MspInit+0x18c>)
 8000efe:	f001 fdf3 	bl	8002ae8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000f02:	2386      	movs	r3, #134	; 0x86
 8000f04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f06:	2302      	movs	r3, #2
 8000f08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f12:	230b      	movs	r3, #11
 8000f14:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4817      	ldr	r0, [pc, #92]	; (8000f7c <HAL_ETH_MspInit+0x190>)
 8000f1e:	f001 fde3 	bl	8002ae8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f26:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f30:	2300      	movs	r3, #0
 8000f32:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f34:	230b      	movs	r3, #11
 8000f36:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4810      	ldr	r0, [pc, #64]	; (8000f80 <HAL_ETH_MspInit+0x194>)
 8000f40:	f001 fdd2 	bl	8002ae8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000f44:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000f48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f52:	2300      	movs	r3, #0
 8000f54:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f56:	230b      	movs	r3, #11
 8000f58:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4808      	ldr	r0, [pc, #32]	; (8000f84 <HAL_ETH_MspInit+0x198>)
 8000f62:	f001 fdc1 	bl	8002ae8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8000f66:	bf00      	nop
 8000f68:	3738      	adds	r7, #56	; 0x38
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40028000 	.word	0x40028000
 8000f74:	58024400 	.word	0x58024400
 8000f78:	58020800 	.word	0x58020800
 8000f7c:	58020000 	.word	0x58020000
 8000f80:	58020400 	.word	0x58020400
 8000f84:	58021800 	.word	0x58021800

08000f88 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08c      	sub	sp, #48	; 0x30
 8000f8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8e:	f107 031c 	add.w	r3, r7, #28
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
 8000f9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9e:	4b4b      	ldr	r3, [pc, #300]	; (80010cc <MX_GPIO_Init+0x144>)
 8000fa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fa4:	4a49      	ldr	r2, [pc, #292]	; (80010cc <MX_GPIO_Init+0x144>)
 8000fa6:	f043 0304 	orr.w	r3, r3, #4
 8000faa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fae:	4b47      	ldr	r3, [pc, #284]	; (80010cc <MX_GPIO_Init+0x144>)
 8000fb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fb4:	f003 0304 	and.w	r3, r3, #4
 8000fb8:	61bb      	str	r3, [r7, #24]
 8000fba:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fbc:	4b43      	ldr	r3, [pc, #268]	; (80010cc <MX_GPIO_Init+0x144>)
 8000fbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fc2:	4a42      	ldr	r2, [pc, #264]	; (80010cc <MX_GPIO_Init+0x144>)
 8000fc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fc8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fcc:	4b3f      	ldr	r3, [pc, #252]	; (80010cc <MX_GPIO_Init+0x144>)
 8000fce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fda:	4b3c      	ldr	r3, [pc, #240]	; (80010cc <MX_GPIO_Init+0x144>)
 8000fdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fe0:	4a3a      	ldr	r2, [pc, #232]	; (80010cc <MX_GPIO_Init+0x144>)
 8000fe2:	f043 0301 	orr.w	r3, r3, #1
 8000fe6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fea:	4b38      	ldr	r3, [pc, #224]	; (80010cc <MX_GPIO_Init+0x144>)
 8000fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ff0:	f003 0301 	and.w	r3, r3, #1
 8000ff4:	613b      	str	r3, [r7, #16]
 8000ff6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff8:	4b34      	ldr	r3, [pc, #208]	; (80010cc <MX_GPIO_Init+0x144>)
 8000ffa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ffe:	4a33      	ldr	r2, [pc, #204]	; (80010cc <MX_GPIO_Init+0x144>)
 8001000:	f043 0302 	orr.w	r3, r3, #2
 8001004:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001008:	4b30      	ldr	r3, [pc, #192]	; (80010cc <MX_GPIO_Init+0x144>)
 800100a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001016:	4b2d      	ldr	r3, [pc, #180]	; (80010cc <MX_GPIO_Init+0x144>)
 8001018:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800101c:	4a2b      	ldr	r2, [pc, #172]	; (80010cc <MX_GPIO_Init+0x144>)
 800101e:	f043 0320 	orr.w	r3, r3, #32
 8001022:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001026:	4b29      	ldr	r3, [pc, #164]	; (80010cc <MX_GPIO_Init+0x144>)
 8001028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800102c:	f003 0320 	and.w	r3, r3, #32
 8001030:	60bb      	str	r3, [r7, #8]
 8001032:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001034:	4b25      	ldr	r3, [pc, #148]	; (80010cc <MX_GPIO_Init+0x144>)
 8001036:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800103a:	4a24      	ldr	r2, [pc, #144]	; (80010cc <MX_GPIO_Init+0x144>)
 800103c:	f043 0308 	orr.w	r3, r3, #8
 8001040:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001044:	4b21      	ldr	r3, [pc, #132]	; (80010cc <MX_GPIO_Init+0x144>)
 8001046:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800104a:	f003 0308 	and.w	r3, r3, #8
 800104e:	607b      	str	r3, [r7, #4]
 8001050:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001052:	4b1e      	ldr	r3, [pc, #120]	; (80010cc <MX_GPIO_Init+0x144>)
 8001054:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001058:	4a1c      	ldr	r2, [pc, #112]	; (80010cc <MX_GPIO_Init+0x144>)
 800105a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800105e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001062:	4b1a      	ldr	r3, [pc, #104]	; (80010cc <MX_GPIO_Init+0x144>)
 8001064:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800106c:	603b      	str	r3, [r7, #0]
 800106e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_15, GPIO_PIN_RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001076:	4816      	ldr	r0, [pc, #88]	; (80010d0 <MX_GPIO_Init+0x148>)
 8001078:	f001 fee6 	bl	8002e48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 800107c:	2200      	movs	r2, #0
 800107e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8001082:	4814      	ldr	r0, [pc, #80]	; (80010d4 <MX_GPIO_Init+0x14c>)
 8001084:	f001 fee0 	bl	8002e48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001088:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800108c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	2301      	movs	r3, #1
 8001090:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	2300      	movs	r3, #0
 8001098:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800109a:	f107 031c 	add.w	r3, r7, #28
 800109e:	4619      	mov	r1, r3
 80010a0:	480b      	ldr	r0, [pc, #44]	; (80010d0 <MX_GPIO_Init+0x148>)
 80010a2:	f001 fd21 	bl	8002ae8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG6 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 80010a6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80010aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ac:	2301      	movs	r3, #1
 80010ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b4:	2300      	movs	r3, #0
 80010b6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010b8:	f107 031c 	add.w	r3, r7, #28
 80010bc:	4619      	mov	r1, r3
 80010be:	4805      	ldr	r0, [pc, #20]	; (80010d4 <MX_GPIO_Init+0x14c>)
 80010c0:	f001 fd12 	bl	8002ae8 <HAL_GPIO_Init>

}
 80010c4:	bf00      	nop
 80010c6:	3730      	adds	r7, #48	; 0x30
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	58024400 	.word	0x58024400
 80010d0:	58021400 	.word	0x58021400
 80010d4:	58021800 	.word	0x58021800

080010d8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010dc:	4b1b      	ldr	r3, [pc, #108]	; (800114c <MX_I2C1_Init+0x74>)
 80010de:	4a1c      	ldr	r2, [pc, #112]	; (8001150 <MX_I2C1_Init+0x78>)
 80010e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00301242;
 80010e2:	4b1a      	ldr	r3, [pc, #104]	; (800114c <MX_I2C1_Init+0x74>)
 80010e4:	4a1b      	ldr	r2, [pc, #108]	; (8001154 <MX_I2C1_Init+0x7c>)
 80010e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80010e8:	4b18      	ldr	r3, [pc, #96]	; (800114c <MX_I2C1_Init+0x74>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ee:	4b17      	ldr	r3, [pc, #92]	; (800114c <MX_I2C1_Init+0x74>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f4:	4b15      	ldr	r3, [pc, #84]	; (800114c <MX_I2C1_Init+0x74>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80010fa:	4b14      	ldr	r3, [pc, #80]	; (800114c <MX_I2C1_Init+0x74>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001100:	4b12      	ldr	r3, [pc, #72]	; (800114c <MX_I2C1_Init+0x74>)
 8001102:	2200      	movs	r2, #0
 8001104:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001106:	4b11      	ldr	r3, [pc, #68]	; (800114c <MX_I2C1_Init+0x74>)
 8001108:	2200      	movs	r2, #0
 800110a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800110c:	4b0f      	ldr	r3, [pc, #60]	; (800114c <MX_I2C1_Init+0x74>)
 800110e:	2200      	movs	r2, #0
 8001110:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001112:	480e      	ldr	r0, [pc, #56]	; (800114c <MX_I2C1_Init+0x74>)
 8001114:	f001 ff0c 	bl	8002f30 <HAL_I2C_Init>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800111e:	f000 faae 	bl	800167e <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001122:	2100      	movs	r1, #0
 8001124:	4809      	ldr	r0, [pc, #36]	; (800114c <MX_I2C1_Init+0x74>)
 8001126:	f002 fa89 	bl	800363c <HAL_I2CEx_ConfigAnalogFilter>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001130:	f000 faa5 	bl	800167e <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001134:	2100      	movs	r1, #0
 8001136:	4805      	ldr	r0, [pc, #20]	; (800114c <MX_I2C1_Init+0x74>)
 8001138:	f002 facb 	bl	80036d2 <HAL_I2CEx_ConfigDigitalFilter>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001142:	f000 fa9c 	bl	800167e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	240006fc 	.word	0x240006fc
 8001150:	40005400 	.word	0x40005400
 8001154:	00301242 	.word	0x00301242

08001158 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b0b8      	sub	sp, #224	; 0xe0
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001160:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]
 800116e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001170:	f107 0310 	add.w	r3, r7, #16
 8001174:	22bc      	movs	r2, #188	; 0xbc
 8001176:	2100      	movs	r1, #0
 8001178:	4618      	mov	r0, r3
 800117a:	f00b fb7d 	bl	800c878 <memset>
  if(i2cHandle->Instance==I2C1)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a28      	ldr	r2, [pc, #160]	; (8001224 <HAL_I2C_MspInit+0xcc>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d149      	bne.n	800121c <HAL_I2C_MspInit+0xc4>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001188:	2308      	movs	r3, #8
 800118a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800118c:	2300      	movs	r3, #0
 800118e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001192:	f107 0310 	add.w	r3, r7, #16
 8001196:	4618      	mov	r0, r3
 8001198:	f003 fc36 	bl	8004a08 <HAL_RCCEx_PeriphCLKConfig>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80011a2:	f000 fa6c 	bl	800167e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a6:	4b20      	ldr	r3, [pc, #128]	; (8001228 <HAL_I2C_MspInit+0xd0>)
 80011a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011ac:	4a1e      	ldr	r2, [pc, #120]	; (8001228 <HAL_I2C_MspInit+0xd0>)
 80011ae:	f043 0302 	orr.w	r3, r3, #2
 80011b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011b6:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <HAL_I2C_MspInit+0xd0>)
 80011b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011bc:	f003 0302 	and.w	r3, r3, #2
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL___ChassisMPU_Pin|I2C1_SDA___ChassisMPU_Pin;
 80011c4:	23c0      	movs	r3, #192	; 0xc0
 80011c6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011ca:	2312      	movs	r3, #18
 80011cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d6:	2300      	movs	r3, #0
 80011d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011dc:	2304      	movs	r3, #4
 80011de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80011e6:	4619      	mov	r1, r3
 80011e8:	4810      	ldr	r0, [pc, #64]	; (800122c <HAL_I2C_MspInit+0xd4>)
 80011ea:	f001 fc7d 	bl	8002ae8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ee:	4b0e      	ldr	r3, [pc, #56]	; (8001228 <HAL_I2C_MspInit+0xd0>)
 80011f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80011f4:	4a0c      	ldr	r2, [pc, #48]	; (8001228 <HAL_I2C_MspInit+0xd0>)
 80011f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011fa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80011fe:	4b0a      	ldr	r3, [pc, #40]	; (8001228 <HAL_I2C_MspInit+0xd0>)
 8001200:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001204:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001208:	60bb      	str	r3, [r7, #8]
 800120a:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 4, 0);
 800120c:	2200      	movs	r2, #0
 800120e:	2104      	movs	r1, #4
 8001210:	201f      	movs	r0, #31
 8001212:	f000 ffa2 	bl	800215a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001216:	201f      	movs	r0, #31
 8001218:	f000 ffb9 	bl	800218e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800121c:	bf00      	nop
 800121e:	37e0      	adds	r7, #224	; 0xe0
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40005400 	.word	0x40005400
 8001228:	58024400 	.word	0x58024400
 800122c:	58020400 	.word	0x58020400

08001230 <rpmsg_send>:
 *
 * Returns number of bytes it has sent or negative error value on failure.
 */
static inline int rpmsg_send(struct rpmsg_endpoint *ept, const void *data,
			     int len)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af02      	add	r7, sp, #8
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
	if (ept->dest_addr == RPMSG_ADDR_ANY)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001244:	d101      	bne.n	800124a <rpmsg_send+0x1a>
		return RPMSG_ERR_ADDR;
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <rpmsg_send+0x3c>)
 8001248:	e00c      	b.n	8001264 <rpmsg_send+0x34>
	return rpmsg_send_offchannel_raw(ept, ept->addr, ept->dest_addr, data,
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001252:	2301      	movs	r3, #1
 8001254:	9301      	str	r3, [sp, #4]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	68f8      	ldr	r0, [r7, #12]
 800125e:	f009 fe1d 	bl	800ae9c <rpmsg_send_offchannel_raw>
 8001262:	4603      	mov	r3, r0
					 len, true);
}
 8001264:	4618      	mov	r0, r3
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	fffff829 	.word	0xfffff829

08001270 <rpmsg_init_ept>:
static inline void rpmsg_init_ept(struct rpmsg_endpoint *ept,
				  const char *name,
				  uint32_t src, uint32_t dest,
				  rpmsg_ept_cb cb,
				  rpmsg_ns_unbind_cb ns_unbind_cb)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
 800127c:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name, sizeof(ept->name));
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	2220      	movs	r2, #32
 8001282:	68b9      	ldr	r1, [r7, #8]
 8001284:	4618      	mov	r0, r3
 8001286:	f00c fc53 	bl	800db30 <strncpy>
	ept->addr = src;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	683a      	ldr	r2, [r7, #0]
 8001294:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	69fa      	ldr	r2, [r7, #28]
 80012a0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80012a2:	bf00      	nop
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08e      	sub	sp, #56	; 0x38
 80012b0:	af02      	add	r7, sp, #8
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
	int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	MPU_Config();
 80012b2:	f000 f9bd 	bl	8001630 <MPU_Config>
	CPU_CACHE_Enable();
 80012b6:	f000 f94d 	bl	8001554 <CPU_CACHE_Enable>
	timeout = 0xFFFF;
 80012ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012be:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012c0:	f000 fd9a 	bl	8001df8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012c4:	f000 f8c0 	bl	8001448 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 80012c8:	4b57      	ldr	r3, [pc, #348]	; (8001428 <main+0x17c>)
 80012ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012ce:	4a56      	ldr	r2, [pc, #344]	; (8001428 <main+0x17c>)
 80012d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012d8:	4b53      	ldr	r3, [pc, #332]	; (8001428 <main+0x17c>)
 80012da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012e2:	623b      	str	r3, [r7, #32]
 80012e4:	6a3b      	ldr	r3, [r7, #32]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 80012e6:	2000      	movs	r0, #0
 80012e8:	f001 fdc8 	bl	8002e7c <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0,0);
 80012ec:	2100      	movs	r1, #0
 80012ee:	2000      	movs	r0, #0
 80012f0:	f001 fdde 	bl	8002eb0 <HAL_HSEM_Release>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012f4:	f7ff fe48 	bl	8000f88 <MX_GPIO_Init>
  MX_ETH_Init();
 80012f8:	f7ff fd26 	bl	8000d48 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80012fc:	f000 fbe4 	bl	8001ac8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001300:	f000 fc94 	bl	8001c2c <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8001304:	f7ff fee8 	bl	80010d8 <MX_I2C1_Init>
  MX_SPI3_Init();
 8001308:	f000 f9be 	bl	8001688 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  LCD_2in4_test();
 800130c:	f008 fb20 	bl	8009950 <LCD_2in4_test>
	MAILBOX_Init();
 8001310:	f00a ffdc 	bl	800c2cc <MAILBOX_Init>

	/* Initialize the rpmsg endpoint to set default addresses to RPMSG_ADDR_ANY */
	rpmsg_init_ept(&rp_endpoint, RPMSG_CHAN_NAME, RPMSG_ADDR_ANY, RPMSG_ADDR_ANY,
 8001314:	2300      	movs	r3, #0
 8001316:	9301      	str	r3, [sp, #4]
 8001318:	2300      	movs	r3, #0
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	f04f 33ff 	mov.w	r3, #4294967295
 8001320:	f04f 32ff 	mov.w	r2, #4294967295
 8001324:	4941      	ldr	r1, [pc, #260]	; (800142c <main+0x180>)
 8001326:	4842      	ldr	r0, [pc, #264]	; (8001430 <main+0x184>)
 8001328:	f7ff ffa2 	bl	8001270 <rpmsg_init_ept>
			NULL, NULL);
	/* Initialize OpenAmp and libmetal libraries */
	if (MX_OPENAMP_Init(RPMSG_MASTER, new_service_cb)!= HAL_OK)
 800132c:	4941      	ldr	r1, [pc, #260]	; (8001434 <main+0x188>)
 800132e:	2000      	movs	r0, #0
 8001330:	f00b f8ee 	bl	800c510 <MX_OPENAMP_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <main+0x92>
	{
		Error_Handler();
 800133a:	f000 f9a0 	bl	800167e <Error_Handler>
	/*
	 * The rpmsg service is initiate by the remote processor, on A7 new_service_cb
	 * callback is received on service creation. Wait for the callback
	 */
//	HAL_Delay(2000);
	OPENAMP_Wait_EndPointready(&rp_endpoint);
 800133e:	483c      	ldr	r0, [pc, #240]	; (8001430 <main+0x184>)
 8001340:	f00b f9a6 	bl	800c690 <OPENAMP_Wait_EndPointready>

	/* Send the massage to the remote CPU */
	int32_t status = OPENAMP_send(&rp_endpoint, &message, sizeof(message));
 8001344:	2204      	movs	r2, #4
 8001346:	493c      	ldr	r1, [pc, #240]	; (8001438 <main+0x18c>)
 8001348:	4839      	ldr	r0, [pc, #228]	; (8001430 <main+0x184>)
 800134a:	f7ff ff71 	bl	8001230 <rpmsg_send>
 800134e:	62b8      	str	r0, [r7, #40]	; 0x28

	if (status < 0)
 8001350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001352:	2b00      	cmp	r3, #0
 8001354:	da01      	bge.n	800135a <main+0xae>
	{
		Error_Handler();
 8001356:	f000 f992 	bl	800167e <Error_Handler>
	}

	//	ssd1306_TestAll();
	ssd1306_Init();
 800135a:	f006 fdad 	bl	8007eb8 <ssd1306_Init>
	ssd1306_TestBorder();
 800135e:	f006 ffb9 	bl	80082d4 <ssd1306_TestBorder>

	uint8_t message = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (message < 100)
 8001368:	e034      	b.n	80013d4 <main+0x128>
	{
		/* Receive the massage from the remote CPU */
		message = receive_message();
 800136a:	f7ff fbb3 	bl	8000ad4 <receive_message>
 800136e:	4603      	mov	r3, r0
 8001370:	b2db      	uxtb	r3, r3
 8001372:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		char localT[32] = "";
 8001376:	2300      	movs	r3, #0
 8001378:	603b      	str	r3, [r7, #0]
 800137a:	1d3b      	adds	r3, r7, #4
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]
 8001388:	615a      	str	r2, [r3, #20]
 800138a:	619a      	str	r2, [r3, #24]
		snprintf(localT,sizeof(localT),"%d",message);
 800138c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001390:	4638      	mov	r0, r7
 8001392:	4a2a      	ldr	r2, [pc, #168]	; (800143c <main+0x190>)
 8001394:	2120      	movs	r1, #32
 8001396:	f00c fb65 	bl	800da64 <sniprintf>
		ssd1306_SetCursor(0, 0);
 800139a:	2100      	movs	r1, #0
 800139c:	2000      	movs	r0, #0
 800139e:	f006 ff4f 	bl	8008240 <ssd1306_SetCursor>
		ssd1306_WriteString(localT, Font_7x10, White);
 80013a2:	4a27      	ldr	r2, [pc, #156]	; (8001440 <main+0x194>)
 80013a4:	4638      	mov	r0, r7
 80013a6:	2301      	movs	r3, #1
 80013a8:	ca06      	ldmia	r2, {r1, r2}
 80013aa:	f006 ff23 	bl	80081f4 <ssd1306_WriteString>
		message++;
 80013ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013b2:	3301      	adds	r3, #1
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		/* Send the massage to the remote CPU */
		status = OPENAMP_send(&rp_endpoint, &message, sizeof(message));
 80013ba:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80013be:	2201      	movs	r2, #1
 80013c0:	4619      	mov	r1, r3
 80013c2:	481b      	ldr	r0, [pc, #108]	; (8001430 <main+0x184>)
 80013c4:	f7ff ff34 	bl	8001230 <rpmsg_send>
 80013c8:	62b8      	str	r0, [r7, #40]	; 0x28
		if (status < 0)
 80013ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	da01      	bge.n	80013d4 <main+0x128>
		{
			Error_Handler();
 80013d0:	f000 f955 	bl	800167e <Error_Handler>
	while (message < 100)
 80013d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013d8:	2b63      	cmp	r3, #99	; 0x63
 80013da:	d9c6      	bls.n	800136a <main+0xbe>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		message = receive_message();
 80013dc:	f7ff fb7a 	bl	8000ad4 <receive_message>
 80013e0:	4603      	mov	r3, r0
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		char localT[32] = "";
 80013e8:	2300      	movs	r3, #0
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	1d3b      	adds	r3, r7, #4
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]
 80013f4:	609a      	str	r2, [r3, #8]
 80013f6:	60da      	str	r2, [r3, #12]
 80013f8:	611a      	str	r2, [r3, #16]
 80013fa:	615a      	str	r2, [r3, #20]
 80013fc:	619a      	str	r2, [r3, #24]
		snprintf(localT,sizeof(localT),"%03d",message);
 80013fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001402:	4638      	mov	r0, r7
 8001404:	4a0f      	ldr	r2, [pc, #60]	; (8001444 <main+0x198>)
 8001406:	2120      	movs	r1, #32
 8001408:	f00c fb2c 	bl	800da64 <sniprintf>
		ssd1306_SetCursor(0, 0);
 800140c:	2100      	movs	r1, #0
 800140e:	2000      	movs	r0, #0
 8001410:	f006 ff16 	bl	8008240 <ssd1306_SetCursor>
		ssd1306_WriteString(localT, Font_7x10, White);
 8001414:	4a0a      	ldr	r2, [pc, #40]	; (8001440 <main+0x194>)
 8001416:	4638      	mov	r0, r7
 8001418:	2301      	movs	r3, #1
 800141a:	ca06      	ldmia	r2, {r1, r2}
 800141c:	f006 feea 	bl	80081f4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8001420:	f006 fdd8 	bl	8007fd4 <ssd1306_UpdateScreen>
	{
 8001424:	e7da      	b.n	80013dc <main+0x130>
 8001426:	bf00      	nop
 8001428:	58024400 	.word	0x58024400
 800142c:	08011048 	.word	0x08011048
 8001430:	24000754 	.word	0x24000754
 8001434:	08000b29 	.word	0x08000b29
 8001438:	24000390 	.word	0x24000390
 800143c:	08011060 	.word	0x08011060
 8001440:	24000010 	.word	0x24000010
 8001444:	08011064 	.word	0x08011064

08001448 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b09c      	sub	sp, #112	; 0x70
 800144c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800144e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001452:	224c      	movs	r2, #76	; 0x4c
 8001454:	2100      	movs	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f00b fa0e 	bl	800c878 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	2220      	movs	r2, #32
 8001460:	2100      	movs	r1, #0
 8001462:	4618      	mov	r0, r3
 8001464:	f00b fa08 	bl	800c878 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001468:	2004      	movs	r0, #4
 800146a:	f002 fac7 	bl	80039fc <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800146e:	2300      	movs	r3, #0
 8001470:	603b      	str	r3, [r7, #0]
 8001472:	4b35      	ldr	r3, [pc, #212]	; (8001548 <SystemClock_Config+0x100>)
 8001474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001476:	4a34      	ldr	r2, [pc, #208]	; (8001548 <SystemClock_Config+0x100>)
 8001478:	f023 0301 	bic.w	r3, r3, #1
 800147c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800147e:	4b32      	ldr	r3, [pc, #200]	; (8001548 <SystemClock_Config+0x100>)
 8001480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	603b      	str	r3, [r7, #0]
 8001488:	4b30      	ldr	r3, [pc, #192]	; (800154c <SystemClock_Config+0x104>)
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001490:	4a2e      	ldr	r2, [pc, #184]	; (800154c <SystemClock_Config+0x104>)
 8001492:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001496:	6193      	str	r3, [r2, #24]
 8001498:	4b2c      	ldr	r3, [pc, #176]	; (800154c <SystemClock_Config+0x104>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014a0:	603b      	str	r3, [r7, #0]
 80014a2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80014a4:	bf00      	nop
 80014a6:	4b29      	ldr	r3, [pc, #164]	; (800154c <SystemClock_Config+0x104>)
 80014a8:	699b      	ldr	r3, [r3, #24]
 80014aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80014ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80014b2:	d1f8      	bne.n	80014a6 <SystemClock_Config+0x5e>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80014b4:	4b26      	ldr	r3, [pc, #152]	; (8001550 <SystemClock_Config+0x108>)
 80014b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014b8:	f023 0303 	bic.w	r3, r3, #3
 80014bc:	4a24      	ldr	r2, [pc, #144]	; (8001550 <SystemClock_Config+0x108>)
 80014be:	f043 0302 	orr.w	r3, r3, #2
 80014c2:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014c4:	2301      	movs	r3, #1
 80014c6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80014c8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80014cc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ce:	2302      	movs	r3, #2
 80014d0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014d2:	2302      	movs	r3, #2
 80014d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014d6:	2301      	movs	r3, #1
 80014d8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 18;
 80014da:	2312      	movs	r3, #18
 80014dc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80014de:	2302      	movs	r3, #2
 80014e0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014e2:	2302      	movs	r3, #2
 80014e4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014e6:	2302      	movs	r3, #2
 80014e8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80014ea:	230c      	movs	r3, #12
 80014ec:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80014ee:	2302      	movs	r3, #2
 80014f0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 80014f2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80014f6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014fc:	4618      	mov	r0, r3
 80014fe:	f002 fae7 	bl	8003ad0 <HAL_RCC_OscConfig>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001508:	f000 f8b9 	bl	800167e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150c:	233f      	movs	r3, #63	; 0x3f
 800150e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001510:	2303      	movs	r3, #3
 8001512:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001514:	2300      	movs	r3, #0
 8001516:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001518:	2300      	movs	r3, #0
 800151a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001520:	2340      	movs	r3, #64	; 0x40
 8001522:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8001524:	2300      	movs	r3, #0
 8001526:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001528:	2300      	movs	r3, #0
 800152a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800152c:	1d3b      	adds	r3, r7, #4
 800152e:	2101      	movs	r1, #1
 8001530:	4618      	mov	r0, r3
 8001532:	f002 fedd 	bl	80042f0 <HAL_RCC_ClockConfig>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 800153c:	f000 f89f 	bl	800167e <Error_Handler>
  }
}
 8001540:	bf00      	nop
 8001542:	3770      	adds	r7, #112	; 0x70
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	58000400 	.word	0x58000400
 800154c:	58024800 	.word	0x58024800
 8001550:	58024400 	.word	0x58024400

08001554 <CPU_CACHE_Enable>:
 * @brief  CPU L1-Cache enable.
 * @param  None
 * @retval None
 */
static void CPU_CACHE_Enable(void)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800155a:	4b34      	ldr	r3, [pc, #208]	; (800162c <CPU_CACHE_Enable+0xd8>)
 800155c:	695b      	ldr	r3, [r3, #20]
 800155e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d11b      	bne.n	800159e <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001566:	f3bf 8f4f 	dsb	sy
}
 800156a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800156c:	f3bf 8f6f 	isb	sy
}
 8001570:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001572:	4b2e      	ldr	r3, [pc, #184]	; (800162c <CPU_CACHE_Enable+0xd8>)
 8001574:	2200      	movs	r2, #0
 8001576:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800157a:	f3bf 8f4f 	dsb	sy
}
 800157e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001580:	f3bf 8f6f 	isb	sy
}
 8001584:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001586:	4b29      	ldr	r3, [pc, #164]	; (800162c <CPU_CACHE_Enable+0xd8>)
 8001588:	695b      	ldr	r3, [r3, #20]
 800158a:	4a28      	ldr	r2, [pc, #160]	; (800162c <CPU_CACHE_Enable+0xd8>)
 800158c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001590:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001592:	f3bf 8f4f 	dsb	sy
}
 8001596:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001598:	f3bf 8f6f 	isb	sy
}
 800159c:	e000      	b.n	80015a0 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800159e:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80015a0:	4b22      	ldr	r3, [pc, #136]	; (800162c <CPU_CACHE_Enable+0xd8>)
 80015a2:	695b      	ldr	r3, [r3, #20]
 80015a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d138      	bne.n	800161e <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80015ac:	4b1f      	ldr	r3, [pc, #124]	; (800162c <CPU_CACHE_Enable+0xd8>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80015b4:	f3bf 8f4f 	dsb	sy
}
 80015b8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80015ba:	4b1c      	ldr	r3, [pc, #112]	; (800162c <CPU_CACHE_Enable+0xd8>)
 80015bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80015c0:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	0b5b      	lsrs	r3, r3, #13
 80015c6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80015ca:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	08db      	lsrs	r3, r3, #3
 80015d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80015d4:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	015a      	lsls	r2, r3, #5
 80015da:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80015de:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80015e4:	4911      	ldr	r1, [pc, #68]	; (800162c <CPU_CACHE_Enable+0xd8>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	1e5a      	subs	r2, r3, #1
 80015f0:	607a      	str	r2, [r7, #4]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1ef      	bne.n	80015d6 <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	1e5a      	subs	r2, r3, #1
 80015fa:	60ba      	str	r2, [r7, #8]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d1e5      	bne.n	80015cc <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8001600:	f3bf 8f4f 	dsb	sy
}
 8001604:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001606:	4b09      	ldr	r3, [pc, #36]	; (800162c <CPU_CACHE_Enable+0xd8>)
 8001608:	695b      	ldr	r3, [r3, #20]
 800160a:	4a08      	ldr	r2, [pc, #32]	; (800162c <CPU_CACHE_Enable+0xd8>)
 800160c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001610:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001612:	f3bf 8f4f 	dsb	sy
}
 8001616:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001618:	f3bf 8f6f 	isb	sy
}
 800161c:	e000      	b.n	8001620 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800161e:	bf00      	nop
	/* Enable I-Cache */
	SCB_EnableICache();

	/* Enable D-Cache */
	SCB_EnableDCache();
}
 8001620:	bf00      	nop
 8001622:	3714      	adds	r7, #20
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <MPU_Config>:
 *         The Region Size is 64KB.
 * @param  None
 * @retval None
 */
static void MPU_Config(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct;

	/* Disable the MPU */
	HAL_MPU_Disable();
 8001636:	f000 fdc5 	bl	80021c4 <HAL_MPU_Disable>

	/* Configure the MPU attributes as WT for SDRAM */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800163a:	2301      	movs	r3, #1
 800163c:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = D3_SRAM_BASE;
 800163e:	f04f 5360 	mov.w	r3, #939524096	; 0x38000000
 8001642:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8001644:	230f      	movs	r3, #15
 8001646:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001648:	2303      	movs	r3, #3
 800164a:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800164c:	2300      	movs	r3, #0
 800164e:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001650:	2300      	movs	r3, #0
 8001652:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001654:	2301      	movs	r3, #1
 8001656:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001658:	2300      	movs	r3, #0
 800165a:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800165c:	2300      	movs	r3, #0
 800165e:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 8001660:	2300      	movs	r3, #0
 8001662:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001664:	2300      	movs	r3, #0
 8001666:	733b      	strb	r3, [r7, #12]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001668:	463b      	mov	r3, r7
 800166a:	4618      	mov	r0, r3
 800166c:	f000 fde2 	bl	8002234 <HAL_MPU_ConfigRegion>

	/* Enable the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001670:	2004      	movs	r0, #4
 8001672:	f000 fdbf 	bl	80021f4 <HAL_MPU_Enable>
}
 8001676:	bf00      	nop
 8001678:	3710      	adds	r7, #16
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800167e:	b480      	push	{r7}
 8001680:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001682:	b672      	cpsid	i
}
 8001684:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001686:	e7fe      	b.n	8001686 <Error_Handler+0x8>

08001688 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800168c:	4b27      	ldr	r3, [pc, #156]	; (800172c <MX_SPI3_Init+0xa4>)
 800168e:	4a28      	ldr	r2, [pc, #160]	; (8001730 <MX_SPI3_Init+0xa8>)
 8001690:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001692:	4b26      	ldr	r3, [pc, #152]	; (800172c <MX_SPI3_Init+0xa4>)
 8001694:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001698:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800169a:	4b24      	ldr	r3, [pc, #144]	; (800172c <MX_SPI3_Init+0xa4>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80016a0:	4b22      	ldr	r3, [pc, #136]	; (800172c <MX_SPI3_Init+0xa4>)
 80016a2:	2207      	movs	r2, #7
 80016a4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016a6:	4b21      	ldr	r3, [pc, #132]	; (800172c <MX_SPI3_Init+0xa4>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016ac:	4b1f      	ldr	r3, [pc, #124]	; (800172c <MX_SPI3_Init+0xa4>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80016b2:	4b1e      	ldr	r3, [pc, #120]	; (800172c <MX_SPI3_Init+0xa4>)
 80016b4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80016b8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80016ba:	4b1c      	ldr	r3, [pc, #112]	; (800172c <MX_SPI3_Init+0xa4>)
 80016bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80016c0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016c2:	4b1a      	ldr	r3, [pc, #104]	; (800172c <MX_SPI3_Init+0xa4>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80016c8:	4b18      	ldr	r3, [pc, #96]	; (800172c <MX_SPI3_Init+0xa4>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ce:	4b17      	ldr	r3, [pc, #92]	; (800172c <MX_SPI3_Init+0xa4>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80016d4:	4b15      	ldr	r3, [pc, #84]	; (800172c <MX_SPI3_Init+0xa4>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016da:	4b14      	ldr	r3, [pc, #80]	; (800172c <MX_SPI3_Init+0xa4>)
 80016dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016e0:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80016e2:	4b12      	ldr	r3, [pc, #72]	; (800172c <MX_SPI3_Init+0xa4>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80016e8:	4b10      	ldr	r3, [pc, #64]	; (800172c <MX_SPI3_Init+0xa4>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80016ee:	4b0f      	ldr	r3, [pc, #60]	; (800172c <MX_SPI3_Init+0xa4>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80016f4:	4b0d      	ldr	r3, [pc, #52]	; (800172c <MX_SPI3_Init+0xa4>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80016fa:	4b0c      	ldr	r3, [pc, #48]	; (800172c <MX_SPI3_Init+0xa4>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001700:	4b0a      	ldr	r3, [pc, #40]	; (800172c <MX_SPI3_Init+0xa4>)
 8001702:	2200      	movs	r2, #0
 8001704:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001706:	4b09      	ldr	r3, [pc, #36]	; (800172c <MX_SPI3_Init+0xa4>)
 8001708:	2200      	movs	r2, #0
 800170a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800170c:	4b07      	ldr	r3, [pc, #28]	; (800172c <MX_SPI3_Init+0xa4>)
 800170e:	2200      	movs	r2, #0
 8001710:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <MX_SPI3_Init+0xa4>)
 8001714:	2200      	movs	r2, #0
 8001716:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001718:	4804      	ldr	r0, [pc, #16]	; (800172c <MX_SPI3_Init+0xa4>)
 800171a:	f004 fcd7 	bl	80060cc <HAL_SPI_Init>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8001724:	f7ff ffab 	bl	800167e <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001728:	bf00      	nop
 800172a:	bd80      	pop	{r7, pc}
 800172c:	24000798 	.word	0x24000798
 8001730:	40003c00 	.word	0x40003c00

08001734 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b0ba      	sub	sp, #232	; 0xe8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800174c:	f107 0318 	add.w	r3, r7, #24
 8001750:	22bc      	movs	r2, #188	; 0xbc
 8001752:	2100      	movs	r1, #0
 8001754:	4618      	mov	r0, r3
 8001756:	f00b f88f 	bl	800c878 <memset>
  if(spiHandle->Instance==SPI3)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a37      	ldr	r2, [pc, #220]	; (800183c <HAL_SPI_MspInit+0x108>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d166      	bne.n	8001832 <HAL_SPI_MspInit+0xfe>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001764:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001768:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800176a:	2300      	movs	r3, #0
 800176c:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800176e:	f107 0318 	add.w	r3, r7, #24
 8001772:	4618      	mov	r0, r3
 8001774:	f003 f948 	bl	8004a08 <HAL_RCCEx_PeriphCLKConfig>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 800177e:	f7ff ff7e 	bl	800167e <Error_Handler>
    }

    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001782:	4b2f      	ldr	r3, [pc, #188]	; (8001840 <HAL_SPI_MspInit+0x10c>)
 8001784:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001788:	4a2d      	ldr	r2, [pc, #180]	; (8001840 <HAL_SPI_MspInit+0x10c>)
 800178a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800178e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001792:	4b2b      	ldr	r3, [pc, #172]	; (8001840 <HAL_SPI_MspInit+0x10c>)
 8001794:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001798:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800179c:	617b      	str	r3, [r7, #20]
 800179e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a0:	4b27      	ldr	r3, [pc, #156]	; (8001840 <HAL_SPI_MspInit+0x10c>)
 80017a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017a6:	4a26      	ldr	r2, [pc, #152]	; (8001840 <HAL_SPI_MspInit+0x10c>)
 80017a8:	f043 0302 	orr.w	r3, r3, #2
 80017ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017b0:	4b23      	ldr	r3, [pc, #140]	; (8001840 <HAL_SPI_MspInit+0x10c>)
 80017b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017b6:	f003 0302 	and.w	r3, r3, #2
 80017ba:	613b      	str	r3, [r7, #16]
 80017bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017be:	4b20      	ldr	r3, [pc, #128]	; (8001840 <HAL_SPI_MspInit+0x10c>)
 80017c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017c4:	4a1e      	ldr	r2, [pc, #120]	; (8001840 <HAL_SPI_MspInit+0x10c>)
 80017c6:	f043 0304 	orr.w	r3, r3, #4
 80017ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017ce:	4b1c      	ldr	r3, [pc, #112]	; (8001840 <HAL_SPI_MspInit+0x10c>)
 80017d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017d4:	f003 0304 	and.w	r3, r3, #4
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017dc:	2304      	movs	r3, #4
 80017de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	2302      	movs	r3, #2
 80017e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ee:	2300      	movs	r3, #0
 80017f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80017f4:	2307      	movs	r3, #7
 80017f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fa:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80017fe:	4619      	mov	r1, r3
 8001800:	4810      	ldr	r0, [pc, #64]	; (8001844 <HAL_SPI_MspInit+0x110>)
 8001802:	f001 f971 	bl	8002ae8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001806:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800180a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180e:	2302      	movs	r3, #2
 8001810:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001814:	2300      	movs	r3, #0
 8001816:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181a:	2300      	movs	r3, #0
 800181c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001820:	2306      	movs	r3, #6
 8001822:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001826:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800182a:	4619      	mov	r1, r3
 800182c:	4806      	ldr	r0, [pc, #24]	; (8001848 <HAL_SPI_MspInit+0x114>)
 800182e:	f001 f95b 	bl	8002ae8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001832:	bf00      	nop
 8001834:	37e8      	adds	r7, #232	; 0xe8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40003c00 	.word	0x40003c00
 8001840:	58024400 	.word	0x58024400
 8001844:	58020400 	.word	0x58020400
 8001848:	58020800 	.word	0x58020800

0800184c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001852:	4b15      	ldr	r3, [pc, #84]	; (80018a8 <HAL_MspInit+0x5c>)
 8001854:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001858:	4a13      	ldr	r2, [pc, #76]	; (80018a8 <HAL_MspInit+0x5c>)
 800185a:	f043 0302 	orr.w	r3, r3, #2
 800185e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001862:	4b11      	ldr	r3, [pc, #68]	; (80018a8 <HAL_MspInit+0x5c>)
 8001864:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001868:	f003 0302 	and.w	r3, r3, #2
 800186c:	607b      	str	r3, [r7, #4]
 800186e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* CM4_SEV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CM4_SEV_IRQn, 4, 0);
 8001870:	2200      	movs	r2, #0
 8001872:	2104      	movs	r1, #4
 8001874:	2041      	movs	r0, #65	; 0x41
 8001876:	f000 fc70 	bl	800215a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CM4_SEV_IRQn);
 800187a:	2041      	movs	r0, #65	; 0x41
 800187c:	f000 fc87 	bl	800218e <HAL_NVIC_EnableIRQ>
  /* HSEM1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM1_IRQn, 4, 0);
 8001880:	2200      	movs	r2, #0
 8001882:	2104      	movs	r1, #4
 8001884:	207d      	movs	r0, #125	; 0x7d
 8001886:	f000 fc68 	bl	800215a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM1_IRQn);
 800188a:	207d      	movs	r0, #125	; 0x7d
 800188c:	f000 fc7f 	bl	800218e <HAL_NVIC_EnableIRQ>
  /* HOLD_CORE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HOLD_CORE_IRQn, 4, 0);
 8001890:	2200      	movs	r2, #0
 8001892:	2104      	movs	r1, #4
 8001894:	2094      	movs	r0, #148	; 0x94
 8001896:	f000 fc60 	bl	800215a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HOLD_CORE_IRQn);
 800189a:	2094      	movs	r0, #148	; 0x94
 800189c:	f000 fc77 	bl	800218e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	58024400 	.word	0x58024400

080018ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018b0:	e7fe      	b.n	80018b0 <NMI_Handler+0x4>

080018b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018b2:	b480      	push	{r7}
 80018b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b6:	e7fe      	b.n	80018b6 <HardFault_Handler+0x4>

080018b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018bc:	e7fe      	b.n	80018bc <MemManage_Handler+0x4>

080018be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018be:	b480      	push	{r7}
 80018c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018c2:	e7fe      	b.n	80018c2 <BusFault_Handler+0x4>

080018c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018c8:	e7fe      	b.n	80018c8 <UsageFault_Handler+0x4>

080018ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018f8:	f000 faf0 	bl	8001edc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}

08001900 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001904:	4802      	ldr	r0, [pc, #8]	; (8001910 <I2C1_EV_IRQHandler+0x10>)
 8001906:	f001 fcb7 	bl	8003278 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	240006fc 	.word	0x240006fc

08001914 <CM4_SEV_IRQHandler>:

/**
  * @brief This function handles CM4 send event interrupt for CM7.
  */
void CM4_SEV_IRQHandler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE END CM4_SEV_IRQn 0 */
  /* USER CODE BEGIN CM4_SEV_IRQn 1 */

  /* USER CODE END CM4_SEV_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <HSEM1_IRQHandler>:

/**
  * @brief This function handles HSEM1 global interrupt.
  */
void HSEM1_IRQHandler(void)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM1_IRQn 0 */

  /* USER CODE END HSEM1_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8001926:	f001 fae9 	bl	8002efc <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM1_IRQn 1 */

  /* USER CODE END HSEM1_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}

0800192e <HOLD_CORE_IRQHandler>:

/**
  * @brief This function handles Hold core interrupt.
  */
void HOLD_CORE_IRQHandler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE END HOLD_CORE_IRQn 0 */
  /* USER CODE BEGIN HOLD_CORE_IRQn 1 */

  /* USER CODE END HOLD_CORE_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
	return 1;
 8001940:	2301      	movs	r3, #1
}
 8001942:	4618      	mov	r0, r3
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <_kill>:

int _kill(int pid, int sig)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001956:	f00a ff1b 	bl	800c790 <__errno>
 800195a:	4603      	mov	r3, r0
 800195c:	2216      	movs	r2, #22
 800195e:	601a      	str	r2, [r3, #0]
	return -1;
 8001960:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001964:	4618      	mov	r0, r3
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <_exit>:

void _exit (int status)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001974:	f04f 31ff 	mov.w	r1, #4294967295
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f7ff ffe7 	bl	800194c <_kill>
	while (1) {}		/* Make sure we hang here */
 800197e:	e7fe      	b.n	800197e <_exit+0x12>

08001980 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	e00a      	b.n	80019a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001992:	f3af 8000 	nop.w
 8001996:	4601      	mov	r1, r0
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	1c5a      	adds	r2, r3, #1
 800199c:	60ba      	str	r2, [r7, #8]
 800199e:	b2ca      	uxtb	r2, r1
 80019a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	3301      	adds	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	dbf0      	blt.n	8001992 <_read+0x12>
	}

return len;
 80019b0:	687b      	ldr	r3, [r7, #4]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b086      	sub	sp, #24
 80019be:	af00      	add	r7, sp, #0
 80019c0:	60f8      	str	r0, [r7, #12]
 80019c2:	60b9      	str	r1, [r7, #8]
 80019c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	e009      	b.n	80019e0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	1c5a      	adds	r2, r3, #1
 80019d0:	60ba      	str	r2, [r7, #8]
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	3301      	adds	r3, #1
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	697a      	ldr	r2, [r7, #20]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	dbf1      	blt.n	80019cc <_write+0x12>
	}
	return len;
 80019e8:	687b      	ldr	r3, [r7, #4]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <_close>:

int _close(int file)
{
 80019f2:	b480      	push	{r7}
 80019f4:	b083      	sub	sp, #12
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
	return -1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a1a:	605a      	str	r2, [r3, #4]
	return 0;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <_isatty>:

int _isatty(int file)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b083      	sub	sp, #12
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
	return 1;
 8001a32:	2301      	movs	r3, #1
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
	return 0;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3714      	adds	r7, #20
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
	...

08001a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a64:	4a14      	ldr	r2, [pc, #80]	; (8001ab8 <_sbrk+0x5c>)
 8001a66:	4b15      	ldr	r3, [pc, #84]	; (8001abc <_sbrk+0x60>)
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a70:	4b13      	ldr	r3, [pc, #76]	; (8001ac0 <_sbrk+0x64>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d102      	bne.n	8001a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a78:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <_sbrk+0x64>)
 8001a7a:	4a12      	ldr	r2, [pc, #72]	; (8001ac4 <_sbrk+0x68>)
 8001a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a7e:	4b10      	ldr	r3, [pc, #64]	; (8001ac0 <_sbrk+0x64>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d207      	bcs.n	8001a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a8c:	f00a fe80 	bl	800c790 <__errno>
 8001a90:	4603      	mov	r3, r0
 8001a92:	220c      	movs	r2, #12
 8001a94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9a:	e009      	b.n	8001ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <_sbrk+0x64>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aa2:	4b07      	ldr	r3, [pc, #28]	; (8001ac0 <_sbrk+0x64>)
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	4a05      	ldr	r2, [pc, #20]	; (8001ac0 <_sbrk+0x64>)
 8001aac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aae:	68fb      	ldr	r3, [r7, #12]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	24040000 	.word	0x24040000
 8001abc:	00000400 	.word	0x00000400
 8001ac0:	24000394 	.word	0x24000394
 8001ac4:	24000d10 	.word	0x24000d10

08001ac8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001acc:	4b22      	ldr	r3, [pc, #136]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001ace:	4a23      	ldr	r2, [pc, #140]	; (8001b5c <MX_USART3_UART_Init+0x94>)
 8001ad0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001ad2:	4b21      	ldr	r3, [pc, #132]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001ad4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ad8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ada:	4b1f      	ldr	r3, [pc, #124]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ae0:	4b1d      	ldr	r3, [pc, #116]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ae6:	4b1c      	ldr	r3, [pc, #112]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001aec:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001aee:	220c      	movs	r2, #12
 8001af0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001af2:	4b19      	ldr	r3, [pc, #100]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001af8:	4b17      	ldr	r3, [pc, #92]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001afe:	4b16      	ldr	r3, [pc, #88]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b04:	4b14      	ldr	r3, [pc, #80]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b0a:	4b13      	ldr	r3, [pc, #76]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b10:	4811      	ldr	r0, [pc, #68]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001b12:	f004 feb8 	bl	8006886 <HAL_UART_Init>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001b1c:	f7ff fdaf 	bl	800167e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b20:	2100      	movs	r1, #0
 8001b22:	480d      	ldr	r0, [pc, #52]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001b24:	f005 fe06 	bl	8007734 <HAL_UARTEx_SetTxFifoThreshold>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001b2e:	f7ff fda6 	bl	800167e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b32:	2100      	movs	r1, #0
 8001b34:	4808      	ldr	r0, [pc, #32]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001b36:	f005 fe3b 	bl	80077b0 <HAL_UARTEx_SetRxFifoThreshold>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001b40:	f7ff fd9d 	bl	800167e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001b44:	4804      	ldr	r0, [pc, #16]	; (8001b58 <MX_USART3_UART_Init+0x90>)
 8001b46:	f005 fdbc 	bl	80076c2 <HAL_UARTEx_DisableFifoMode>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001b50:	f7ff fd95 	bl	800167e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	24000820 	.word	0x24000820
 8001b5c:	40004800 	.word	0x40004800

08001b60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b0b8      	sub	sp, #224	; 0xe0
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b68:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b78:	f107 0310 	add.w	r3, r7, #16
 8001b7c:	22bc      	movs	r2, #188	; 0xbc
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4618      	mov	r0, r3
 8001b82:	f00a fe79 	bl	800c878 <memset>
  if(uartHandle->Instance==USART3)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a25      	ldr	r2, [pc, #148]	; (8001c20 <HAL_UART_MspInit+0xc0>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d142      	bne.n	8001c16 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b90:	2302      	movs	r3, #2
 8001b92:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001b94:	2300      	movs	r3, #0
 8001b96:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b9a:	f107 0310 	add.w	r3, r7, #16
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f002 ff32 	bl	8004a08 <HAL_RCCEx_PeriphCLKConfig>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001baa:	f7ff fd68 	bl	800167e <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bae:	4b1d      	ldr	r3, [pc, #116]	; (8001c24 <HAL_UART_MspInit+0xc4>)
 8001bb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001bb4:	4a1b      	ldr	r2, [pc, #108]	; (8001c24 <HAL_UART_MspInit+0xc4>)
 8001bb6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bba:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001bbe:	4b19      	ldr	r3, [pc, #100]	; (8001c24 <HAL_UART_MspInit+0xc4>)
 8001bc0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001bc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bcc:	4b15      	ldr	r3, [pc, #84]	; (8001c24 <HAL_UART_MspInit+0xc4>)
 8001bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bd2:	4a14      	ldr	r2, [pc, #80]	; (8001c24 <HAL_UART_MspInit+0xc4>)
 8001bd4:	f043 0308 	orr.w	r3, r3, #8
 8001bd8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001bdc:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <HAL_UART_MspInit+0xc4>)
 8001bde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001be2:	f003 0308 	and.w	r3, r3, #8
 8001be6:	60bb      	str	r3, [r7, #8]
 8001be8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001bea:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bee:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c04:	2307      	movs	r3, #7
 8001c06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c0a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4805      	ldr	r0, [pc, #20]	; (8001c28 <HAL_UART_MspInit+0xc8>)
 8001c12:	f000 ff69 	bl	8002ae8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001c16:	bf00      	nop
 8001c18:	37e0      	adds	r7, #224	; 0xe0
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40004800 	.word	0x40004800
 8001c24:	58024400 	.word	0x58024400
 8001c28:	58020c00 	.word	0x58020c00

08001c2c <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001c30:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c32:	4a16      	ldr	r2, [pc, #88]	; (8001c8c <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001c34:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8001c36:	4b14      	ldr	r3, [pc, #80]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c38:	2209      	movs	r2, #9
 8001c3a:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001c3c:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c3e:	2202      	movs	r2, #2
 8001c40:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001c42:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001c48:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001c54:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001c5a:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001c60:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001c66:	4b08      	ldr	r3, [pc, #32]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001c72:	4805      	ldr	r0, [pc, #20]	; (8001c88 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c74:	f001 fd79 	bl	800376a <HAL_PCD_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8001c7e:	f7ff fcfe 	bl	800167e <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	240008b0 	.word	0x240008b0
 8001c8c:	40080000 	.word	0x40080000

08001c90 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b0b8      	sub	sp, #224	; 0xe0
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c98:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ca8:	f107 0310 	add.w	r3, r7, #16
 8001cac:	22bc      	movs	r2, #188	; 0xbc
 8001cae:	2100      	movs	r1, #0
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f00a fde1 	bl	800c878 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a37      	ldr	r2, [pc, #220]	; (8001d98 <HAL_PCD_MspInit+0x108>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d166      	bne.n	8001d8e <HAL_PCD_MspInit+0xfe>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001cc0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001cc4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 18;
 8001cca:	2312      	movs	r3, #18
 8001ccc:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 3;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8001cda:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001cde:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 6144;
 8001ce0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001ce4:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8001ce6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001cea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cee:	f107 0310 	add.w	r3, r7, #16
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f002 fe88 	bl	8004a08 <HAL_RCCEx_PeriphCLKConfig>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_PCD_MspInit+0x72>
    {
      Error_Handler();
 8001cfe:	f7ff fcbe 	bl	800167e <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8001d02:	f001 fed5 	bl	8003ab0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d06:	4b25      	ldr	r3, [pc, #148]	; (8001d9c <HAL_PCD_MspInit+0x10c>)
 8001d08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d0c:	4a23      	ldr	r2, [pc, #140]	; (8001d9c <HAL_PCD_MspInit+0x10c>)
 8001d0e:	f043 0301 	orr.w	r3, r3, #1
 8001d12:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d16:	4b21      	ldr	r3, [pc, #132]	; (8001d9c <HAL_PCD_MspInit+0x10c>)
 8001d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d1c:	f003 0301 	and.w	r3, r3, #1
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8001d24:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001d28:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001d3e:	230a      	movs	r3, #10
 8001d40:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d44:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4815      	ldr	r0, [pc, #84]	; (8001da0 <HAL_PCD_MspInit+0x110>)
 8001d4c:	f000 fecc 	bl	8002ae8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d54:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d64:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001d68:	4619      	mov	r1, r3
 8001d6a:	480d      	ldr	r0, [pc, #52]	; (8001da0 <HAL_PCD_MspInit+0x110>)
 8001d6c:	f000 febc 	bl	8002ae8 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001d70:	4b0a      	ldr	r3, [pc, #40]	; (8001d9c <HAL_PCD_MspInit+0x10c>)
 8001d72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001d76:	4a09      	ldr	r2, [pc, #36]	; (8001d9c <HAL_PCD_MspInit+0x10c>)
 8001d78:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001d7c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001d80:	4b06      	ldr	r3, [pc, #24]	; (8001d9c <HAL_PCD_MspInit+0x10c>)
 8001d82:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001d86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001d8e:	bf00      	nop
 8001d90:	37e0      	adds	r7, #224	; 0xe0
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40080000 	.word	0x40080000
 8001d9c:	58024400 	.word	0x58024400
 8001da0:	58020000 	.word	0x58020000

08001da4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001da4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ddc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001da8:	f7fe ff34 	bl	8000c14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001dac:	480c      	ldr	r0, [pc, #48]	; (8001de0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001dae:	490d      	ldr	r1, [pc, #52]	; (8001de4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001db0:	4a0d      	ldr	r2, [pc, #52]	; (8001de8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db4:	e002      	b.n	8001dbc <LoopCopyDataInit>

08001db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dba:	3304      	adds	r3, #4

08001dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc0:	d3f9      	bcc.n	8001db6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dc2:	4a0a      	ldr	r2, [pc, #40]	; (8001dec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dc4:	4c0a      	ldr	r4, [pc, #40]	; (8001df0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dc8:	e001      	b.n	8001dce <LoopFillZerobss>

08001dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dcc:	3204      	adds	r2, #4

08001dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd0:	d3fb      	bcc.n	8001dca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dd2:	f00a fcf5 	bl	800c7c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dd6:	f7ff fa69 	bl	80012ac <main>
  bx  lr
 8001dda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ddc:	24040000 	.word	0x24040000
  ldr r0, =_sdata
 8001de0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001de4:	240002b0 	.word	0x240002b0
  ldr r2, =_sidata
 8001de8:	080179f4 	.word	0x080179f4
  ldr r2, =_sbss
 8001dec:	24000370 	.word	0x24000370
  ldr r4, =_ebss
 8001df0:	24000d0c 	.word	0x24000d0c

08001df4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001df4:	e7fe      	b.n	8001df4 <ADC3_IRQHandler>
	...

08001df8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dfe:	2003      	movs	r0, #3
 8001e00:	f000 f9a0 	bl	8002144 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001e04:	f002 fc2a 	bl	800465c <HAL_RCC_GetSysClockFreq>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <HAL_Init+0x68>)
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	0a1b      	lsrs	r3, r3, #8
 8001e10:	f003 030f 	and.w	r3, r3, #15
 8001e14:	4913      	ldr	r1, [pc, #76]	; (8001e64 <HAL_Init+0x6c>)
 8001e16:	5ccb      	ldrb	r3, [r1, r3]
 8001e18:	f003 031f 	and.w	r3, r3, #31
 8001e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e20:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001e22:	4b0f      	ldr	r3, [pc, #60]	; (8001e60 <HAL_Init+0x68>)
 8001e24:	699b      	ldr	r3, [r3, #24]
 8001e26:	f003 030f 	and.w	r3, r3, #15
 8001e2a:	4a0e      	ldr	r2, [pc, #56]	; (8001e64 <HAL_Init+0x6c>)
 8001e2c:	5cd3      	ldrb	r3, [r2, r3]
 8001e2e:	f003 031f 	and.w	r3, r3, #31
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	fa22 f303 	lsr.w	r3, r2, r3
 8001e38:	4a0b      	ldr	r2, [pc, #44]	; (8001e68 <HAL_Init+0x70>)
 8001e3a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001e3c:	4a0b      	ldr	r2, [pc, #44]	; (8001e6c <HAL_Init+0x74>)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e42:	2000      	movs	r0, #0
 8001e44:	f000 f814 	bl	8001e70 <HAL_InitTick>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e002      	b.n	8001e58 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001e52:	f7ff fcfb 	bl	800184c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e56:	2300      	movs	r3, #0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	58024400 	.word	0x58024400
 8001e64:	080115f8 	.word	0x080115f8
 8001e68:	24000004 	.word	0x24000004
 8001e6c:	24000000 	.word	0x24000000

08001e70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001e78:	4b15      	ldr	r3, [pc, #84]	; (8001ed0 <HAL_InitTick+0x60>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d101      	bne.n	8001e84 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e021      	b.n	8001ec8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001e84:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <HAL_InitTick+0x64>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <HAL_InitTick+0x60>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f000 f985 	bl	80021aa <HAL_SYSTICK_Config>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e00e      	b.n	8001ec8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2b0f      	cmp	r3, #15
 8001eae:	d80a      	bhi.n	8001ec6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	6879      	ldr	r1, [r7, #4]
 8001eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001eb8:	f000 f94f 	bl	800215a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ebc:	4a06      	ldr	r2, [pc, #24]	; (8001ed8 <HAL_InitTick+0x68>)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	e000      	b.n	8001ec8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3708      	adds	r7, #8
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	2400000c 	.word	0x2400000c
 8001ed4:	24000000 	.word	0x24000000
 8001ed8:	24000008 	.word	0x24000008

08001edc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ee0:	4b06      	ldr	r3, [pc, #24]	; (8001efc <HAL_IncTick+0x20>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <HAL_IncTick+0x24>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4413      	add	r3, r2
 8001eec:	4a04      	ldr	r2, [pc, #16]	; (8001f00 <HAL_IncTick+0x24>)
 8001eee:	6013      	str	r3, [r2, #0]
}
 8001ef0:	bf00      	nop
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	2400000c 	.word	0x2400000c
 8001f00:	24000cb8 	.word	0x24000cb8

08001f04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  return uwTick;
 8001f08:	4b03      	ldr	r3, [pc, #12]	; (8001f18 <HAL_GetTick+0x14>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	24000cb8 	.word	0x24000cb8

08001f1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f24:	f7ff ffee 	bl	8001f04 <HAL_GetTick>
 8001f28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f34:	d005      	beq.n	8001f42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f36:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <HAL_Delay+0x44>)
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	4413      	add	r3, r2
 8001f40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f42:	bf00      	nop
 8001f44:	f7ff ffde 	bl	8001f04 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d8f7      	bhi.n	8001f44 <HAL_Delay+0x28>
  {
  }
}
 8001f54:	bf00      	nop
 8001f56:	bf00      	nop
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	2400000c 	.word	0x2400000c

08001f64 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001f68:	4b03      	ldr	r3, [pc, #12]	; (8001f78 <HAL_GetREVID+0x14>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	0c1b      	lsrs	r3, r3, #16
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	5c001000 	.word	0x5c001000

08001f7c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001f84:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8001f8c:	4904      	ldr	r1, [pc, #16]	; (8001fa0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	604b      	str	r3, [r1, #4]
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	58000400 	.word	0x58000400

08001fa4 <__NVIC_SetPriorityGrouping>:
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <__NVIC_SetPriorityGrouping+0x40>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fba:	68ba      	ldr	r2, [r7, #8]
 8001fbc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001fcc:	4b06      	ldr	r3, [pc, #24]	; (8001fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fd2:	4a04      	ldr	r2, [pc, #16]	; (8001fe4 <__NVIC_SetPriorityGrouping+0x40>)
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	60d3      	str	r3, [r2, #12]
}
 8001fd8:	bf00      	nop
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	e000ed00 	.word	0xe000ed00
 8001fe8:	05fa0000 	.word	0x05fa0000

08001fec <__NVIC_GetPriorityGrouping>:
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ff0:	4b04      	ldr	r3, [pc, #16]	; (8002004 <__NVIC_GetPriorityGrouping+0x18>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	0a1b      	lsrs	r3, r3, #8
 8001ff6:	f003 0307 	and.w	r3, r3, #7
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	e000ed00 	.word	0xe000ed00

08002008 <__NVIC_EnableIRQ>:
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002012:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002016:	2b00      	cmp	r3, #0
 8002018:	db0b      	blt.n	8002032 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800201a:	88fb      	ldrh	r3, [r7, #6]
 800201c:	f003 021f 	and.w	r2, r3, #31
 8002020:	4907      	ldr	r1, [pc, #28]	; (8002040 <__NVIC_EnableIRQ+0x38>)
 8002022:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002026:	095b      	lsrs	r3, r3, #5
 8002028:	2001      	movs	r0, #1
 800202a:	fa00 f202 	lsl.w	r2, r0, r2
 800202e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002032:	bf00      	nop
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	e000e100 	.word	0xe000e100

08002044 <__NVIC_SetPriority>:
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	6039      	str	r1, [r7, #0]
 800204e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002050:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002054:	2b00      	cmp	r3, #0
 8002056:	db0a      	blt.n	800206e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	b2da      	uxtb	r2, r3
 800205c:	490c      	ldr	r1, [pc, #48]	; (8002090 <__NVIC_SetPriority+0x4c>)
 800205e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002062:	0112      	lsls	r2, r2, #4
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	440b      	add	r3, r1
 8002068:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800206c:	e00a      	b.n	8002084 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	b2da      	uxtb	r2, r3
 8002072:	4908      	ldr	r1, [pc, #32]	; (8002094 <__NVIC_SetPriority+0x50>)
 8002074:	88fb      	ldrh	r3, [r7, #6]
 8002076:	f003 030f 	and.w	r3, r3, #15
 800207a:	3b04      	subs	r3, #4
 800207c:	0112      	lsls	r2, r2, #4
 800207e:	b2d2      	uxtb	r2, r2
 8002080:	440b      	add	r3, r1
 8002082:	761a      	strb	r2, [r3, #24]
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	e000e100 	.word	0xe000e100
 8002094:	e000ed00 	.word	0xe000ed00

08002098 <NVIC_EncodePriority>:
{
 8002098:	b480      	push	{r7}
 800209a:	b089      	sub	sp, #36	; 0x24
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f003 0307 	and.w	r3, r3, #7
 80020aa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	f1c3 0307 	rsb	r3, r3, #7
 80020b2:	2b04      	cmp	r3, #4
 80020b4:	bf28      	it	cs
 80020b6:	2304      	movcs	r3, #4
 80020b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	3304      	adds	r3, #4
 80020be:	2b06      	cmp	r3, #6
 80020c0:	d902      	bls.n	80020c8 <NVIC_EncodePriority+0x30>
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	3b03      	subs	r3, #3
 80020c6:	e000      	b.n	80020ca <NVIC_EncodePriority+0x32>
 80020c8:	2300      	movs	r3, #0
 80020ca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020cc:	f04f 32ff 	mov.w	r2, #4294967295
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	43da      	mvns	r2, r3
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	401a      	ands	r2, r3
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020e0:	f04f 31ff 	mov.w	r1, #4294967295
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ea:	43d9      	mvns	r1, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f0:	4313      	orrs	r3, r2
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3724      	adds	r7, #36	; 0x24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
	...

08002100 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3b01      	subs	r3, #1
 800210c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002110:	d301      	bcc.n	8002116 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002112:	2301      	movs	r3, #1
 8002114:	e00f      	b.n	8002136 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002116:	4a0a      	ldr	r2, [pc, #40]	; (8002140 <SysTick_Config+0x40>)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	3b01      	subs	r3, #1
 800211c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800211e:	210f      	movs	r1, #15
 8002120:	f04f 30ff 	mov.w	r0, #4294967295
 8002124:	f7ff ff8e 	bl	8002044 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002128:	4b05      	ldr	r3, [pc, #20]	; (8002140 <SysTick_Config+0x40>)
 800212a:	2200      	movs	r2, #0
 800212c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800212e:	4b04      	ldr	r3, [pc, #16]	; (8002140 <SysTick_Config+0x40>)
 8002130:	2207      	movs	r2, #7
 8002132:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	e000e010 	.word	0xe000e010

08002144 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff ff29 	bl	8001fa4 <__NVIC_SetPriorityGrouping>
}
 8002152:	bf00      	nop
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b086      	sub	sp, #24
 800215e:	af00      	add	r7, sp, #0
 8002160:	4603      	mov	r3, r0
 8002162:	60b9      	str	r1, [r7, #8]
 8002164:	607a      	str	r2, [r7, #4]
 8002166:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002168:	f7ff ff40 	bl	8001fec <__NVIC_GetPriorityGrouping>
 800216c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	68b9      	ldr	r1, [r7, #8]
 8002172:	6978      	ldr	r0, [r7, #20]
 8002174:	f7ff ff90 	bl	8002098 <NVIC_EncodePriority>
 8002178:	4602      	mov	r2, r0
 800217a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800217e:	4611      	mov	r1, r2
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff ff5f 	bl	8002044 <__NVIC_SetPriority>
}
 8002186:	bf00      	nop
 8002188:	3718      	adds	r7, #24
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}

0800218e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b082      	sub	sp, #8
 8002192:	af00      	add	r7, sp, #0
 8002194:	4603      	mov	r3, r0
 8002196:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002198:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800219c:	4618      	mov	r0, r3
 800219e:	f7ff ff33 	bl	8002008 <__NVIC_EnableIRQ>
}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b082      	sub	sp, #8
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff ffa4 	bl	8002100 <SysTick_Config>
 80021b8:	4603      	mov	r3, r0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
	...

080021c4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80021c8:	f3bf 8f5f 	dmb	sy
}
 80021cc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80021ce:	4b07      	ldr	r3, [pc, #28]	; (80021ec <HAL_MPU_Disable+0x28>)
 80021d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d2:	4a06      	ldr	r2, [pc, #24]	; (80021ec <HAL_MPU_Disable+0x28>)
 80021d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021d8:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80021da:	4b05      	ldr	r3, [pc, #20]	; (80021f0 <HAL_MPU_Disable+0x2c>)
 80021dc:	2200      	movs	r2, #0
 80021de:	605a      	str	r2, [r3, #4]
}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	e000ed00 	.word	0xe000ed00
 80021f0:	e000ed90 	.word	0xe000ed90

080021f4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80021fc:	4a0b      	ldr	r2, [pc, #44]	; (800222c <HAL_MPU_Enable+0x38>)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002206:	4b0a      	ldr	r3, [pc, #40]	; (8002230 <HAL_MPU_Enable+0x3c>)
 8002208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220a:	4a09      	ldr	r2, [pc, #36]	; (8002230 <HAL_MPU_Enable+0x3c>)
 800220c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002210:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002212:	f3bf 8f4f 	dsb	sy
}
 8002216:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002218:	f3bf 8f6f 	isb	sy
}
 800221c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	e000ed90 	.word	0xe000ed90
 8002230:	e000ed00 	.word	0xe000ed00

08002234 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	785a      	ldrb	r2, [r3, #1]
 8002240:	4b1d      	ldr	r3, [pc, #116]	; (80022b8 <HAL_MPU_ConfigRegion+0x84>)
 8002242:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d029      	beq.n	80022a0 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 800224c:	4a1a      	ldr	r2, [pc, #104]	; (80022b8 <HAL_MPU_ConfigRegion+0x84>)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	7b1b      	ldrb	r3, [r3, #12]
 8002258:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	7adb      	ldrb	r3, [r3, #11]
 800225e:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002260:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	7a9b      	ldrb	r3, [r3, #10]
 8002266:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002268:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	7b5b      	ldrb	r3, [r3, #13]
 800226e:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002270:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	7b9b      	ldrb	r3, [r3, #14]
 8002276:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002278:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	7bdb      	ldrb	r3, [r3, #15]
 800227e:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002280:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	7a5b      	ldrb	r3, [r3, #9]
 8002286:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002288:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	7a1b      	ldrb	r3, [r3, #8]
 800228e:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002290:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	7812      	ldrb	r2, [r2, #0]
 8002296:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002298:	4a07      	ldr	r2, [pc, #28]	; (80022b8 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800229a:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800229c:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 800229e:	e005      	b.n	80022ac <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 80022a0:	4b05      	ldr	r3, [pc, #20]	; (80022b8 <HAL_MPU_ConfigRegion+0x84>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 80022a6:	4b04      	ldr	r3, [pc, #16]	; (80022b8 <HAL_MPU_ConfigRegion+0x84>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	611a      	str	r2, [r3, #16]
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr
 80022b8:	e000ed90 	.word	0xe000ed90

080022bc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e0c6      	b.n	800245c <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d102      	bne.n	80022dc <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f7fe fd88 	bl	8000dec <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2223      	movs	r2, #35	; 0x23
 80022e0:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022e2:	4b60      	ldr	r3, [pc, #384]	; (8002464 <HAL_ETH_Init+0x1a8>)
 80022e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80022e8:	4a5e      	ldr	r2, [pc, #376]	; (8002464 <HAL_ETH_Init+0x1a8>)
 80022ea:	f043 0302 	orr.w	r3, r3, #2
 80022ee:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80022f2:	4b5c      	ldr	r3, [pc, #368]	; (8002464 <HAL_ETH_Init+0x1a8>)
 80022f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80022f8:	f003 0302 	and.w	r3, r3, #2
 80022fc:	60bb      	str	r3, [r7, #8]
 80022fe:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	7a1b      	ldrb	r3, [r3, #8]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d103      	bne.n	8002310 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8002308:	2000      	movs	r0, #0
 800230a:	f7ff fe37 	bl	8001f7c <HAL_SYSCFG_ETHInterfaceSelect>
 800230e:	e003      	b.n	8002318 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8002310:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8002314:	f7ff fe32 	bl	8001f7c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f042 0201 	orr.w	r2, r2, #1
 800232a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800232e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002330:	f7ff fde8 	bl	8001f04 <HAL_GetTick>
 8002334:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8002336:	e00f      	b.n	8002358 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8002338:	f7ff fde4 	bl	8001f04 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002346:	d907      	bls.n	8002358 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2204      	movs	r2, #4
 800234c:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	22e0      	movs	r2, #224	; 0xe0
 8002352:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e081      	b.n	800245c <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1e6      	bne.n	8002338 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 fac0 	bl	80028f0 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8002370:	f002 faee 	bl	8004950 <HAL_RCC_GetHCLKFreq>
 8002374:	4603      	mov	r3, r0
 8002376:	4a3c      	ldr	r2, [pc, #240]	; (8002468 <HAL_ETH_Init+0x1ac>)
 8002378:	fba2 2303 	umull	r2, r3, r2, r3
 800237c:	0c9a      	lsrs	r2, r3, #18
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	3a01      	subs	r2, #1
 8002384:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f000 fa13 	bl	80027b4 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80023a4:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80023a8:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	695b      	ldr	r3, [r3, #20]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d007      	beq.n	80023c6 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2201      	movs	r2, #1
 80023ba:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	22e0      	movs	r2, #224	; 0xe0
 80023c0:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e04a      	b.n	800245c <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	f241 1308 	movw	r3, #4360	; 0x1108
 80023ce:	4413      	add	r3, r2
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	4b26      	ldr	r3, [pc, #152]	; (800246c <HAL_ETH_Init+0x1b0>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	6952      	ldr	r2, [r2, #20]
 80023da:	0052      	lsls	r2, r2, #1
 80023dc:	6879      	ldr	r1, [r7, #4]
 80023de:	6809      	ldr	r1, [r1, #0]
 80023e0:	431a      	orrs	r2, r3
 80023e2:	f241 1308 	movw	r3, #4360	; 0x1108
 80023e6:	440b      	add	r3, r1
 80023e8:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 fad8 	bl	80029a0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f000 fb1c 	bl	8002a2e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	3305      	adds	r3, #5
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	021a      	lsls	r2, r3, #8
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	3304      	adds	r3, #4
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	4619      	mov	r1, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	430a      	orrs	r2, r1
 8002410:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	3303      	adds	r3, #3
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	061a      	lsls	r2, r3, #24
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	3302      	adds	r3, #2
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	041b      	lsls	r3, r3, #16
 8002428:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	3301      	adds	r3, #1
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002434:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002442:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002444:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2210      	movs	r2, #16
 8002452:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2210      	movs	r2, #16
 8002458:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	58024400 	.word	0x58024400
 8002468:	431bde83 	.word	0x431bde83
 800246c:	ffff8001 	.word	0xffff8001

08002470 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8002482:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	791b      	ldrb	r3, [r3, #4]
 8002488:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 800248a:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	7b1b      	ldrb	r3, [r3, #12]
 8002490:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8002492:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	7b5b      	ldrb	r3, [r3, #13]
 8002498:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800249a:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	7b9b      	ldrb	r3, [r3, #14]
 80024a0:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 80024a2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	7bdb      	ldrb	r3, [r3, #15]
 80024a8:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80024aa:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80024ac:	683a      	ldr	r2, [r7, #0]
 80024ae:	7c12      	ldrb	r2, [r2, #16]
 80024b0:	2a00      	cmp	r2, #0
 80024b2:	d102      	bne.n	80024ba <ETH_SetMACConfig+0x4a>
 80024b4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80024b8:	e000      	b.n	80024bc <ETH_SetMACConfig+0x4c>
 80024ba:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80024bc:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80024be:	683a      	ldr	r2, [r7, #0]
 80024c0:	7c52      	ldrb	r2, [r2, #17]
 80024c2:	2a00      	cmp	r2, #0
 80024c4:	d102      	bne.n	80024cc <ETH_SetMACConfig+0x5c>
 80024c6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80024ca:	e000      	b.n	80024ce <ETH_SetMACConfig+0x5e>
 80024cc:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80024ce:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	7c9b      	ldrb	r3, [r3, #18]
 80024d4:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80024d6:	431a      	orrs	r2, r3
                                macconf->Speed |
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 80024dc:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 80024e2:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	7f1b      	ldrb	r3, [r3, #28]
 80024e8:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 80024ea:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	7f5b      	ldrb	r3, [r3, #29]
 80024f0:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 80024f2:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80024f4:	683a      	ldr	r2, [r7, #0]
 80024f6:	7f92      	ldrb	r2, [r2, #30]
 80024f8:	2a00      	cmp	r2, #0
 80024fa:	d102      	bne.n	8002502 <ETH_SetMACConfig+0x92>
 80024fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002500:	e000      	b.n	8002504 <ETH_SetMACConfig+0x94>
 8002502:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8002504:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	7fdb      	ldrb	r3, [r3, #31]
 800250a:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 800250c:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002514:	2a00      	cmp	r2, #0
 8002516:	d102      	bne.n	800251e <ETH_SetMACConfig+0xae>
 8002518:	f44f 7280 	mov.w	r2, #256	; 0x100
 800251c:	e000      	b.n	8002520 <ETH_SetMACConfig+0xb0>
 800251e:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8002520:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8002526:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800252e:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8002530:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8002536:	4313      	orrs	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	4b56      	ldr	r3, [pc, #344]	; (800269c <ETH_SetMACConfig+0x22c>)
 8002542:	4013      	ands	r3, r2
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	6812      	ldr	r2, [r2, #0]
 8002548:	68f9      	ldr	r1, [r7, #12]
 800254a:	430b      	orrs	r3, r1
 800254c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002552:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800255a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 800255c:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002564:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8002566:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800256e:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8002570:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8002578:	2a00      	cmp	r2, #0
 800257a:	d102      	bne.n	8002582 <ETH_SetMACConfig+0x112>
 800257c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002580:	e000      	b.n	8002584 <ETH_SetMACConfig+0x114>
 8002582:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8002584:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 800258a:	4313      	orrs	r3, r2
 800258c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	4b42      	ldr	r3, [pc, #264]	; (80026a0 <ETH_SetMACConfig+0x230>)
 8002596:	4013      	ands	r3, r2
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6812      	ldr	r2, [r2, #0]
 800259c:	68f9      	ldr	r1, [r7, #12]
 800259e:	430b      	orrs	r3, r1
 80025a0:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025a8:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80025ae:	4313      	orrs	r3, r2
 80025b0:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68da      	ldr	r2, [r3, #12]
 80025b8:	4b3a      	ldr	r3, [pc, #232]	; (80026a4 <ETH_SetMACConfig+0x234>)
 80025ba:	4013      	ands	r3, r2
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	6812      	ldr	r2, [r2, #0]
 80025c0:	68f9      	ldr	r1, [r7, #12]
 80025c2:	430b      	orrs	r3, r1
 80025c4:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80025cc:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80025d2:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80025da:	2a00      	cmp	r2, #0
 80025dc:	d101      	bne.n	80025e2 <ETH_SetMACConfig+0x172>
 80025de:	2280      	movs	r2, #128	; 0x80
 80025e0:	e000      	b.n	80025e4 <ETH_SetMACConfig+0x174>
 80025e2:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80025e4:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025ea:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80025ec:	4313      	orrs	r3, r2
 80025ee:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80025f6:	f64f 730d 	movw	r3, #65293	; 0xff0d
 80025fa:	4013      	ands	r3, r2
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6812      	ldr	r2, [r2, #0]
 8002600:	68f9      	ldr	r1, [r7, #12]
 8002602:	430b      	orrs	r3, r1
 8002604:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800260c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8002614:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002616:	4313      	orrs	r3, r2
 8002618:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002622:	f023 0103 	bic.w	r1, r3, #3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	430a      	orrs	r2, r1
 800262e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 800263a:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	430a      	orrs	r2, r1
 8002648:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8002656:	2a00      	cmp	r2, #0
 8002658:	d101      	bne.n	800265e <ETH_SetMACConfig+0x1ee>
 800265a:	2240      	movs	r2, #64	; 0x40
 800265c:	e000      	b.n	8002660 <ETH_SetMACConfig+0x1f0>
 800265e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8002660:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8002668:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800266a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8002672:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8002674:	4313      	orrs	r3, r2
 8002676:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8002680:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	430a      	orrs	r2, r1
 800268c:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	00048083 	.word	0x00048083
 80026a0:	c0f88000 	.word	0xc0f88000
 80026a4:	fffffef0 	.word	0xfffffef0

080026a8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	4b38      	ldr	r3, [pc, #224]	; (80027a0 <ETH_SetDMAConfig+0xf8>)
 80026be:	4013      	ands	r3, r2
 80026c0:	683a      	ldr	r2, [r7, #0]
 80026c2:	6812      	ldr	r2, [r2, #0]
 80026c4:	6879      	ldr	r1, [r7, #4]
 80026c6:	6809      	ldr	r1, [r1, #0]
 80026c8:	431a      	orrs	r2, r3
 80026ca:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 80026ce:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	791b      	ldrb	r3, [r3, #4]
 80026d4:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80026da:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	7b1b      	ldrb	r3, [r3, #12]
 80026e0:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80026e2:	4313      	orrs	r3, r2
 80026e4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	f241 0304 	movw	r3, #4100	; 0x1004
 80026ee:	4413      	add	r3, r2
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	4b2c      	ldr	r3, [pc, #176]	; (80027a4 <ETH_SetDMAConfig+0xfc>)
 80026f4:	4013      	ands	r3, r2
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	6811      	ldr	r1, [r2, #0]
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	431a      	orrs	r2, r3
 80026fe:	f241 0304 	movw	r3, #4100	; 0x1004
 8002702:	440b      	add	r3, r1
 8002704:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	7b5b      	ldrb	r3, [r3, #13]
 800270a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002710:	4313      	orrs	r3, r2
 8002712:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	4b22      	ldr	r3, [pc, #136]	; (80027a8 <ETH_SetDMAConfig+0x100>)
 8002720:	4013      	ands	r3, r2
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	6811      	ldr	r1, [r2, #0]
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	431a      	orrs	r2, r3
 800272a:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 800272e:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	7d1b      	ldrb	r3, [r3, #20]
 8002738:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800273a:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	7f5b      	ldrb	r3, [r3, #29]
 8002740:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8002742:	4313      	orrs	r3, r2
 8002744:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	f241 1304 	movw	r3, #4356	; 0x1104
 800274e:	4413      	add	r3, r2
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	4b16      	ldr	r3, [pc, #88]	; (80027ac <ETH_SetDMAConfig+0x104>)
 8002754:	4013      	ands	r3, r2
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	6811      	ldr	r1, [r2, #0]
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	431a      	orrs	r2, r3
 800275e:	f241 1304 	movw	r3, #4356	; 0x1104
 8002762:	440b      	add	r3, r1
 8002764:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	7f1b      	ldrb	r3, [r3, #28]
 800276a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002770:	4313      	orrs	r3, r2
 8002772:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	f241 1308 	movw	r3, #4360	; 0x1108
 800277c:	4413      	add	r3, r2
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	4b0b      	ldr	r3, [pc, #44]	; (80027b0 <ETH_SetDMAConfig+0x108>)
 8002782:	4013      	ands	r3, r2
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6811      	ldr	r1, [r2, #0]
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	431a      	orrs	r2, r3
 800278c:	f241 1308 	movw	r3, #4360	; 0x1108
 8002790:	440b      	add	r3, r1
 8002792:	601a      	str	r2, [r3, #0]
}
 8002794:	bf00      	nop
 8002796:	3714      	adds	r7, #20
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr
 80027a0:	ffff87fd 	.word	0xffff87fd
 80027a4:	ffff2ffe 	.word	0xffff2ffe
 80027a8:	fffec000 	.word	0xfffec000
 80027ac:	ffc0efef 	.word	0xffc0efef
 80027b0:	7fc0ffff 	.word	0x7fc0ffff

080027b4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b0a4      	sub	sp, #144	; 0x90
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80027bc:	2301      	movs	r3, #1
 80027be:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80027c2:	2300      	movs	r3, #0
 80027c4:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80027c6:	2300      	movs	r3, #0
 80027c8:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80027cc:	2300      	movs	r3, #0
 80027ce:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80027d2:	2301      	movs	r3, #1
 80027d4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80027d8:	2301      	movs	r3, #1
 80027da:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80027de:	2301      	movs	r3, #1
 80027e0:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80027e4:	2300      	movs	r3, #0
 80027e6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80027ea:	2301      	movs	r3, #1
 80027ec:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80027f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027f4:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80027f6:	2300      	movs	r3, #0
 80027f8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80027fc:	2300      	movs	r3, #0
 80027fe:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002800:	2300      	movs	r3, #0
 8002802:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8002806:	2300      	movs	r3, #0
 8002808:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 800280c:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8002810:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8002812:	2300      	movs	r3, #0
 8002814:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8002818:	2300      	movs	r3, #0
 800281a:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 800281c:	2301      	movs	r3, #1
 800281e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8002822:	2300      	movs	r3, #0
 8002824:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8002828:	2300      	movs	r3, #0
 800282a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800282e:	2300      	movs	r3, #0
 8002830:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8002832:	2300      	movs	r3, #0
 8002834:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8002836:	2300      	movs	r3, #0
 8002838:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800283a:	2300      	movs	r3, #0
 800283c:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002840:	2300      	movs	r3, #0
 8002842:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8002846:	2301      	movs	r3, #1
 8002848:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800284c:	2320      	movs	r3, #32
 800284e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8002852:	2301      	movs	r3, #1
 8002854:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8002858:	2300      	movs	r3, #0
 800285a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800285e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8002862:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002864:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002868:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800286a:	2300      	movs	r3, #0
 800286c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8002870:	2302      	movs	r3, #2
 8002872:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002876:	2300      	movs	r3, #0
 8002878:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800287c:	2300      	movs	r3, #0
 800287e:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8002882:	2300      	movs	r3, #0
 8002884:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8002888:	2301      	movs	r3, #1
 800288a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800288e:	2300      	movs	r3, #0
 8002890:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8002892:	2301      	movs	r3, #1
 8002894:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002898:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800289c:	4619      	mov	r1, r3
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7ff fde6 	bl	8002470 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80028a4:	2301      	movs	r3, #1
 80028a6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80028a8:	2301      	movs	r3, #1
 80028aa:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80028ac:	2300      	movs	r3, #0
 80028ae:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80028b0:	2300      	movs	r3, #0
 80028b2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80028b6:	2300      	movs	r3, #0
 80028b8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80028ba:	2300      	movs	r3, #0
 80028bc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80028be:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80028c2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80028c4:	2300      	movs	r3, #0
 80028c6:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80028c8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80028cc:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80028ce:	2300      	movs	r3, #0
 80028d0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 80028d4:	f44f 7306 	mov.w	r3, #536	; 0x218
 80028d8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80028da:	f107 0308 	add.w	r3, r7, #8
 80028de:	4619      	mov	r1, r3
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f7ff fee1 	bl	80026a8 <ETH_SetDMAConfig>
}
 80028e6:	bf00      	nop
 80028e8:	3790      	adds	r7, #144	; 0x90
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002900:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002908:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800290a:	f002 f821 	bl	8004950 <HAL_RCC_GetHCLKFreq>
 800290e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	4a1e      	ldr	r2, [pc, #120]	; (800298c <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d908      	bls.n	800292a <ETH_MAC_MDIO_ClkConfig+0x3a>
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	4a1d      	ldr	r2, [pc, #116]	; (8002990 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d804      	bhi.n	800292a <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	e027      	b.n	800297a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	4a18      	ldr	r2, [pc, #96]	; (8002990 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d908      	bls.n	8002944 <ETH_MAC_MDIO_ClkConfig+0x54>
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	4a17      	ldr	r2, [pc, #92]	; (8002994 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d204      	bcs.n	8002944 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	e01a      	b.n	800297a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	4a13      	ldr	r2, [pc, #76]	; (8002994 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d303      	bcc.n	8002954 <ETH_MAC_MDIO_ClkConfig+0x64>
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	4a12      	ldr	r2, [pc, #72]	; (8002998 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d911      	bls.n	8002978 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	4a10      	ldr	r2, [pc, #64]	; (8002998 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d908      	bls.n	800296e <ETH_MAC_MDIO_ClkConfig+0x7e>
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	4a0f      	ldr	r2, [pc, #60]	; (800299c <ETH_MAC_MDIO_ClkConfig+0xac>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d804      	bhi.n	800296e <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	e005      	b.n	800297a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	e000      	b.n	800297a <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8002978:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8002984:	bf00      	nop
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	01312cff 	.word	0x01312cff
 8002990:	02160ebf 	.word	0x02160ebf
 8002994:	03938700 	.word	0x03938700
 8002998:	05f5e0ff 	.word	0x05f5e0ff
 800299c:	08f0d17f 	.word	0x08f0d17f

080029a0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80029a8:	2300      	movs	r3, #0
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	e01d      	b.n	80029ea <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68d9      	ldr	r1, [r3, #12]
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	4613      	mov	r3, r2
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	4413      	add	r3, r2
 80029ba:	00db      	lsls	r3, r3, #3
 80029bc:	440b      	add	r3, r1
 80029be:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	2200      	movs	r2, #0
 80029ca:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	2200      	movs	r2, #0
 80029d0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	2200      	movs	r2, #0
 80029d6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80029d8:	68b9      	ldr	r1, [r7, #8]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	3206      	adds	r2, #6
 80029e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	3301      	adds	r3, #1
 80029e8:	60fb      	str	r3, [r7, #12]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2b03      	cmp	r3, #3
 80029ee:	d9de      	bls.n	80029ae <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	f241 132c 	movw	r3, #4396	; 0x112c
 80029fe:	4413      	add	r3, r2
 8002a00:	2203      	movs	r2, #3
 8002a02:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	68d9      	ldr	r1, [r3, #12]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	f241 1314 	movw	r3, #4372	; 0x1114
 8002a10:	4413      	add	r3, r2
 8002a12:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68da      	ldr	r2, [r3, #12]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8002a20:	601a      	str	r2, [r3, #0]
}
 8002a22:	bf00      	nop
 8002a24:	3714      	adds	r7, #20
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b085      	sub	sp, #20
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002a36:	2300      	movs	r3, #0
 8002a38:	60fb      	str	r3, [r7, #12]
 8002a3a:	e024      	b.n	8002a86 <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6919      	ldr	r1, [r3, #16]
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4613      	mov	r3, r2
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	4413      	add	r3, r2
 8002a48:	00db      	lsls	r3, r3, #3
 8002a4a:	440b      	add	r3, r1
 8002a4c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	2200      	movs	r2, #0
 8002a58:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	2200      	movs	r2, #0
 8002a64:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	6879      	ldr	r1, [r7, #4]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	3310      	adds	r3, #16
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	440b      	add	r3, r1
 8002a7e:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	3301      	adds	r3, #1
 8002a84:	60fb      	str	r3, [r7, #12]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2b03      	cmp	r3, #3
 8002a8a:	d9d7      	bls.n	8002a3c <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	f241 1330 	movw	r3, #4400	; 0x1130
 8002ab2:	4413      	add	r3, r2
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6919      	ldr	r1, [r3, #16]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	f241 131c 	movw	r3, #4380	; 0x111c
 8002ac4:	4413      	add	r3, r2
 8002ac6:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	f241 1328 	movw	r3, #4392	; 0x1128
 8002ad8:	4413      	add	r3, r2
 8002ada:	6019      	str	r1, [r3, #0]
}
 8002adc:	bf00      	nop
 8002ade:	3714      	adds	r7, #20
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b089      	sub	sp, #36	; 0x24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002af2:	2300      	movs	r3, #0
 8002af4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002af6:	4b89      	ldr	r3, [pc, #548]	; (8002d1c <HAL_GPIO_Init+0x234>)
 8002af8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002afa:	e194      	b.n	8002e26 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	2101      	movs	r1, #1
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	fa01 f303 	lsl.w	r3, r1, r3
 8002b08:	4013      	ands	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 8186 	beq.w	8002e20 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d00b      	beq.n	8002b34 <HAL_GPIO_Init+0x4c>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d007      	beq.n	8002b34 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b28:	2b11      	cmp	r3, #17
 8002b2a:	d003      	beq.n	8002b34 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	2b12      	cmp	r3, #18
 8002b32:	d130      	bne.n	8002b96 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	2203      	movs	r2, #3
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	43db      	mvns	r3, r3
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	68da      	ldr	r2, [r3, #12]
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	43db      	mvns	r3, r3
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	4013      	ands	r3, r2
 8002b78:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	091b      	lsrs	r3, r3, #4
 8002b80:	f003 0201 	and.w	r2, r3, #1
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	2203      	movs	r2, #3
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	4013      	ands	r3, r2
 8002bac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	689a      	ldr	r2, [r3, #8]
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	69ba      	ldr	r2, [r7, #24]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d003      	beq.n	8002bd6 <HAL_GPIO_Init+0xee>
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2b12      	cmp	r3, #18
 8002bd4:	d123      	bne.n	8002c1e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	08da      	lsrs	r2, r3, #3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	3208      	adds	r2, #8
 8002bde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	f003 0307 	and.w	r3, r3, #7
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	220f      	movs	r2, #15
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	691a      	ldr	r2, [r3, #16]
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	f003 0307 	and.w	r3, r3, #7
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	08da      	lsrs	r2, r3, #3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3208      	adds	r2, #8
 8002c18:	69b9      	ldr	r1, [r7, #24]
 8002c1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	2203      	movs	r2, #3
 8002c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2e:	43db      	mvns	r3, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4013      	ands	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f003 0203 	and.w	r2, r3, #3
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 80e0 	beq.w	8002e20 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c60:	4b2f      	ldr	r3, [pc, #188]	; (8002d20 <HAL_GPIO_Init+0x238>)
 8002c62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002c66:	4a2e      	ldr	r2, [pc, #184]	; (8002d20 <HAL_GPIO_Init+0x238>)
 8002c68:	f043 0302 	orr.w	r3, r3, #2
 8002c6c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002c70:	4b2b      	ldr	r3, [pc, #172]	; (8002d20 <HAL_GPIO_Init+0x238>)
 8002c72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c7e:	4a29      	ldr	r2, [pc, #164]	; (8002d24 <HAL_GPIO_Init+0x23c>)
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	089b      	lsrs	r3, r3, #2
 8002c84:	3302      	adds	r3, #2
 8002c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	f003 0303 	and.w	r3, r3, #3
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	220f      	movs	r2, #15
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a20      	ldr	r2, [pc, #128]	; (8002d28 <HAL_GPIO_Init+0x240>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d052      	beq.n	8002d50 <HAL_GPIO_Init+0x268>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a1f      	ldr	r2, [pc, #124]	; (8002d2c <HAL_GPIO_Init+0x244>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d031      	beq.n	8002d16 <HAL_GPIO_Init+0x22e>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a1e      	ldr	r2, [pc, #120]	; (8002d30 <HAL_GPIO_Init+0x248>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d02b      	beq.n	8002d12 <HAL_GPIO_Init+0x22a>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a1d      	ldr	r2, [pc, #116]	; (8002d34 <HAL_GPIO_Init+0x24c>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d025      	beq.n	8002d0e <HAL_GPIO_Init+0x226>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a1c      	ldr	r2, [pc, #112]	; (8002d38 <HAL_GPIO_Init+0x250>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d01f      	beq.n	8002d0a <HAL_GPIO_Init+0x222>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a1b      	ldr	r2, [pc, #108]	; (8002d3c <HAL_GPIO_Init+0x254>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d019      	beq.n	8002d06 <HAL_GPIO_Init+0x21e>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a1a      	ldr	r2, [pc, #104]	; (8002d40 <HAL_GPIO_Init+0x258>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d013      	beq.n	8002d02 <HAL_GPIO_Init+0x21a>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a19      	ldr	r2, [pc, #100]	; (8002d44 <HAL_GPIO_Init+0x25c>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d00d      	beq.n	8002cfe <HAL_GPIO_Init+0x216>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a18      	ldr	r2, [pc, #96]	; (8002d48 <HAL_GPIO_Init+0x260>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d007      	beq.n	8002cfa <HAL_GPIO_Init+0x212>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a17      	ldr	r2, [pc, #92]	; (8002d4c <HAL_GPIO_Init+0x264>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d101      	bne.n	8002cf6 <HAL_GPIO_Init+0x20e>
 8002cf2:	2309      	movs	r3, #9
 8002cf4:	e02d      	b.n	8002d52 <HAL_GPIO_Init+0x26a>
 8002cf6:	230a      	movs	r3, #10
 8002cf8:	e02b      	b.n	8002d52 <HAL_GPIO_Init+0x26a>
 8002cfa:	2308      	movs	r3, #8
 8002cfc:	e029      	b.n	8002d52 <HAL_GPIO_Init+0x26a>
 8002cfe:	2307      	movs	r3, #7
 8002d00:	e027      	b.n	8002d52 <HAL_GPIO_Init+0x26a>
 8002d02:	2306      	movs	r3, #6
 8002d04:	e025      	b.n	8002d52 <HAL_GPIO_Init+0x26a>
 8002d06:	2305      	movs	r3, #5
 8002d08:	e023      	b.n	8002d52 <HAL_GPIO_Init+0x26a>
 8002d0a:	2304      	movs	r3, #4
 8002d0c:	e021      	b.n	8002d52 <HAL_GPIO_Init+0x26a>
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e01f      	b.n	8002d52 <HAL_GPIO_Init+0x26a>
 8002d12:	2302      	movs	r3, #2
 8002d14:	e01d      	b.n	8002d52 <HAL_GPIO_Init+0x26a>
 8002d16:	2301      	movs	r3, #1
 8002d18:	e01b      	b.n	8002d52 <HAL_GPIO_Init+0x26a>
 8002d1a:	bf00      	nop
 8002d1c:	58000080 	.word	0x58000080
 8002d20:	58024400 	.word	0x58024400
 8002d24:	58000400 	.word	0x58000400
 8002d28:	58020000 	.word	0x58020000
 8002d2c:	58020400 	.word	0x58020400
 8002d30:	58020800 	.word	0x58020800
 8002d34:	58020c00 	.word	0x58020c00
 8002d38:	58021000 	.word	0x58021000
 8002d3c:	58021400 	.word	0x58021400
 8002d40:	58021800 	.word	0x58021800
 8002d44:	58021c00 	.word	0x58021c00
 8002d48:	58022000 	.word	0x58022000
 8002d4c:	58022400 	.word	0x58022400
 8002d50:	2300      	movs	r3, #0
 8002d52:	69fa      	ldr	r2, [r7, #28]
 8002d54:	f002 0203 	and.w	r2, r2, #3
 8002d58:	0092      	lsls	r2, r2, #2
 8002d5a:	4093      	lsls	r3, r2
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d62:	4938      	ldr	r1, [pc, #224]	; (8002e44 <HAL_GPIO_Init+0x35c>)
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	089b      	lsrs	r3, r3, #2
 8002d68:	3302      	adds	r3, #2
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d003      	beq.n	8002d94 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	43db      	mvns	r3, r3
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4013      	ands	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d003      	beq.n	8002dbe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002dc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	43db      	mvns	r3, r3
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d003      	beq.n	8002dea <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8002de2:	69ba      	ldr	r2, [r7, #24]
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002dea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002df2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	4013      	ands	r3, r2
 8002e02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d003      	beq.n	8002e18 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002e18:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	3301      	adds	r3, #1
 8002e24:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f47f ae63 	bne.w	8002afc <HAL_GPIO_Init+0x14>
  }
}
 8002e36:	bf00      	nop
 8002e38:	bf00      	nop
 8002e3a:	3724      	adds	r7, #36	; 0x24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	58000400 	.word	0x58000400

08002e48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	460b      	mov	r3, r1
 8002e52:	807b      	strh	r3, [r7, #2]
 8002e54:	4613      	mov	r3, r2
 8002e56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e58:	787b      	ldrb	r3, [r7, #1]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d003      	beq.n	8002e66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e5e:	887a      	ldrh	r2, [r7, #2]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002e64:	e003      	b.n	8002e6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002e66:	887b      	ldrh	r3, [r7, #2]
 8002e68:	041a      	lsls	r2, r3, #16
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	619a      	str	r2, [r3, #24]
}
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
	...

08002e7c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002e84:	4a08      	ldr	r2, [pc, #32]	; (8002ea8 <HAL_HSEM_FastTake+0x2c>)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	3320      	adds	r3, #32
 8002e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e8e:	4a07      	ldr	r2, [pc, #28]	; (8002eac <HAL_HSEM_FastTake+0x30>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d101      	bne.n	8002e98 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002e94:	2300      	movs	r3, #0
 8002e96:	e000      	b.n	8002e9a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	58026400 	.word	0x58026400
 8002eac:	80000300 	.word	0x80000300

08002eb0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002eba:	4906      	ldr	r1, [pc, #24]	; (8002ed4 <HAL_HSEM_Release+0x24>)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	58026400 	.word	0x58026400

08002ed8 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8002ee0:	4b05      	ldr	r3, [pc, #20]	; (8002ef8 <HAL_HSEM_ActivateNotification+0x20>)
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	4904      	ldr	r1, [pc, #16]	; (8002ef8 <HAL_HSEM_ActivateNotification+0x20>)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	600b      	str	r3, [r1, #0]
#endif
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr
 8002ef8:	58026500 	.word	0x58026500

08002efc <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8002f02:	4b0a      	ldr	r3, [pc, #40]	; (8002f2c <HAL_HSEM_IRQHandler+0x30>)
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8002f08:	4b08      	ldr	r3, [pc, #32]	; (8002f2c <HAL_HSEM_IRQHandler+0x30>)
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	43db      	mvns	r3, r3
 8002f10:	4906      	ldr	r1, [pc, #24]	; (8002f2c <HAL_HSEM_IRQHandler+0x30>)
 8002f12:	4013      	ands	r3, r2
 8002f14:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8002f16:	4a05      	ldr	r2, [pc, #20]	; (8002f2c <HAL_HSEM_IRQHandler+0x30>)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f009 f9c5 	bl	800c2ac <HAL_HSEM_FreeCallback>
}
 8002f22:	bf00      	nop
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	58026500 	.word	0x58026500

08002f30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e07f      	b.n	8003042 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d106      	bne.n	8002f5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7fe f8fe 	bl	8001158 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2224      	movs	r2, #36	; 0x24
 8002f60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f022 0201 	bic.w	r2, r2, #1
 8002f72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685a      	ldr	r2, [r3, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f80:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	689a      	ldr	r2, [r3, #8]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f90:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d107      	bne.n	8002faa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	e006      	b.n	8002fb8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002fb6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d104      	bne.n	8002fca <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fc8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	6859      	ldr	r1, [r3, #4]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	4b1d      	ldr	r3, [pc, #116]	; (800304c <HAL_I2C_Init+0x11c>)
 8002fd6:	430b      	orrs	r3, r1
 8002fd8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68da      	ldr	r2, [r3, #12]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002fe8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	691a      	ldr	r2, [r3, #16]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	ea42 0103 	orr.w	r1, r2, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	021a      	lsls	r2, r3, #8
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	430a      	orrs	r2, r1
 8003002:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	69d9      	ldr	r1, [r3, #28]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6a1a      	ldr	r2, [r3, #32]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	430a      	orrs	r2, r1
 8003012:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 0201 	orr.w	r2, r2, #1
 8003022:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2220      	movs	r2, #32
 800302e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3708      	adds	r7, #8
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	02008000 	.word	0x02008000

08003050 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b088      	sub	sp, #32
 8003054:	af02      	add	r7, sp, #8
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	4608      	mov	r0, r1
 800305a:	4611      	mov	r1, r2
 800305c:	461a      	mov	r2, r3
 800305e:	4603      	mov	r3, r0
 8003060:	817b      	strh	r3, [r7, #10]
 8003062:	460b      	mov	r3, r1
 8003064:	813b      	strh	r3, [r7, #8]
 8003066:	4613      	mov	r3, r2
 8003068:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b20      	cmp	r3, #32
 8003074:	f040 80f9 	bne.w	800326a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003078:	6a3b      	ldr	r3, [r7, #32]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d002      	beq.n	8003084 <HAL_I2C_Mem_Write+0x34>
 800307e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003080:	2b00      	cmp	r3, #0
 8003082:	d105      	bne.n	8003090 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f44f 7200 	mov.w	r2, #512	; 0x200
 800308a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e0ed      	b.n	800326c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003096:	2b01      	cmp	r3, #1
 8003098:	d101      	bne.n	800309e <HAL_I2C_Mem_Write+0x4e>
 800309a:	2302      	movs	r3, #2
 800309c:	e0e6      	b.n	800326c <HAL_I2C_Mem_Write+0x21c>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2201      	movs	r2, #1
 80030a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030a6:	f7fe ff2d 	bl	8001f04 <HAL_GetTick>
 80030aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	2319      	movs	r3, #25
 80030b2:	2201      	movs	r2, #1
 80030b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030b8:	68f8      	ldr	r0, [r7, #12]
 80030ba:	f000 f96f 	bl	800339c <I2C_WaitOnFlagUntilTimeout>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e0d1      	b.n	800326c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2221      	movs	r2, #33	; 0x21
 80030cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2240      	movs	r2, #64	; 0x40
 80030d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6a3a      	ldr	r2, [r7, #32]
 80030e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030f0:	88f8      	ldrh	r0, [r7, #6]
 80030f2:	893a      	ldrh	r2, [r7, #8]
 80030f4:	8979      	ldrh	r1, [r7, #10]
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	9301      	str	r3, [sp, #4]
 80030fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030fc:	9300      	str	r3, [sp, #0]
 80030fe:	4603      	mov	r3, r0
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	f000 f8d3 	bl	80032ac <I2C_RequestMemoryWrite>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d005      	beq.n	8003118 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e0a9      	b.n	800326c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800311c:	b29b      	uxth	r3, r3
 800311e:	2bff      	cmp	r3, #255	; 0xff
 8003120:	d90e      	bls.n	8003140 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	22ff      	movs	r2, #255	; 0xff
 8003126:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800312c:	b2da      	uxtb	r2, r3
 800312e:	8979      	ldrh	r1, [r7, #10]
 8003130:	2300      	movs	r3, #0
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	f000 fa51 	bl	80035e0 <I2C_TransferConfig>
 800313e:	e00f      	b.n	8003160 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003144:	b29a      	uxth	r2, r3
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800314e:	b2da      	uxtb	r2, r3
 8003150:	8979      	ldrh	r1, [r7, #10]
 8003152:	2300      	movs	r3, #0
 8003154:	9300      	str	r3, [sp, #0]
 8003156:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800315a:	68f8      	ldr	r0, [r7, #12]
 800315c:	f000 fa40 	bl	80035e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003160:	697a      	ldr	r2, [r7, #20]
 8003162:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 f959 	bl	800341c <I2C_WaitOnTXISFlagUntilTimeout>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d001      	beq.n	8003174 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e07b      	b.n	800326c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003178:	781a      	ldrb	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003184:	1c5a      	adds	r2, r3, #1
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800318e:	b29b      	uxth	r3, r3
 8003190:	3b01      	subs	r3, #1
 8003192:	b29a      	uxth	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800319c:	3b01      	subs	r3, #1
 800319e:	b29a      	uxth	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d034      	beq.n	8003218 <HAL_I2C_Mem_Write+0x1c8>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d130      	bne.n	8003218 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	9300      	str	r3, [sp, #0]
 80031ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031bc:	2200      	movs	r2, #0
 80031be:	2180      	movs	r1, #128	; 0x80
 80031c0:	68f8      	ldr	r0, [r7, #12]
 80031c2:	f000 f8eb 	bl	800339c <I2C_WaitOnFlagUntilTimeout>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e04d      	b.n	800326c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	2bff      	cmp	r3, #255	; 0xff
 80031d8:	d90e      	bls.n	80031f8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	22ff      	movs	r2, #255	; 0xff
 80031de:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e4:	b2da      	uxtb	r2, r3
 80031e6:	8979      	ldrh	r1, [r7, #10]
 80031e8:	2300      	movs	r3, #0
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031f0:	68f8      	ldr	r0, [r7, #12]
 80031f2:	f000 f9f5 	bl	80035e0 <I2C_TransferConfig>
 80031f6:	e00f      	b.n	8003218 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031fc:	b29a      	uxth	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003206:	b2da      	uxtb	r2, r3
 8003208:	8979      	ldrh	r1, [r7, #10]
 800320a:	2300      	movs	r3, #0
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	f000 f9e4 	bl	80035e0 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800321c:	b29b      	uxth	r3, r3
 800321e:	2b00      	cmp	r3, #0
 8003220:	d19e      	bne.n	8003160 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003222:	697a      	ldr	r2, [r7, #20]
 8003224:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003226:	68f8      	ldr	r0, [r7, #12]
 8003228:	f000 f938 	bl	800349c <I2C_WaitOnSTOPFlagUntilTimeout>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e01a      	b.n	800326c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2220      	movs	r2, #32
 800323c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6859      	ldr	r1, [r3, #4]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <HAL_I2C_Mem_Write+0x224>)
 800324a:	400b      	ands	r3, r1
 800324c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2220      	movs	r2, #32
 8003252:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003266:	2300      	movs	r3, #0
 8003268:	e000      	b.n	800326c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800326a:	2302      	movs	r3, #2
  }
}
 800326c:	4618      	mov	r0, r3
 800326e:	3718      	adds	r7, #24
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	fe00e800 	.word	0xfe00e800

08003278 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003294:	2b00      	cmp	r3, #0
 8003296:	d005      	beq.n	80032a4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	68f9      	ldr	r1, [r7, #12]
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	4798      	blx	r3
  }
}
 80032a4:	bf00      	nop
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af02      	add	r7, sp, #8
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	4608      	mov	r0, r1
 80032b6:	4611      	mov	r1, r2
 80032b8:	461a      	mov	r2, r3
 80032ba:	4603      	mov	r3, r0
 80032bc:	817b      	strh	r3, [r7, #10]
 80032be:	460b      	mov	r3, r1
 80032c0:	813b      	strh	r3, [r7, #8]
 80032c2:	4613      	mov	r3, r2
 80032c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80032c6:	88fb      	ldrh	r3, [r7, #6]
 80032c8:	b2da      	uxtb	r2, r3
 80032ca:	8979      	ldrh	r1, [r7, #10]
 80032cc:	4b20      	ldr	r3, [pc, #128]	; (8003350 <I2C_RequestMemoryWrite+0xa4>)
 80032ce:	9300      	str	r3, [sp, #0]
 80032d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f000 f983 	bl	80035e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032da:	69fa      	ldr	r2, [r7, #28]
 80032dc:	69b9      	ldr	r1, [r7, #24]
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 f89c 	bl	800341c <I2C_WaitOnTXISFlagUntilTimeout>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e02c      	b.n	8003348 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032ee:	88fb      	ldrh	r3, [r7, #6]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d105      	bne.n	8003300 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032f4:	893b      	ldrh	r3, [r7, #8]
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	629a      	str	r2, [r3, #40]	; 0x28
 80032fe:	e015      	b.n	800332c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003300:	893b      	ldrh	r3, [r7, #8]
 8003302:	0a1b      	lsrs	r3, r3, #8
 8003304:	b29b      	uxth	r3, r3
 8003306:	b2da      	uxtb	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800330e:	69fa      	ldr	r2, [r7, #28]
 8003310:	69b9      	ldr	r1, [r7, #24]
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 f882 	bl	800341c <I2C_WaitOnTXISFlagUntilTimeout>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e012      	b.n	8003348 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003322:	893b      	ldrh	r3, [r7, #8]
 8003324:	b2da      	uxtb	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	2200      	movs	r2, #0
 8003334:	2180      	movs	r1, #128	; 0x80
 8003336:	68f8      	ldr	r0, [r7, #12]
 8003338:	f000 f830 	bl	800339c <I2C_WaitOnFlagUntilTimeout>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e000      	b.n	8003348 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	80002000 	.word	0x80002000

08003354 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	699b      	ldr	r3, [r3, #24]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b02      	cmp	r3, #2
 8003368:	d103      	bne.n	8003372 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2200      	movs	r2, #0
 8003370:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	2b01      	cmp	r3, #1
 800337e:	d007      	beq.n	8003390 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	699a      	ldr	r2, [r3, #24]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f042 0201 	orr.w	r2, r2, #1
 800338e:	619a      	str	r2, [r3, #24]
  }
}
 8003390:	bf00      	nop
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	603b      	str	r3, [r7, #0]
 80033a8:	4613      	mov	r3, r2
 80033aa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033ac:	e022      	b.n	80033f4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b4:	d01e      	beq.n	80033f4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033b6:	f7fe fda5 	bl	8001f04 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d302      	bcc.n	80033cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d113      	bne.n	80033f4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d0:	f043 0220 	orr.w	r2, r3, #32
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2220      	movs	r2, #32
 80033dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e00f      	b.n	8003414 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	699a      	ldr	r2, [r3, #24]
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	4013      	ands	r3, r2
 80033fe:	68ba      	ldr	r2, [r7, #8]
 8003400:	429a      	cmp	r2, r3
 8003402:	bf0c      	ite	eq
 8003404:	2301      	moveq	r3, #1
 8003406:	2300      	movne	r3, #0
 8003408:	b2db      	uxtb	r3, r3
 800340a:	461a      	mov	r2, r3
 800340c:	79fb      	ldrb	r3, [r7, #7]
 800340e:	429a      	cmp	r2, r3
 8003410:	d0cd      	beq.n	80033ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003428:	e02c      	b.n	8003484 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	68b9      	ldr	r1, [r7, #8]
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f000 f870 	bl	8003514 <I2C_IsAcknowledgeFailed>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e02a      	b.n	8003494 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003444:	d01e      	beq.n	8003484 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003446:	f7fe fd5d 	bl	8001f04 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	429a      	cmp	r2, r3
 8003454:	d302      	bcc.n	800345c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d113      	bne.n	8003484 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003460:	f043 0220 	orr.w	r2, r3, #32
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2220      	movs	r2, #32
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e007      	b.n	8003494 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b02      	cmp	r3, #2
 8003490:	d1cb      	bne.n	800342a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034a8:	e028      	b.n	80034fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	68b9      	ldr	r1, [r7, #8]
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f000 f830 	bl	8003514 <I2C_IsAcknowledgeFailed>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e026      	b.n	800350c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034be:	f7fe fd21 	bl	8001f04 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	68ba      	ldr	r2, [r7, #8]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d302      	bcc.n	80034d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d113      	bne.n	80034fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d8:	f043 0220 	orr.w	r2, r3, #32
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2220      	movs	r2, #32
 80034e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e007      	b.n	800350c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	f003 0320 	and.w	r3, r3, #32
 8003506:	2b20      	cmp	r3, #32
 8003508:	d1cf      	bne.n	80034aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	4618      	mov	r0, r3
 800350e:	3710      	adds	r7, #16
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	f003 0310 	and.w	r3, r3, #16
 800352a:	2b10      	cmp	r3, #16
 800352c:	d151      	bne.n	80035d2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800352e:	e022      	b.n	8003576 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003536:	d01e      	beq.n	8003576 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003538:	f7fe fce4 	bl	8001f04 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	429a      	cmp	r2, r3
 8003546:	d302      	bcc.n	800354e <I2C_IsAcknowledgeFailed+0x3a>
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d113      	bne.n	8003576 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003552:	f043 0220 	orr.w	r2, r3, #32
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2220      	movs	r2, #32
 800355e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e02e      	b.n	80035d4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	f003 0320 	and.w	r3, r3, #32
 8003580:	2b20      	cmp	r3, #32
 8003582:	d1d5      	bne.n	8003530 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2210      	movs	r2, #16
 800358a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2220      	movs	r2, #32
 8003592:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	f7ff fedd 	bl	8003354 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	6859      	ldr	r1, [r3, #4]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	4b0d      	ldr	r3, [pc, #52]	; (80035dc <I2C_IsAcknowledgeFailed+0xc8>)
 80035a6:	400b      	ands	r3, r1
 80035a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ae:	f043 0204 	orr.w	r2, r3, #4
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e000      	b.n	80035d4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3710      	adds	r7, #16
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	fe00e800 	.word	0xfe00e800

080035e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	607b      	str	r3, [r7, #4]
 80035ea:	460b      	mov	r3, r1
 80035ec:	817b      	strh	r3, [r7, #10]
 80035ee:	4613      	mov	r3, r2
 80035f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	0d5b      	lsrs	r3, r3, #21
 80035fc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003600:	4b0d      	ldr	r3, [pc, #52]	; (8003638 <I2C_TransferConfig+0x58>)
 8003602:	430b      	orrs	r3, r1
 8003604:	43db      	mvns	r3, r3
 8003606:	ea02 0103 	and.w	r1, r2, r3
 800360a:	897b      	ldrh	r3, [r7, #10]
 800360c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003610:	7a7b      	ldrb	r3, [r7, #9]
 8003612:	041b      	lsls	r3, r3, #16
 8003614:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003618:	431a      	orrs	r2, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	431a      	orrs	r2, r3
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	431a      	orrs	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800362a:	bf00      	nop
 800362c:	3714      	adds	r7, #20
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	03ff63ff 	.word	0x03ff63ff

0800363c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b20      	cmp	r3, #32
 8003650:	d138      	bne.n	80036c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003658:	2b01      	cmp	r3, #1
 800365a:	d101      	bne.n	8003660 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800365c:	2302      	movs	r3, #2
 800365e:	e032      	b.n	80036c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2224      	movs	r2, #36	; 0x24
 800366c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0201 	bic.w	r2, r2, #1
 800367e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800368e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6819      	ldr	r1, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	683a      	ldr	r2, [r7, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0201 	orr.w	r2, r2, #1
 80036ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2220      	movs	r2, #32
 80036b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80036c0:	2300      	movs	r3, #0
 80036c2:	e000      	b.n	80036c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80036c4:	2302      	movs	r3, #2
  }
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80036d2:	b480      	push	{r7}
 80036d4:	b085      	sub	sp, #20
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
 80036da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b20      	cmp	r3, #32
 80036e6:	d139      	bne.n	800375c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d101      	bne.n	80036f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80036f2:	2302      	movs	r3, #2
 80036f4:	e033      	b.n	800375e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2224      	movs	r2, #36	; 0x24
 8003702:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f022 0201 	bic.w	r2, r2, #1
 8003714:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003724:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	021b      	lsls	r3, r3, #8
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	4313      	orrs	r3, r2
 800372e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f042 0201 	orr.w	r2, r2, #1
 8003746:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2220      	movs	r2, #32
 800374c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003758:	2300      	movs	r3, #0
 800375a:	e000      	b.n	800375e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800375c:	2302      	movs	r3, #2
  }
}
 800375e:	4618      	mov	r0, r3
 8003760:	3714      	adds	r7, #20
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800376a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800376c:	b08f      	sub	sp, #60	; 0x3c
 800376e:	af0a      	add	r7, sp, #40	; 0x28
 8003770:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d101      	bne.n	800377c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e116      	b.n	80039aa <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d106      	bne.n	800379c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f7fe fa7a 	bl	8001c90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2203      	movs	r2, #3
 80037a0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d102      	bne.n	80037b6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f004 f8f2 	bl	80079a4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	603b      	str	r3, [r7, #0]
 80037c6:	687e      	ldr	r6, [r7, #4]
 80037c8:	466d      	mov	r5, sp
 80037ca:	f106 0410 	add.w	r4, r6, #16
 80037ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80037da:	e885 0003 	stmia.w	r5, {r0, r1}
 80037de:	1d33      	adds	r3, r6, #4
 80037e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037e2:	6838      	ldr	r0, [r7, #0]
 80037e4:	f004 f870 	bl	80078c8 <USB_CoreInit>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d005      	beq.n	80037fa <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2202      	movs	r2, #2
 80037f2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e0d7      	b.n	80039aa <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2100      	movs	r1, #0
 8003800:	4618      	mov	r0, r3
 8003802:	f004 f8e0 	bl	80079c6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003806:	2300      	movs	r3, #0
 8003808:	73fb      	strb	r3, [r7, #15]
 800380a:	e04a      	b.n	80038a2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800380c:	7bfa      	ldrb	r2, [r7, #15]
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	4613      	mov	r3, r2
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	1a9b      	subs	r3, r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	440b      	add	r3, r1
 800381a:	333d      	adds	r3, #61	; 0x3d
 800381c:	2201      	movs	r2, #1
 800381e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003820:	7bfa      	ldrb	r2, [r7, #15]
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	4613      	mov	r3, r2
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	1a9b      	subs	r3, r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	333c      	adds	r3, #60	; 0x3c
 8003830:	7bfa      	ldrb	r2, [r7, #15]
 8003832:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003834:	7bfa      	ldrb	r2, [r7, #15]
 8003836:	7bfb      	ldrb	r3, [r7, #15]
 8003838:	b298      	uxth	r0, r3
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	4613      	mov	r3, r2
 800383e:	00db      	lsls	r3, r3, #3
 8003840:	1a9b      	subs	r3, r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	3342      	adds	r3, #66	; 0x42
 8003848:	4602      	mov	r2, r0
 800384a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800384c:	7bfa      	ldrb	r2, [r7, #15]
 800384e:	6879      	ldr	r1, [r7, #4]
 8003850:	4613      	mov	r3, r2
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	1a9b      	subs	r3, r3, r2
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	440b      	add	r3, r1
 800385a:	333f      	adds	r3, #63	; 0x3f
 800385c:	2200      	movs	r2, #0
 800385e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003860:	7bfa      	ldrb	r2, [r7, #15]
 8003862:	6879      	ldr	r1, [r7, #4]
 8003864:	4613      	mov	r3, r2
 8003866:	00db      	lsls	r3, r3, #3
 8003868:	1a9b      	subs	r3, r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	440b      	add	r3, r1
 800386e:	3344      	adds	r3, #68	; 0x44
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003874:	7bfa      	ldrb	r2, [r7, #15]
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	4613      	mov	r3, r2
 800387a:	00db      	lsls	r3, r3, #3
 800387c:	1a9b      	subs	r3, r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	440b      	add	r3, r1
 8003882:	3348      	adds	r3, #72	; 0x48
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003888:	7bfa      	ldrb	r2, [r7, #15]
 800388a:	6879      	ldr	r1, [r7, #4]
 800388c:	4613      	mov	r3, r2
 800388e:	00db      	lsls	r3, r3, #3
 8003890:	1a9b      	subs	r3, r3, r2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	440b      	add	r3, r1
 8003896:	3350      	adds	r3, #80	; 0x50
 8003898:	2200      	movs	r2, #0
 800389a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800389c:	7bfb      	ldrb	r3, [r7, #15]
 800389e:	3301      	adds	r3, #1
 80038a0:	73fb      	strb	r3, [r7, #15]
 80038a2:	7bfa      	ldrb	r2, [r7, #15]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d3af      	bcc.n	800380c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038ac:	2300      	movs	r3, #0
 80038ae:	73fb      	strb	r3, [r7, #15]
 80038b0:	e044      	b.n	800393c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80038b2:	7bfa      	ldrb	r2, [r7, #15]
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	4613      	mov	r3, r2
 80038b8:	00db      	lsls	r3, r3, #3
 80038ba:	1a9b      	subs	r3, r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	440b      	add	r3, r1
 80038c0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80038c4:	2200      	movs	r2, #0
 80038c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80038c8:	7bfa      	ldrb	r2, [r7, #15]
 80038ca:	6879      	ldr	r1, [r7, #4]
 80038cc:	4613      	mov	r3, r2
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	1a9b      	subs	r3, r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80038da:	7bfa      	ldrb	r2, [r7, #15]
 80038dc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80038de:	7bfa      	ldrb	r2, [r7, #15]
 80038e0:	6879      	ldr	r1, [r7, #4]
 80038e2:	4613      	mov	r3, r2
 80038e4:	00db      	lsls	r3, r3, #3
 80038e6:	1a9b      	subs	r3, r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	440b      	add	r3, r1
 80038ec:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80038f0:	2200      	movs	r2, #0
 80038f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80038f4:	7bfa      	ldrb	r2, [r7, #15]
 80038f6:	6879      	ldr	r1, [r7, #4]
 80038f8:	4613      	mov	r3, r2
 80038fa:	00db      	lsls	r3, r3, #3
 80038fc:	1a9b      	subs	r3, r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	440b      	add	r3, r1
 8003902:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800390a:	7bfa      	ldrb	r2, [r7, #15]
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	440b      	add	r3, r1
 8003918:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003920:	7bfa      	ldrb	r2, [r7, #15]
 8003922:	6879      	ldr	r1, [r7, #4]
 8003924:	4613      	mov	r3, r2
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	1a9b      	subs	r3, r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	440b      	add	r3, r1
 800392e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003932:	2200      	movs	r2, #0
 8003934:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003936:	7bfb      	ldrb	r3, [r7, #15]
 8003938:	3301      	adds	r3, #1
 800393a:	73fb      	strb	r3, [r7, #15]
 800393c:	7bfa      	ldrb	r2, [r7, #15]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	429a      	cmp	r2, r3
 8003944:	d3b5      	bcc.n	80038b2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	603b      	str	r3, [r7, #0]
 800394c:	687e      	ldr	r6, [r7, #4]
 800394e:	466d      	mov	r5, sp
 8003950:	f106 0410 	add.w	r4, r6, #16
 8003954:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003956:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003958:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800395a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800395c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003960:	e885 0003 	stmia.w	r5, {r0, r1}
 8003964:	1d33      	adds	r3, r6, #4
 8003966:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003968:	6838      	ldr	r0, [r7, #0]
 800396a:	f004 f857 	bl	8007a1c <USB_DevInit>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d005      	beq.n	8003980 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2202      	movs	r2, #2
 8003978:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e014      	b.n	80039aa <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003994:	2b01      	cmp	r3, #1
 8003996:	d102      	bne.n	800399e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 f80b 	bl	80039b4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f004 f9f9 	bl	8007d9a <USB_DevDisconnect>

  return HAL_OK;
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3714      	adds	r7, #20
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080039b4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80039e2:	4b05      	ldr	r3, [pc, #20]	; (80039f8 <HAL_PCDEx_ActivateLPM+0x44>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3714      	adds	r7, #20
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr
 80039f8:	10000003 	.word	0x10000003

080039fc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003a04:	4b29      	ldr	r3, [pc, #164]	; (8003aac <HAL_PWREx_ConfigSupply+0xb0>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	2b06      	cmp	r3, #6
 8003a0e:	d00a      	beq.n	8003a26 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003a10:	4b26      	ldr	r3, [pc, #152]	; (8003aac <HAL_PWREx_ConfigSupply+0xb0>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d001      	beq.n	8003a22 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e040      	b.n	8003aa4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003a22:	2300      	movs	r3, #0
 8003a24:	e03e      	b.n	8003aa4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003a26:	4b21      	ldr	r3, [pc, #132]	; (8003aac <HAL_PWREx_ConfigSupply+0xb0>)
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003a2e:	491f      	ldr	r1, [pc, #124]	; (8003aac <HAL_PWREx_ConfigSupply+0xb0>)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003a36:	f7fe fa65 	bl	8001f04 <HAL_GetTick>
 8003a3a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003a3c:	e009      	b.n	8003a52 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003a3e:	f7fe fa61 	bl	8001f04 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a4c:	d901      	bls.n	8003a52 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e028      	b.n	8003aa4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003a52:	4b16      	ldr	r3, [pc, #88]	; (8003aac <HAL_PWREx_ConfigSupply+0xb0>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a5e:	d1ee      	bne.n	8003a3e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2b1e      	cmp	r3, #30
 8003a64:	d008      	beq.n	8003a78 <HAL_PWREx_ConfigSupply+0x7c>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2b2e      	cmp	r3, #46	; 0x2e
 8003a6a:	d005      	beq.n	8003a78 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2b1d      	cmp	r3, #29
 8003a70:	d002      	beq.n	8003a78 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2b2d      	cmp	r3, #45	; 0x2d
 8003a76:	d114      	bne.n	8003aa2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003a78:	f7fe fa44 	bl	8001f04 <HAL_GetTick>
 8003a7c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003a7e:	e009      	b.n	8003a94 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003a80:	f7fe fa40 	bl	8001f04 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a8e:	d901      	bls.n	8003a94 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e007      	b.n	8003aa4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003a94:	4b05      	ldr	r3, [pc, #20]	; (8003aac <HAL_PWREx_ConfigSupply+0xb0>)
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aa0:	d1ee      	bne.n	8003a80 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003aa2:	2300      	movs	r3, #0
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	58024800 	.word	0x58024800

08003ab0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8003ab4:	4b05      	ldr	r3, [pc, #20]	; (8003acc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	4a04      	ldr	r2, [pc, #16]	; (8003acc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003aba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003abe:	60d3      	str	r3, [r2, #12]
}
 8003ac0:	bf00      	nop
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	58024800 	.word	0x58024800

08003ad0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b08c      	sub	sp, #48	; 0x30
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e3ff      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f000 8087 	beq.w	8003bfe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003af0:	4b99      	ldr	r3, [pc, #612]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003af8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003afa:	4b97      	ldr	r3, [pc, #604]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afe:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b02:	2b10      	cmp	r3, #16
 8003b04:	d007      	beq.n	8003b16 <HAL_RCC_OscConfig+0x46>
 8003b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b08:	2b18      	cmp	r3, #24
 8003b0a:	d110      	bne.n	8003b2e <HAL_RCC_OscConfig+0x5e>
 8003b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b0e:	f003 0303 	and.w	r3, r3, #3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d10b      	bne.n	8003b2e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b16:	4b90      	ldr	r3, [pc, #576]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d06c      	beq.n	8003bfc <HAL_RCC_OscConfig+0x12c>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d168      	bne.n	8003bfc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e3d9      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b36:	d106      	bne.n	8003b46 <HAL_RCC_OscConfig+0x76>
 8003b38:	4b87      	ldr	r3, [pc, #540]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a86      	ldr	r2, [pc, #536]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b42:	6013      	str	r3, [r2, #0]
 8003b44:	e02e      	b.n	8003ba4 <HAL_RCC_OscConfig+0xd4>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10c      	bne.n	8003b68 <HAL_RCC_OscConfig+0x98>
 8003b4e:	4b82      	ldr	r3, [pc, #520]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a81      	ldr	r2, [pc, #516]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b58:	6013      	str	r3, [r2, #0]
 8003b5a:	4b7f      	ldr	r3, [pc, #508]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a7e      	ldr	r2, [pc, #504]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b64:	6013      	str	r3, [r2, #0]
 8003b66:	e01d      	b.n	8003ba4 <HAL_RCC_OscConfig+0xd4>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b70:	d10c      	bne.n	8003b8c <HAL_RCC_OscConfig+0xbc>
 8003b72:	4b79      	ldr	r3, [pc, #484]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a78      	ldr	r2, [pc, #480]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b7c:	6013      	str	r3, [r2, #0]
 8003b7e:	4b76      	ldr	r3, [pc, #472]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a75      	ldr	r2, [pc, #468]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b88:	6013      	str	r3, [r2, #0]
 8003b8a:	e00b      	b.n	8003ba4 <HAL_RCC_OscConfig+0xd4>
 8003b8c:	4b72      	ldr	r3, [pc, #456]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a71      	ldr	r2, [pc, #452]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b96:	6013      	str	r3, [r2, #0]
 8003b98:	4b6f      	ldr	r3, [pc, #444]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a6e      	ldr	r2, [pc, #440]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003b9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ba2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d013      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bac:	f7fe f9aa 	bl	8001f04 <HAL_GetTick>
 8003bb0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003bb2:	e008      	b.n	8003bc6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bb4:	f7fe f9a6 	bl	8001f04 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b64      	cmp	r3, #100	; 0x64
 8003bc0:	d901      	bls.n	8003bc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e38d      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003bc6:	4b64      	ldr	r3, [pc, #400]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d0f0      	beq.n	8003bb4 <HAL_RCC_OscConfig+0xe4>
 8003bd2:	e014      	b.n	8003bfe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd4:	f7fe f996 	bl	8001f04 <HAL_GetTick>
 8003bd8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003bda:	e008      	b.n	8003bee <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bdc:	f7fe f992 	bl	8001f04 <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	2b64      	cmp	r3, #100	; 0x64
 8003be8:	d901      	bls.n	8003bee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e379      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003bee:	4b5a      	ldr	r3, [pc, #360]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d1f0      	bne.n	8003bdc <HAL_RCC_OscConfig+0x10c>
 8003bfa:	e000      	b.n	8003bfe <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	f000 80ae 	beq.w	8003d68 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c0c:	4b52      	ldr	r3, [pc, #328]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c14:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c16:	4b50      	ldr	r3, [pc, #320]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003c1c:	6a3b      	ldr	r3, [r7, #32]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d007      	beq.n	8003c32 <HAL_RCC_OscConfig+0x162>
 8003c22:	6a3b      	ldr	r3, [r7, #32]
 8003c24:	2b18      	cmp	r3, #24
 8003c26:	d13a      	bne.n	8003c9e <HAL_RCC_OscConfig+0x1ce>
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	f003 0303 	and.w	r3, r3, #3
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d135      	bne.n	8003c9e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c32:	4b49      	ldr	r3, [pc, #292]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0304 	and.w	r3, r3, #4
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d005      	beq.n	8003c4a <HAL_RCC_OscConfig+0x17a>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e34b      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c4a:	f7fe f98b 	bl	8001f64 <HAL_GetREVID>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	f241 0203 	movw	r2, #4099	; 0x1003
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d817      	bhi.n	8003c88 <HAL_RCC_OscConfig+0x1b8>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	2b40      	cmp	r3, #64	; 0x40
 8003c5e:	d108      	bne.n	8003c72 <HAL_RCC_OscConfig+0x1a2>
 8003c60:	4b3d      	ldr	r3, [pc, #244]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003c68:	4a3b      	ldr	r2, [pc, #236]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003c6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c6e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c70:	e07a      	b.n	8003d68 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c72:	4b39      	ldr	r3, [pc, #228]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	691b      	ldr	r3, [r3, #16]
 8003c7e:	031b      	lsls	r3, r3, #12
 8003c80:	4935      	ldr	r1, [pc, #212]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c86:	e06f      	b.n	8003d68 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c88:	4b33      	ldr	r3, [pc, #204]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	691b      	ldr	r3, [r3, #16]
 8003c94:	061b      	lsls	r3, r3, #24
 8003c96:	4930      	ldr	r1, [pc, #192]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c9c:	e064      	b.n	8003d68 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d045      	beq.n	8003d32 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003ca6:	4b2c      	ldr	r3, [pc, #176]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f023 0219 	bic.w	r2, r3, #25
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	4929      	ldr	r1, [pc, #164]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb8:	f7fe f924 	bl	8001f04 <HAL_GetTick>
 8003cbc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003cbe:	e008      	b.n	8003cd2 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cc0:	f7fe f920 	bl	8001f04 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e307      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003cd2:	4b21      	ldr	r3, [pc, #132]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0304 	and.w	r3, r3, #4
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d0f0      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cde:	f7fe f941 	bl	8001f64 <HAL_GetREVID>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	f241 0203 	movw	r2, #4099	; 0x1003
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d817      	bhi.n	8003d1c <HAL_RCC_OscConfig+0x24c>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	691b      	ldr	r3, [r3, #16]
 8003cf0:	2b40      	cmp	r3, #64	; 0x40
 8003cf2:	d108      	bne.n	8003d06 <HAL_RCC_OscConfig+0x236>
 8003cf4:	4b18      	ldr	r3, [pc, #96]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003cfc:	4a16      	ldr	r2, [pc, #88]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d02:	6053      	str	r3, [r2, #4]
 8003d04:	e030      	b.n	8003d68 <HAL_RCC_OscConfig+0x298>
 8003d06:	4b14      	ldr	r3, [pc, #80]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	031b      	lsls	r3, r3, #12
 8003d14:	4910      	ldr	r1, [pc, #64]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	604b      	str	r3, [r1, #4]
 8003d1a:	e025      	b.n	8003d68 <HAL_RCC_OscConfig+0x298>
 8003d1c:	4b0e      	ldr	r3, [pc, #56]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	061b      	lsls	r3, r3, #24
 8003d2a:	490b      	ldr	r1, [pc, #44]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	604b      	str	r3, [r1, #4]
 8003d30:	e01a      	b.n	8003d68 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d32:	4b09      	ldr	r3, [pc, #36]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a08      	ldr	r2, [pc, #32]	; (8003d58 <HAL_RCC_OscConfig+0x288>)
 8003d38:	f023 0301 	bic.w	r3, r3, #1
 8003d3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d3e:	f7fe f8e1 	bl	8001f04 <HAL_GetTick>
 8003d42:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003d44:	e00a      	b.n	8003d5c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d46:	f7fe f8dd 	bl	8001f04 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d903      	bls.n	8003d5c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e2c4      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
 8003d58:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003d5c:	4ba4      	ldr	r3, [pc, #656]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1ee      	bne.n	8003d46 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0310 	and.w	r3, r3, #16
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 80a9 	beq.w	8003ec8 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d76:	4b9e      	ldr	r3, [pc, #632]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d7e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003d80:	4b9b      	ldr	r3, [pc, #620]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d84:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	2b08      	cmp	r3, #8
 8003d8a:	d007      	beq.n	8003d9c <HAL_RCC_OscConfig+0x2cc>
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	2b18      	cmp	r3, #24
 8003d90:	d13a      	bne.n	8003e08 <HAL_RCC_OscConfig+0x338>
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	f003 0303 	and.w	r3, r3, #3
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d135      	bne.n	8003e08 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d9c:	4b94      	ldr	r3, [pc, #592]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d005      	beq.n	8003db4 <HAL_RCC_OscConfig+0x2e4>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	69db      	ldr	r3, [r3, #28]
 8003dac:	2b80      	cmp	r3, #128	; 0x80
 8003dae:	d001      	beq.n	8003db4 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e296      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003db4:	f7fe f8d6 	bl	8001f64 <HAL_GetREVID>
 8003db8:	4603      	mov	r3, r0
 8003dba:	f241 0203 	movw	r2, #4099	; 0x1003
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d817      	bhi.n	8003df2 <HAL_RCC_OscConfig+0x322>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	2b20      	cmp	r3, #32
 8003dc8:	d108      	bne.n	8003ddc <HAL_RCC_OscConfig+0x30c>
 8003dca:	4b89      	ldr	r3, [pc, #548]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003dd2:	4a87      	ldr	r2, [pc, #540]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003dd4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003dd8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003dda:	e075      	b.n	8003ec8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ddc:	4b84      	ldr	r3, [pc, #528]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	069b      	lsls	r3, r3, #26
 8003dea:	4981      	ldr	r1, [pc, #516]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003df0:	e06a      	b.n	8003ec8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003df2:	4b7f      	ldr	r3, [pc, #508]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	061b      	lsls	r3, r3, #24
 8003e00:	497b      	ldr	r1, [pc, #492]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e06:	e05f      	b.n	8003ec8 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	69db      	ldr	r3, [r3, #28]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d042      	beq.n	8003e96 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003e10:	4b77      	ldr	r3, [pc, #476]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a76      	ldr	r2, [pc, #472]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1c:	f7fe f872 	bl	8001f04 <HAL_GetTick>
 8003e20:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e22:	e008      	b.n	8003e36 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003e24:	f7fe f86e 	bl	8001f04 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e255      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e36:	4b6e      	ldr	r3, [pc, #440]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0f0      	beq.n	8003e24 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e42:	f7fe f88f 	bl	8001f64 <HAL_GetREVID>
 8003e46:	4603      	mov	r3, r0
 8003e48:	f241 0203 	movw	r2, #4099	; 0x1003
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d817      	bhi.n	8003e80 <HAL_RCC_OscConfig+0x3b0>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	2b20      	cmp	r3, #32
 8003e56:	d108      	bne.n	8003e6a <HAL_RCC_OscConfig+0x39a>
 8003e58:	4b65      	ldr	r3, [pc, #404]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003e60:	4a63      	ldr	r2, [pc, #396]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e62:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003e66:	6053      	str	r3, [r2, #4]
 8003e68:	e02e      	b.n	8003ec8 <HAL_RCC_OscConfig+0x3f8>
 8003e6a:	4b61      	ldr	r3, [pc, #388]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a1b      	ldr	r3, [r3, #32]
 8003e76:	069b      	lsls	r3, r3, #26
 8003e78:	495d      	ldr	r1, [pc, #372]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	604b      	str	r3, [r1, #4]
 8003e7e:	e023      	b.n	8003ec8 <HAL_RCC_OscConfig+0x3f8>
 8003e80:	4b5b      	ldr	r3, [pc, #364]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	061b      	lsls	r3, r3, #24
 8003e8e:	4958      	ldr	r1, [pc, #352]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	60cb      	str	r3, [r1, #12]
 8003e94:	e018      	b.n	8003ec8 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003e96:	4b56      	ldr	r3, [pc, #344]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a55      	ldr	r2, [pc, #340]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003e9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ea0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea2:	f7fe f82f 	bl	8001f04 <HAL_GetTick>
 8003ea6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003ea8:	e008      	b.n	8003ebc <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003eaa:	f7fe f82b 	bl	8001f04 <HAL_GetTick>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d901      	bls.n	8003ebc <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	e212      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003ebc:	4b4c      	ldr	r3, [pc, #304]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1f0      	bne.n	8003eaa <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0308 	and.w	r3, r3, #8
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d036      	beq.n	8003f42 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d019      	beq.n	8003f10 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003edc:	4b44      	ldr	r3, [pc, #272]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ee0:	4a43      	ldr	r2, [pc, #268]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003ee2:	f043 0301 	orr.w	r3, r3, #1
 8003ee6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee8:	f7fe f80c 	bl	8001f04 <HAL_GetTick>
 8003eec:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ef0:	f7fe f808 	bl	8001f04 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e1ef      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f02:	4b3b      	ldr	r3, [pc, #236]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003f04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d0f0      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x420>
 8003f0e:	e018      	b.n	8003f42 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f10:	4b37      	ldr	r3, [pc, #220]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003f12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f14:	4a36      	ldr	r2, [pc, #216]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003f16:	f023 0301 	bic.w	r3, r3, #1
 8003f1a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f1c:	f7fd fff2 	bl	8001f04 <HAL_GetTick>
 8003f20:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f24:	f7fd ffee 	bl	8001f04 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e1d5      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003f36:	4b2e      	ldr	r3, [pc, #184]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003f38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1f0      	bne.n	8003f24 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0320 	and.w	r3, r3, #32
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d036      	beq.n	8003fbc <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d019      	beq.n	8003f8a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f56:	4b26      	ldr	r3, [pc, #152]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a25      	ldr	r2, [pc, #148]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003f5c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003f60:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003f62:	f7fd ffcf 	bl	8001f04 <HAL_GetTick>
 8003f66:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f68:	e008      	b.n	8003f7c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003f6a:	f7fd ffcb 	bl	8001f04 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e1b2      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f7c:	4b1c      	ldr	r3, [pc, #112]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d0f0      	beq.n	8003f6a <HAL_RCC_OscConfig+0x49a>
 8003f88:	e018      	b.n	8003fbc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f8a:	4b19      	ldr	r3, [pc, #100]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a18      	ldr	r2, [pc, #96]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003f90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f94:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003f96:	f7fd ffb5 	bl	8001f04 <HAL_GetTick>
 8003f9a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003f9c:	e008      	b.n	8003fb0 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003f9e:	f7fd ffb1 	bl	8001f04 <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	2b02      	cmp	r3, #2
 8003faa:	d901      	bls.n	8003fb0 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8003fac:	2303      	movs	r3, #3
 8003fae:	e198      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003fb0:	4b0f      	ldr	r3, [pc, #60]	; (8003ff0 <HAL_RCC_OscConfig+0x520>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d1f0      	bne.n	8003f9e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0304 	and.w	r3, r3, #4
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	f000 8085 	beq.w	80040d4 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003fca:	4b0a      	ldr	r3, [pc, #40]	; (8003ff4 <HAL_RCC_OscConfig+0x524>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a09      	ldr	r2, [pc, #36]	; (8003ff4 <HAL_RCC_OscConfig+0x524>)
 8003fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fd4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fd6:	f7fd ff95 	bl	8001f04 <HAL_GetTick>
 8003fda:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fdc:	e00c      	b.n	8003ff8 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003fde:	f7fd ff91 	bl	8001f04 <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	2b64      	cmp	r3, #100	; 0x64
 8003fea:	d905      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e178      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
 8003ff0:	58024400 	.word	0x58024400
 8003ff4:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ff8:	4b96      	ldr	r3, [pc, #600]	; (8004254 <HAL_RCC_OscConfig+0x784>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004000:	2b00      	cmp	r3, #0
 8004002:	d0ec      	beq.n	8003fde <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d106      	bne.n	800401a <HAL_RCC_OscConfig+0x54a>
 800400c:	4b92      	ldr	r3, [pc, #584]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 800400e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004010:	4a91      	ldr	r2, [pc, #580]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004012:	f043 0301 	orr.w	r3, r3, #1
 8004016:	6713      	str	r3, [r2, #112]	; 0x70
 8004018:	e02d      	b.n	8004076 <HAL_RCC_OscConfig+0x5a6>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10c      	bne.n	800403c <HAL_RCC_OscConfig+0x56c>
 8004022:	4b8d      	ldr	r3, [pc, #564]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004026:	4a8c      	ldr	r2, [pc, #560]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004028:	f023 0301 	bic.w	r3, r3, #1
 800402c:	6713      	str	r3, [r2, #112]	; 0x70
 800402e:	4b8a      	ldr	r3, [pc, #552]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004032:	4a89      	ldr	r2, [pc, #548]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004034:	f023 0304 	bic.w	r3, r3, #4
 8004038:	6713      	str	r3, [r2, #112]	; 0x70
 800403a:	e01c      	b.n	8004076 <HAL_RCC_OscConfig+0x5a6>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	2b05      	cmp	r3, #5
 8004042:	d10c      	bne.n	800405e <HAL_RCC_OscConfig+0x58e>
 8004044:	4b84      	ldr	r3, [pc, #528]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004048:	4a83      	ldr	r2, [pc, #524]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 800404a:	f043 0304 	orr.w	r3, r3, #4
 800404e:	6713      	str	r3, [r2, #112]	; 0x70
 8004050:	4b81      	ldr	r3, [pc, #516]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004054:	4a80      	ldr	r2, [pc, #512]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004056:	f043 0301 	orr.w	r3, r3, #1
 800405a:	6713      	str	r3, [r2, #112]	; 0x70
 800405c:	e00b      	b.n	8004076 <HAL_RCC_OscConfig+0x5a6>
 800405e:	4b7e      	ldr	r3, [pc, #504]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004062:	4a7d      	ldr	r2, [pc, #500]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004064:	f023 0301 	bic.w	r3, r3, #1
 8004068:	6713      	str	r3, [r2, #112]	; 0x70
 800406a:	4b7b      	ldr	r3, [pc, #492]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 800406c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800406e:	4a7a      	ldr	r2, [pc, #488]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004070:	f023 0304 	bic.w	r3, r3, #4
 8004074:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d015      	beq.n	80040aa <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800407e:	f7fd ff41 	bl	8001f04 <HAL_GetTick>
 8004082:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004084:	e00a      	b.n	800409c <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004086:	f7fd ff3d 	bl	8001f04 <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	f241 3288 	movw	r2, #5000	; 0x1388
 8004094:	4293      	cmp	r3, r2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e122      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800409c:	4b6e      	ldr	r3, [pc, #440]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 800409e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0ee      	beq.n	8004086 <HAL_RCC_OscConfig+0x5b6>
 80040a8:	e014      	b.n	80040d4 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040aa:	f7fd ff2b 	bl	8001f04 <HAL_GetTick>
 80040ae:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80040b0:	e00a      	b.n	80040c8 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040b2:	f7fd ff27 	bl	8001f04 <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d901      	bls.n	80040c8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e10c      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80040c8:	4b63      	ldr	r3, [pc, #396]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80040ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040cc:	f003 0302 	and.w	r3, r3, #2
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d1ee      	bne.n	80040b2 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f000 8101 	beq.w	80042e0 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80040de:	4b5e      	ldr	r3, [pc, #376]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040e6:	2b18      	cmp	r3, #24
 80040e8:	f000 80bc 	beq.w	8004264 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	f040 8095 	bne.w	8004220 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040f6:	4b58      	ldr	r3, [pc, #352]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a57      	ldr	r2, [pc, #348]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80040fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004100:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004102:	f7fd feff 	bl	8001f04 <HAL_GetTick>
 8004106:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004108:	e008      	b.n	800411c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800410a:	f7fd fefb 	bl	8001f04 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e0e2      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800411c:	4b4e      	ldr	r3, [pc, #312]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1f0      	bne.n	800410a <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004128:	4b4b      	ldr	r3, [pc, #300]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 800412a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800412c:	4b4b      	ldr	r3, [pc, #300]	; (800425c <HAL_RCC_OscConfig+0x78c>)
 800412e:	4013      	ands	r3, r2
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004138:	0112      	lsls	r2, r2, #4
 800413a:	430a      	orrs	r2, r1
 800413c:	4946      	ldr	r1, [pc, #280]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 800413e:	4313      	orrs	r3, r2
 8004140:	628b      	str	r3, [r1, #40]	; 0x28
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004146:	3b01      	subs	r3, #1
 8004148:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004150:	3b01      	subs	r3, #1
 8004152:	025b      	lsls	r3, r3, #9
 8004154:	b29b      	uxth	r3, r3
 8004156:	431a      	orrs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415c:	3b01      	subs	r3, #1
 800415e:	041b      	lsls	r3, r3, #16
 8004160:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004164:	431a      	orrs	r2, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800416a:	3b01      	subs	r3, #1
 800416c:	061b      	lsls	r3, r3, #24
 800416e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004172:	4939      	ldr	r1, [pc, #228]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004174:	4313      	orrs	r3, r2
 8004176:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8004178:	4b37      	ldr	r3, [pc, #220]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 800417a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417c:	4a36      	ldr	r2, [pc, #216]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 800417e:	f023 0301 	bic.w	r3, r3, #1
 8004182:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004184:	4b34      	ldr	r3, [pc, #208]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004186:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004188:	4b35      	ldr	r3, [pc, #212]	; (8004260 <HAL_RCC_OscConfig+0x790>)
 800418a:	4013      	ands	r3, r2
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004190:	00d2      	lsls	r2, r2, #3
 8004192:	4931      	ldr	r1, [pc, #196]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004194:	4313      	orrs	r3, r2
 8004196:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004198:	4b2f      	ldr	r3, [pc, #188]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 800419a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419c:	f023 020c 	bic.w	r2, r3, #12
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a4:	492c      	ldr	r1, [pc, #176]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80041aa:	4b2b      	ldr	r3, [pc, #172]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ae:	f023 0202 	bic.w	r2, r3, #2
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b6:	4928      	ldr	r1, [pc, #160]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80041bc:	4b26      	ldr	r3, [pc, #152]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c0:	4a25      	ldr	r2, [pc, #148]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041c6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041c8:	4b23      	ldr	r3, [pc, #140]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041cc:	4a22      	ldr	r2, [pc, #136]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041d2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80041d4:	4b20      	ldr	r3, [pc, #128]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d8:	4a1f      	ldr	r2, [pc, #124]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041de:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80041e0:	4b1d      	ldr	r3, [pc, #116]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e4:	4a1c      	ldr	r2, [pc, #112]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041e6:	f043 0301 	orr.w	r3, r3, #1
 80041ea:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041ec:	4b1a      	ldr	r3, [pc, #104]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a19      	ldr	r2, [pc, #100]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 80041f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f8:	f7fd fe84 	bl	8001f04 <HAL_GetTick>
 80041fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80041fe:	e008      	b.n	8004212 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004200:	f7fd fe80 	bl	8001f04 <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	2b02      	cmp	r3, #2
 800420c:	d901      	bls.n	8004212 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	e067      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004212:	4b11      	ldr	r3, [pc, #68]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d0f0      	beq.n	8004200 <HAL_RCC_OscConfig+0x730>
 800421e:	e05f      	b.n	80042e0 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004220:	4b0d      	ldr	r3, [pc, #52]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a0c      	ldr	r2, [pc, #48]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004226:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800422a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800422c:	f7fd fe6a 	bl	8001f04 <HAL_GetTick>
 8004230:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004232:	e008      	b.n	8004246 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004234:	f7fd fe66 	bl	8001f04 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b02      	cmp	r3, #2
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e04d      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004246:	4b04      	ldr	r3, [pc, #16]	; (8004258 <HAL_RCC_OscConfig+0x788>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1f0      	bne.n	8004234 <HAL_RCC_OscConfig+0x764>
 8004252:	e045      	b.n	80042e0 <HAL_RCC_OscConfig+0x810>
 8004254:	58024800 	.word	0x58024800
 8004258:	58024400 	.word	0x58024400
 800425c:	fffffc0c 	.word	0xfffffc0c
 8004260:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004264:	4b21      	ldr	r3, [pc, #132]	; (80042ec <HAL_RCC_OscConfig+0x81c>)
 8004266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004268:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800426a:	4b20      	ldr	r3, [pc, #128]	; (80042ec <HAL_RCC_OscConfig+0x81c>)
 800426c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004274:	2b01      	cmp	r3, #1
 8004276:	d031      	beq.n	80042dc <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	f003 0203 	and.w	r2, r3, #3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004282:	429a      	cmp	r2, r3
 8004284:	d12a      	bne.n	80042dc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	091b      	lsrs	r3, r3, #4
 800428a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004292:	429a      	cmp	r2, r3
 8004294:	d122      	bne.n	80042dc <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d11a      	bne.n	80042dc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	0a5b      	lsrs	r3, r3, #9
 80042aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042b2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d111      	bne.n	80042dc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	0c1b      	lsrs	r3, r3, #16
 80042bc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042c4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d108      	bne.n	80042dc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	0e1b      	lsrs	r3, r3, #24
 80042ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042d6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80042d8:	429a      	cmp	r2, r3
 80042da:	d001      	beq.n	80042e0 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e000      	b.n	80042e2 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3730      	adds	r7, #48	; 0x30
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	58024400 	.word	0x58024400

080042f0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e19c      	b.n	800463e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004304:	4b8a      	ldr	r3, [pc, #552]	; (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 030f 	and.w	r3, r3, #15
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d910      	bls.n	8004334 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004312:	4b87      	ldr	r3, [pc, #540]	; (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f023 020f 	bic.w	r2, r3, #15
 800431a:	4985      	ldr	r1, [pc, #532]	; (8004530 <HAL_RCC_ClockConfig+0x240>)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	4313      	orrs	r3, r2
 8004320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004322:	4b83      	ldr	r3, [pc, #524]	; (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 030f 	and.w	r3, r3, #15
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	429a      	cmp	r2, r3
 800432e:	d001      	beq.n	8004334 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e184      	b.n	800463e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0304 	and.w	r3, r3, #4
 800433c:	2b00      	cmp	r3, #0
 800433e:	d010      	beq.n	8004362 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691a      	ldr	r2, [r3, #16]
 8004344:	4b7b      	ldr	r3, [pc, #492]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800434c:	429a      	cmp	r2, r3
 800434e:	d908      	bls.n	8004362 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004350:	4b78      	ldr	r3, [pc, #480]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	4975      	ldr	r1, [pc, #468]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 800435e:	4313      	orrs	r3, r2
 8004360:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0308 	and.w	r3, r3, #8
 800436a:	2b00      	cmp	r3, #0
 800436c:	d010      	beq.n	8004390 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	695a      	ldr	r2, [r3, #20]
 8004372:	4b70      	ldr	r3, [pc, #448]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004374:	69db      	ldr	r3, [r3, #28]
 8004376:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800437a:	429a      	cmp	r2, r3
 800437c:	d908      	bls.n	8004390 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800437e:	4b6d      	ldr	r3, [pc, #436]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004380:	69db      	ldr	r3, [r3, #28]
 8004382:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	496a      	ldr	r1, [pc, #424]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 800438c:	4313      	orrs	r3, r2
 800438e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0310 	and.w	r3, r3, #16
 8004398:	2b00      	cmp	r3, #0
 800439a:	d010      	beq.n	80043be <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	699a      	ldr	r2, [r3, #24]
 80043a0:	4b64      	ldr	r3, [pc, #400]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 80043a2:	69db      	ldr	r3, [r3, #28]
 80043a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d908      	bls.n	80043be <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80043ac:	4b61      	ldr	r3, [pc, #388]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 80043ae:	69db      	ldr	r3, [r3, #28]
 80043b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	495e      	ldr	r1, [pc, #376]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0320 	and.w	r3, r3, #32
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d010      	beq.n	80043ec <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	69da      	ldr	r2, [r3, #28]
 80043ce:	4b59      	ldr	r3, [pc, #356]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d908      	bls.n	80043ec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80043da:	4b56      	ldr	r3, [pc, #344]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	69db      	ldr	r3, [r3, #28]
 80043e6:	4953      	ldr	r1, [pc, #332]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d010      	beq.n	800441a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	68da      	ldr	r2, [r3, #12]
 80043fc:	4b4d      	ldr	r3, [pc, #308]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	f003 030f 	and.w	r3, r3, #15
 8004404:	429a      	cmp	r2, r3
 8004406:	d908      	bls.n	800441a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004408:	4b4a      	ldr	r3, [pc, #296]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	f023 020f 	bic.w	r2, r3, #15
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	4947      	ldr	r1, [pc, #284]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004416:	4313      	orrs	r3, r2
 8004418:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b00      	cmp	r3, #0
 8004424:	d055      	beq.n	80044d2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004426:	4b43      	ldr	r3, [pc, #268]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004428:	699b      	ldr	r3, [r3, #24]
 800442a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	4940      	ldr	r1, [pc, #256]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004434:	4313      	orrs	r3, r2
 8004436:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	2b02      	cmp	r3, #2
 800443e:	d107      	bne.n	8004450 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004440:	4b3c      	ldr	r3, [pc, #240]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d121      	bne.n	8004490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e0f6      	b.n	800463e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	2b03      	cmp	r3, #3
 8004456:	d107      	bne.n	8004468 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004458:	4b36      	ldr	r3, [pc, #216]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d115      	bne.n	8004490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e0ea      	b.n	800463e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d107      	bne.n	8004480 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004470:	4b30      	ldr	r3, [pc, #192]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004478:	2b00      	cmp	r3, #0
 800447a:	d109      	bne.n	8004490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e0de      	b.n	800463e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004480:	4b2c      	ldr	r3, [pc, #176]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0304 	and.w	r3, r3, #4
 8004488:	2b00      	cmp	r3, #0
 800448a:	d101      	bne.n	8004490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e0d6      	b.n	800463e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004490:	4b28      	ldr	r3, [pc, #160]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	f023 0207 	bic.w	r2, r3, #7
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	4925      	ldr	r1, [pc, #148]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a2:	f7fd fd2f 	bl	8001f04 <HAL_GetTick>
 80044a6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044a8:	e00a      	b.n	80044c0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044aa:	f7fd fd2b 	bl	8001f04 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d901      	bls.n	80044c0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e0be      	b.n	800463e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044c0:	4b1c      	ldr	r3, [pc, #112]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	00db      	lsls	r3, r3, #3
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d1eb      	bne.n	80044aa <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d010      	beq.n	8004500 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	68da      	ldr	r2, [r3, #12]
 80044e2:	4b14      	ldr	r3, [pc, #80]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	f003 030f 	and.w	r3, r3, #15
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d208      	bcs.n	8004500 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044ee:	4b11      	ldr	r3, [pc, #68]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	f023 020f 	bic.w	r2, r3, #15
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	490e      	ldr	r1, [pc, #56]	; (8004534 <HAL_RCC_ClockConfig+0x244>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004500:	4b0b      	ldr	r3, [pc, #44]	; (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 030f 	and.w	r3, r3, #15
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	429a      	cmp	r2, r3
 800450c:	d214      	bcs.n	8004538 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800450e:	4b08      	ldr	r3, [pc, #32]	; (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f023 020f 	bic.w	r2, r3, #15
 8004516:	4906      	ldr	r1, [pc, #24]	; (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	4313      	orrs	r3, r2
 800451c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800451e:	4b04      	ldr	r3, [pc, #16]	; (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 030f 	and.w	r3, r3, #15
 8004526:	683a      	ldr	r2, [r7, #0]
 8004528:	429a      	cmp	r2, r3
 800452a:	d005      	beq.n	8004538 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e086      	b.n	800463e <HAL_RCC_ClockConfig+0x34e>
 8004530:	52002000 	.word	0x52002000
 8004534:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0304 	and.w	r3, r3, #4
 8004540:	2b00      	cmp	r3, #0
 8004542:	d010      	beq.n	8004566 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	691a      	ldr	r2, [r3, #16]
 8004548:	4b3f      	ldr	r3, [pc, #252]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004550:	429a      	cmp	r2, r3
 8004552:	d208      	bcs.n	8004566 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004554:	4b3c      	ldr	r3, [pc, #240]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 8004556:	699b      	ldr	r3, [r3, #24]
 8004558:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	4939      	ldr	r1, [pc, #228]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 8004562:	4313      	orrs	r3, r2
 8004564:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0308 	and.w	r3, r3, #8
 800456e:	2b00      	cmp	r3, #0
 8004570:	d010      	beq.n	8004594 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	695a      	ldr	r2, [r3, #20]
 8004576:	4b34      	ldr	r3, [pc, #208]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 8004578:	69db      	ldr	r3, [r3, #28]
 800457a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800457e:	429a      	cmp	r2, r3
 8004580:	d208      	bcs.n	8004594 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004582:	4b31      	ldr	r3, [pc, #196]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 8004584:	69db      	ldr	r3, [r3, #28]
 8004586:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	695b      	ldr	r3, [r3, #20]
 800458e:	492e      	ldr	r1, [pc, #184]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 8004590:	4313      	orrs	r3, r2
 8004592:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 0310 	and.w	r3, r3, #16
 800459c:	2b00      	cmp	r3, #0
 800459e:	d010      	beq.n	80045c2 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	699a      	ldr	r2, [r3, #24]
 80045a4:	4b28      	ldr	r3, [pc, #160]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 80045a6:	69db      	ldr	r3, [r3, #28]
 80045a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d208      	bcs.n	80045c2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80045b0:	4b25      	ldr	r3, [pc, #148]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 80045b2:	69db      	ldr	r3, [r3, #28]
 80045b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	4922      	ldr	r1, [pc, #136]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0320 	and.w	r3, r3, #32
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d010      	beq.n	80045f0 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	69da      	ldr	r2, [r3, #28]
 80045d2:	4b1d      	ldr	r3, [pc, #116]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80045da:	429a      	cmp	r2, r3
 80045dc:	d208      	bcs.n	80045f0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80045de:	4b1a      	ldr	r3, [pc, #104]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	4917      	ldr	r1, [pc, #92]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80045f0:	f000 f834 	bl	800465c <HAL_RCC_GetSysClockFreq>
 80045f4:	4602      	mov	r2, r0
 80045f6:	4b14      	ldr	r3, [pc, #80]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	0a1b      	lsrs	r3, r3, #8
 80045fc:	f003 030f 	and.w	r3, r3, #15
 8004600:	4912      	ldr	r1, [pc, #72]	; (800464c <HAL_RCC_ClockConfig+0x35c>)
 8004602:	5ccb      	ldrb	r3, [r1, r3]
 8004604:	f003 031f 	and.w	r3, r3, #31
 8004608:	fa22 f303 	lsr.w	r3, r2, r3
 800460c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800460e:	4b0e      	ldr	r3, [pc, #56]	; (8004648 <HAL_RCC_ClockConfig+0x358>)
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	f003 030f 	and.w	r3, r3, #15
 8004616:	4a0d      	ldr	r2, [pc, #52]	; (800464c <HAL_RCC_ClockConfig+0x35c>)
 8004618:	5cd3      	ldrb	r3, [r2, r3]
 800461a:	f003 031f 	and.w	r3, r3, #31
 800461e:	693a      	ldr	r2, [r7, #16]
 8004620:	fa22 f303 	lsr.w	r3, r2, r3
 8004624:	4a0a      	ldr	r2, [pc, #40]	; (8004650 <HAL_RCC_ClockConfig+0x360>)
 8004626:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004628:	4a0a      	ldr	r2, [pc, #40]	; (8004654 <HAL_RCC_ClockConfig+0x364>)
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800462e:	4b0a      	ldr	r3, [pc, #40]	; (8004658 <HAL_RCC_ClockConfig+0x368>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4618      	mov	r0, r3
 8004634:	f7fd fc1c 	bl	8001e70 <HAL_InitTick>
 8004638:	4603      	mov	r3, r0
 800463a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800463c:	7bfb      	ldrb	r3, [r7, #15]
}
 800463e:	4618      	mov	r0, r3
 8004640:	3718      	adds	r7, #24
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	58024400 	.word	0x58024400
 800464c:	080115f8 	.word	0x080115f8
 8004650:	24000004 	.word	0x24000004
 8004654:	24000000 	.word	0x24000000
 8004658:	24000008 	.word	0x24000008

0800465c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800465c:	b480      	push	{r7}
 800465e:	b089      	sub	sp, #36	; 0x24
 8004660:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004662:	4bb3      	ldr	r3, [pc, #716]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800466a:	2b18      	cmp	r3, #24
 800466c:	f200 8155 	bhi.w	800491a <HAL_RCC_GetSysClockFreq+0x2be>
 8004670:	a201      	add	r2, pc, #4	; (adr r2, 8004678 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004676:	bf00      	nop
 8004678:	080046dd 	.word	0x080046dd
 800467c:	0800491b 	.word	0x0800491b
 8004680:	0800491b 	.word	0x0800491b
 8004684:	0800491b 	.word	0x0800491b
 8004688:	0800491b 	.word	0x0800491b
 800468c:	0800491b 	.word	0x0800491b
 8004690:	0800491b 	.word	0x0800491b
 8004694:	0800491b 	.word	0x0800491b
 8004698:	08004703 	.word	0x08004703
 800469c:	0800491b 	.word	0x0800491b
 80046a0:	0800491b 	.word	0x0800491b
 80046a4:	0800491b 	.word	0x0800491b
 80046a8:	0800491b 	.word	0x0800491b
 80046ac:	0800491b 	.word	0x0800491b
 80046b0:	0800491b 	.word	0x0800491b
 80046b4:	0800491b 	.word	0x0800491b
 80046b8:	08004709 	.word	0x08004709
 80046bc:	0800491b 	.word	0x0800491b
 80046c0:	0800491b 	.word	0x0800491b
 80046c4:	0800491b 	.word	0x0800491b
 80046c8:	0800491b 	.word	0x0800491b
 80046cc:	0800491b 	.word	0x0800491b
 80046d0:	0800491b 	.word	0x0800491b
 80046d4:	0800491b 	.word	0x0800491b
 80046d8:	0800470f 	.word	0x0800470f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80046dc:	4b94      	ldr	r3, [pc, #592]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0320 	and.w	r3, r3, #32
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d009      	beq.n	80046fc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80046e8:	4b91      	ldr	r3, [pc, #580]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	08db      	lsrs	r3, r3, #3
 80046ee:	f003 0303 	and.w	r3, r3, #3
 80046f2:	4a90      	ldr	r2, [pc, #576]	; (8004934 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80046f4:	fa22 f303 	lsr.w	r3, r2, r3
 80046f8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80046fa:	e111      	b.n	8004920 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80046fc:	4b8d      	ldr	r3, [pc, #564]	; (8004934 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80046fe:	61bb      	str	r3, [r7, #24]
    break;
 8004700:	e10e      	b.n	8004920 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004702:	4b8d      	ldr	r3, [pc, #564]	; (8004938 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004704:	61bb      	str	r3, [r7, #24]
    break;
 8004706:	e10b      	b.n	8004920 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004708:	4b8c      	ldr	r3, [pc, #560]	; (800493c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800470a:	61bb      	str	r3, [r7, #24]
    break;
 800470c:	e108      	b.n	8004920 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800470e:	4b88      	ldr	r3, [pc, #544]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004712:	f003 0303 	and.w	r3, r3, #3
 8004716:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004718:	4b85      	ldr	r3, [pc, #532]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800471a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800471c:	091b      	lsrs	r3, r3, #4
 800471e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004722:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004724:	4b82      	ldr	r3, [pc, #520]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004728:	f003 0301 	and.w	r3, r3, #1
 800472c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800472e:	4b80      	ldr	r3, [pc, #512]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004732:	08db      	lsrs	r3, r3, #3
 8004734:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	fb02 f303 	mul.w	r3, r2, r3
 800473e:	ee07 3a90 	vmov	s15, r3
 8004742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004746:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	2b00      	cmp	r3, #0
 800474e:	f000 80e1 	beq.w	8004914 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	2b02      	cmp	r3, #2
 8004756:	f000 8083 	beq.w	8004860 <HAL_RCC_GetSysClockFreq+0x204>
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	2b02      	cmp	r3, #2
 800475e:	f200 80a1 	bhi.w	80048a4 <HAL_RCC_GetSysClockFreq+0x248>
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d003      	beq.n	8004770 <HAL_RCC_GetSysClockFreq+0x114>
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d056      	beq.n	800481c <HAL_RCC_GetSysClockFreq+0x1c0>
 800476e:	e099      	b.n	80048a4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004770:	4b6f      	ldr	r3, [pc, #444]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0320 	and.w	r3, r3, #32
 8004778:	2b00      	cmp	r3, #0
 800477a:	d02d      	beq.n	80047d8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800477c:	4b6c      	ldr	r3, [pc, #432]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	08db      	lsrs	r3, r3, #3
 8004782:	f003 0303 	and.w	r3, r3, #3
 8004786:	4a6b      	ldr	r2, [pc, #428]	; (8004934 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004788:	fa22 f303 	lsr.w	r3, r2, r3
 800478c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	ee07 3a90 	vmov	s15, r3
 8004794:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	ee07 3a90 	vmov	s15, r3
 800479e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047a6:	4b62      	ldr	r3, [pc, #392]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047ae:	ee07 3a90 	vmov	s15, r3
 80047b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80047ba:	eddf 5a61 	vldr	s11, [pc, #388]	; 8004940 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80047ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047d2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80047d6:	e087      	b.n	80048e8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	ee07 3a90 	vmov	s15, r3
 80047de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047e2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8004944 <HAL_RCC_GetSysClockFreq+0x2e8>
 80047e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047ea:	4b51      	ldr	r3, [pc, #324]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047f2:	ee07 3a90 	vmov	s15, r3
 80047f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80047fe:	eddf 5a50 	vldr	s11, [pc, #320]	; 8004940 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004802:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004806:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800480a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800480e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004812:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004816:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800481a:	e065      	b.n	80048e8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	ee07 3a90 	vmov	s15, r3
 8004822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004826:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004948 <HAL_RCC_GetSysClockFreq+0x2ec>
 800482a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800482e:	4b40      	ldr	r3, [pc, #256]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004836:	ee07 3a90 	vmov	s15, r3
 800483a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800483e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004842:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8004940 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004846:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800484a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800484e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004852:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800485a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800485e:	e043      	b.n	80048e8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	ee07 3a90 	vmov	s15, r3
 8004866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800486a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800494c <HAL_RCC_GetSysClockFreq+0x2f0>
 800486e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004872:	4b2f      	ldr	r3, [pc, #188]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800487a:	ee07 3a90 	vmov	s15, r3
 800487e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004882:	ed97 6a02 	vldr	s12, [r7, #8]
 8004886:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004940 <HAL_RCC_GetSysClockFreq+0x2e4>
 800488a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800488e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004892:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800489a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800489e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048a2:	e021      	b.n	80048e8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	ee07 3a90 	vmov	s15, r3
 80048aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ae:	eddf 6a26 	vldr	s13, [pc, #152]	; 8004948 <HAL_RCC_GetSysClockFreq+0x2ec>
 80048b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048b6:	4b1e      	ldr	r3, [pc, #120]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048be:	ee07 3a90 	vmov	s15, r3
 80048c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80048ca:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004940 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80048da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048e6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80048e8:	4b11      	ldr	r3, [pc, #68]	; (8004930 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ec:	0a5b      	lsrs	r3, r3, #9
 80048ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048f2:	3301      	adds	r3, #1
 80048f4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	ee07 3a90 	vmov	s15, r3
 80048fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004900:	edd7 6a07 	vldr	s13, [r7, #28]
 8004904:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004908:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800490c:	ee17 3a90 	vmov	r3, s15
 8004910:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8004912:	e005      	b.n	8004920 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8004914:	2300      	movs	r3, #0
 8004916:	61bb      	str	r3, [r7, #24]
    break;
 8004918:	e002      	b.n	8004920 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800491a:	4b07      	ldr	r3, [pc, #28]	; (8004938 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800491c:	61bb      	str	r3, [r7, #24]
    break;
 800491e:	bf00      	nop
  }

  return sysclockfreq;
 8004920:	69bb      	ldr	r3, [r7, #24]
}
 8004922:	4618      	mov	r0, r3
 8004924:	3724      	adds	r7, #36	; 0x24
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	58024400 	.word	0x58024400
 8004934:	03d09000 	.word	0x03d09000
 8004938:	003d0900 	.word	0x003d0900
 800493c:	007a1200 	.word	0x007a1200
 8004940:	46000000 	.word	0x46000000
 8004944:	4c742400 	.word	0x4c742400
 8004948:	4a742400 	.word	0x4a742400
 800494c:	4af42400 	.word	0x4af42400

08004950 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004956:	f7ff fe81 	bl	800465c <HAL_RCC_GetSysClockFreq>
 800495a:	4602      	mov	r2, r0
 800495c:	4b10      	ldr	r3, [pc, #64]	; (80049a0 <HAL_RCC_GetHCLKFreq+0x50>)
 800495e:	699b      	ldr	r3, [r3, #24]
 8004960:	0a1b      	lsrs	r3, r3, #8
 8004962:	f003 030f 	and.w	r3, r3, #15
 8004966:	490f      	ldr	r1, [pc, #60]	; (80049a4 <HAL_RCC_GetHCLKFreq+0x54>)
 8004968:	5ccb      	ldrb	r3, [r1, r3]
 800496a:	f003 031f 	and.w	r3, r3, #31
 800496e:	fa22 f303 	lsr.w	r3, r2, r3
 8004972:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004974:	4b0a      	ldr	r3, [pc, #40]	; (80049a0 <HAL_RCC_GetHCLKFreq+0x50>)
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	f003 030f 	and.w	r3, r3, #15
 800497c:	4a09      	ldr	r2, [pc, #36]	; (80049a4 <HAL_RCC_GetHCLKFreq+0x54>)
 800497e:	5cd3      	ldrb	r3, [r2, r3]
 8004980:	f003 031f 	and.w	r3, r3, #31
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	fa22 f303 	lsr.w	r3, r2, r3
 800498a:	4a07      	ldr	r2, [pc, #28]	; (80049a8 <HAL_RCC_GetHCLKFreq+0x58>)
 800498c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800498e:	4a07      	ldr	r2, [pc, #28]	; (80049ac <HAL_RCC_GetHCLKFreq+0x5c>)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004994:	4b04      	ldr	r3, [pc, #16]	; (80049a8 <HAL_RCC_GetHCLKFreq+0x58>)
 8004996:	681b      	ldr	r3, [r3, #0]
}
 8004998:	4618      	mov	r0, r3
 800499a:	3708      	adds	r7, #8
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	58024400 	.word	0x58024400
 80049a4:	080115f8 	.word	0x080115f8
 80049a8:	24000004 	.word	0x24000004
 80049ac:	24000000 	.word	0x24000000

080049b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80049b4:	f7ff ffcc 	bl	8004950 <HAL_RCC_GetHCLKFreq>
 80049b8:	4602      	mov	r2, r0
 80049ba:	4b06      	ldr	r3, [pc, #24]	; (80049d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	091b      	lsrs	r3, r3, #4
 80049c0:	f003 0307 	and.w	r3, r3, #7
 80049c4:	4904      	ldr	r1, [pc, #16]	; (80049d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80049c6:	5ccb      	ldrb	r3, [r1, r3]
 80049c8:	f003 031f 	and.w	r3, r3, #31
 80049cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	58024400 	.word	0x58024400
 80049d8:	080115f8 	.word	0x080115f8

080049dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80049e0:	f7ff ffb6 	bl	8004950 <HAL_RCC_GetHCLKFreq>
 80049e4:	4602      	mov	r2, r0
 80049e6:	4b06      	ldr	r3, [pc, #24]	; (8004a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049e8:	69db      	ldr	r3, [r3, #28]
 80049ea:	0a1b      	lsrs	r3, r3, #8
 80049ec:	f003 0307 	and.w	r3, r3, #7
 80049f0:	4904      	ldr	r1, [pc, #16]	; (8004a04 <HAL_RCC_GetPCLK2Freq+0x28>)
 80049f2:	5ccb      	ldrb	r3, [r1, r3]
 80049f4:	f003 031f 	and.w	r3, r3, #31
 80049f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	58024400 	.word	0x58024400
 8004a04:	080115f8 	.word	0x080115f8

08004a08 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b086      	sub	sp, #24
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a10:	2300      	movs	r3, #0
 8004a12:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a14:	2300      	movs	r3, #0
 8004a16:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d03f      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a28:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004a2c:	d02a      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004a2e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004a32:	d824      	bhi.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004a34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a38:	d018      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004a3a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a3e:	d81e      	bhi.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d003      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004a44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a48:	d007      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004a4a:	e018      	b.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a4c:	4bab      	ldr	r3, [pc, #684]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a50:	4aaa      	ldr	r2, [pc, #680]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a56:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004a58:	e015      	b.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	3304      	adds	r3, #4
 8004a5e:	2102      	movs	r1, #2
 8004a60:	4618      	mov	r0, r3
 8004a62:	f001 f9cf 	bl	8005e04 <RCCEx_PLL2_Config>
 8004a66:	4603      	mov	r3, r0
 8004a68:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004a6a:	e00c      	b.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	3324      	adds	r3, #36	; 0x24
 8004a70:	2102      	movs	r1, #2
 8004a72:	4618      	mov	r0, r3
 8004a74:	f001 fa78 	bl	8005f68 <RCCEx_PLL3_Config>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004a7c:	e003      	b.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	75fb      	strb	r3, [r7, #23]
      break;
 8004a82:	e000      	b.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004a84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a86:	7dfb      	ldrb	r3, [r7, #23]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d109      	bne.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004a8c:	4b9b      	ldr	r3, [pc, #620]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a90:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a98:	4998      	ldr	r1, [pc, #608]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	650b      	str	r3, [r1, #80]	; 0x50
 8004a9e:	e001      	b.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aa0:	7dfb      	ldrb	r3, [r7, #23]
 8004aa2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d03d      	beq.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ab4:	2b04      	cmp	r3, #4
 8004ab6:	d826      	bhi.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004ab8:	a201      	add	r2, pc, #4	; (adr r2, 8004ac0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8004aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004abe:	bf00      	nop
 8004ac0:	08004ad5 	.word	0x08004ad5
 8004ac4:	08004ae3 	.word	0x08004ae3
 8004ac8:	08004af5 	.word	0x08004af5
 8004acc:	08004b0d 	.word	0x08004b0d
 8004ad0:	08004b0d 	.word	0x08004b0d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ad4:	4b89      	ldr	r3, [pc, #548]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad8:	4a88      	ldr	r2, [pc, #544]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004ada:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ade:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004ae0:	e015      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	3304      	adds	r3, #4
 8004ae6:	2100      	movs	r1, #0
 8004ae8:	4618      	mov	r0, r3
 8004aea:	f001 f98b 	bl	8005e04 <RCCEx_PLL2_Config>
 8004aee:	4603      	mov	r3, r0
 8004af0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004af2:	e00c      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	3324      	adds	r3, #36	; 0x24
 8004af8:	2100      	movs	r1, #0
 8004afa:	4618      	mov	r0, r3
 8004afc:	f001 fa34 	bl	8005f68 <RCCEx_PLL3_Config>
 8004b00:	4603      	mov	r3, r0
 8004b02:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004b04:	e003      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	75fb      	strb	r3, [r7, #23]
      break;
 8004b0a:	e000      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004b0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b0e:	7dfb      	ldrb	r3, [r7, #23]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d109      	bne.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b14:	4b79      	ldr	r3, [pc, #484]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b18:	f023 0207 	bic.w	r2, r3, #7
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b20:	4976      	ldr	r1, [pc, #472]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	650b      	str	r3, [r1, #80]	; 0x50
 8004b26:	e001      	b.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b28:	7dfb      	ldrb	r3, [r7, #23]
 8004b2a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d042      	beq.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b40:	d02b      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x192>
 8004b42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b46:	d825      	bhi.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004b48:	2bc0      	cmp	r3, #192	; 0xc0
 8004b4a:	d028      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004b4c:	2bc0      	cmp	r3, #192	; 0xc0
 8004b4e:	d821      	bhi.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004b50:	2b80      	cmp	r3, #128	; 0x80
 8004b52:	d016      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8004b54:	2b80      	cmp	r3, #128	; 0x80
 8004b56:	d81d      	bhi.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d002      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004b5c:	2b40      	cmp	r3, #64	; 0x40
 8004b5e:	d007      	beq.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004b60:	e018      	b.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b62:	4b66      	ldr	r3, [pc, #408]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b66:	4a65      	ldr	r2, [pc, #404]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b6c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004b6e:	e017      	b.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	3304      	adds	r3, #4
 8004b74:	2100      	movs	r1, #0
 8004b76:	4618      	mov	r0, r3
 8004b78:	f001 f944 	bl	8005e04 <RCCEx_PLL2_Config>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004b80:	e00e      	b.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	3324      	adds	r3, #36	; 0x24
 8004b86:	2100      	movs	r1, #0
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f001 f9ed 	bl	8005f68 <RCCEx_PLL3_Config>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004b92:	e005      	b.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	75fb      	strb	r3, [r7, #23]
      break;
 8004b98:	e002      	b.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8004b9a:	bf00      	nop
 8004b9c:	e000      	b.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8004b9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ba0:	7dfb      	ldrb	r3, [r7, #23]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d109      	bne.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004ba6:	4b55      	ldr	r3, [pc, #340]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004baa:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bb2:	4952      	ldr	r1, [pc, #328]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	650b      	str	r3, [r1, #80]	; 0x50
 8004bb8:	e001      	b.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bba:	7dfb      	ldrb	r3, [r7, #23]
 8004bbc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d049      	beq.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004bd0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004bd4:	d030      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8004bd6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004bda:	d82a      	bhi.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004bdc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004be0:	d02c      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8004be2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004be6:	d824      	bhi.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004be8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004bec:	d018      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8004bee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004bf2:	d81e      	bhi.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d003      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004bf8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004bfc:	d007      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004bfe:	e018      	b.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c00:	4b3e      	ldr	r3, [pc, #248]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c04:	4a3d      	ldr	r2, [pc, #244]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004c06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c0a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004c0c:	e017      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	3304      	adds	r3, #4
 8004c12:	2100      	movs	r1, #0
 8004c14:	4618      	mov	r0, r3
 8004c16:	f001 f8f5 	bl	8005e04 <RCCEx_PLL2_Config>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004c1e:	e00e      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	3324      	adds	r3, #36	; 0x24
 8004c24:	2100      	movs	r1, #0
 8004c26:	4618      	mov	r0, r3
 8004c28:	f001 f99e 	bl	8005f68 <RCCEx_PLL3_Config>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004c30:	e005      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	75fb      	strb	r3, [r7, #23]
      break;
 8004c36:	e002      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8004c38:	bf00      	nop
 8004c3a:	e000      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8004c3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c3e:	7dfb      	ldrb	r3, [r7, #23]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d10a      	bne.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004c44:	4b2d      	ldr	r3, [pc, #180]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c48:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004c52:	492a      	ldr	r1, [pc, #168]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	658b      	str	r3, [r1, #88]	; 0x58
 8004c58:	e001      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c5a:	7dfb      	ldrb	r3, [r7, #23]
 8004c5c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d04c      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004c70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c74:	d030      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8004c76:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c7a:	d82a      	bhi.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004c7c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004c80:	d02c      	beq.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8004c82:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004c86:	d824      	bhi.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004c88:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004c8c:	d018      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8004c8e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004c92:	d81e      	bhi.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d003      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004c98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c9c:	d007      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004c9e:	e018      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ca0:	4b16      	ldr	r3, [pc, #88]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca4:	4a15      	ldr	r2, [pc, #84]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004ca6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004caa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004cac:	e017      	b.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	3304      	adds	r3, #4
 8004cb2:	2100      	movs	r1, #0
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f001 f8a5 	bl	8005e04 <RCCEx_PLL2_Config>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004cbe:	e00e      	b.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	3324      	adds	r3, #36	; 0x24
 8004cc4:	2100      	movs	r1, #0
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f001 f94e 	bl	8005f68 <RCCEx_PLL3_Config>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004cd0:	e005      	b.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	75fb      	strb	r3, [r7, #23]
      break;
 8004cd6:	e002      	b.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8004cd8:	bf00      	nop
 8004cda:	e000      	b.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8004cdc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004cde:	7dfb      	ldrb	r3, [r7, #23]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d10d      	bne.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004ce4:	4b05      	ldr	r3, [pc, #20]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004cf2:	4902      	ldr	r1, [pc, #8]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	658b      	str	r3, [r1, #88]	; 0x58
 8004cf8:	e004      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8004cfa:	bf00      	nop
 8004cfc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d00:	7dfb      	ldrb	r3, [r7, #23]
 8004d02:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d032      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d14:	2b30      	cmp	r3, #48	; 0x30
 8004d16:	d01c      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004d18:	2b30      	cmp	r3, #48	; 0x30
 8004d1a:	d817      	bhi.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x344>
 8004d1c:	2b20      	cmp	r3, #32
 8004d1e:	d00c      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004d20:	2b20      	cmp	r3, #32
 8004d22:	d813      	bhi.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x344>
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d016      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004d28:	2b10      	cmp	r3, #16
 8004d2a:	d10f      	bne.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d2c:	4baf      	ldr	r3, [pc, #700]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d30:	4aae      	ldr	r2, [pc, #696]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004d32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d36:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004d38:	e00e      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	3304      	adds	r3, #4
 8004d3e:	2102      	movs	r1, #2
 8004d40:	4618      	mov	r0, r3
 8004d42:	f001 f85f 	bl	8005e04 <RCCEx_PLL2_Config>
 8004d46:	4603      	mov	r3, r0
 8004d48:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004d4a:	e005      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	75fb      	strb	r3, [r7, #23]
      break;
 8004d50:	e002      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8004d52:	bf00      	nop
 8004d54:	e000      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8004d56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d58:	7dfb      	ldrb	r3, [r7, #23]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d109      	bne.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004d5e:	4ba3      	ldr	r3, [pc, #652]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d62:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d6a:	49a0      	ldr	r1, [pc, #640]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004d70:	e001      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d72:	7dfb      	ldrb	r3, [r7, #23]
 8004d74:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d047      	beq.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d8a:	d030      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8004d8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d90:	d82a      	bhi.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8004d92:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004d96:	d02c      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8004d98:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004d9c:	d824      	bhi.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8004d9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004da2:	d018      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8004da4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004da8:	d81e      	bhi.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d003      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004dae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004db2:	d007      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8004db4:	e018      	b.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004db6:	4b8d      	ldr	r3, [pc, #564]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dba:	4a8c      	ldr	r2, [pc, #560]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004dbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004dc0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004dc2:	e017      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	3304      	adds	r3, #4
 8004dc8:	2100      	movs	r1, #0
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f001 f81a 	bl	8005e04 <RCCEx_PLL2_Config>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004dd4:	e00e      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	3324      	adds	r3, #36	; 0x24
 8004dda:	2100      	movs	r1, #0
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f001 f8c3 	bl	8005f68 <RCCEx_PLL3_Config>
 8004de2:	4603      	mov	r3, r0
 8004de4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004de6:	e005      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	75fb      	strb	r3, [r7, #23]
      break;
 8004dec:	e002      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8004dee:	bf00      	nop
 8004df0:	e000      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8004df2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004df4:	7dfb      	ldrb	r3, [r7, #23]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d109      	bne.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004dfa:	4b7c      	ldr	r3, [pc, #496]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004dfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dfe:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e06:	4979      	ldr	r1, [pc, #484]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	650b      	str	r3, [r1, #80]	; 0x50
 8004e0c:	e001      	b.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e0e:	7dfb      	ldrb	r3, [r7, #23]
 8004e10:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d049      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e22:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e26:	d02e      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8004e28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e2c:	d828      	bhi.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8004e2e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e32:	d02a      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x482>
 8004e34:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e38:	d822      	bhi.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8004e3a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004e3e:	d026      	beq.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004e40:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004e44:	d81c      	bhi.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8004e46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e4a:	d010      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x466>
 8004e4c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e50:	d816      	bhi.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d01d      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8004e56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e5a:	d111      	bne.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	3304      	adds	r3, #4
 8004e60:	2101      	movs	r1, #1
 8004e62:	4618      	mov	r0, r3
 8004e64:	f000 ffce 	bl	8005e04 <RCCEx_PLL2_Config>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004e6c:	e012      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	3324      	adds	r3, #36	; 0x24
 8004e72:	2101      	movs	r1, #1
 8004e74:	4618      	mov	r0, r3
 8004e76:	f001 f877 	bl	8005f68 <RCCEx_PLL3_Config>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004e7e:	e009      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	75fb      	strb	r3, [r7, #23]
      break;
 8004e84:	e006      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8004e86:	bf00      	nop
 8004e88:	e004      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8004e8a:	bf00      	nop
 8004e8c:	e002      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8004e8e:	bf00      	nop
 8004e90:	e000      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8004e92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e94:	7dfb      	ldrb	r3, [r7, #23]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d109      	bne.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004e9a:	4b54      	ldr	r3, [pc, #336]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004e9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e9e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ea6:	4951      	ldr	r1, [pc, #324]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	650b      	str	r3, [r1, #80]	; 0x50
 8004eac:	e001      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eae:	7dfb      	ldrb	r3, [r7, #23]
 8004eb0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d04b      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004ec4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ec8:	d02e      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8004eca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ece:	d828      	bhi.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ed4:	d02a      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004ed6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eda:	d822      	bhi.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004edc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004ee0:	d026      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8004ee2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004ee6:	d81c      	bhi.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004ee8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004eec:	d010      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8004eee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ef2:	d816      	bhi.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d01d      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8004ef8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004efc:	d111      	bne.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	3304      	adds	r3, #4
 8004f02:	2101      	movs	r1, #1
 8004f04:	4618      	mov	r0, r3
 8004f06:	f000 ff7d 	bl	8005e04 <RCCEx_PLL2_Config>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004f0e:	e012      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	3324      	adds	r3, #36	; 0x24
 8004f14:	2101      	movs	r1, #1
 8004f16:	4618      	mov	r0, r3
 8004f18:	f001 f826 	bl	8005f68 <RCCEx_PLL3_Config>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004f20:	e009      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	75fb      	strb	r3, [r7, #23]
      break;
 8004f26:	e006      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8004f28:	bf00      	nop
 8004f2a:	e004      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8004f2c:	bf00      	nop
 8004f2e:	e002      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8004f30:	bf00      	nop
 8004f32:	e000      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8004f34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f36:	7dfb      	ldrb	r3, [r7, #23]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d10a      	bne.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004f3c:	4b2b      	ldr	r3, [pc, #172]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f40:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004f4a:	4928      	ldr	r1, [pc, #160]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	658b      	str	r3, [r1, #88]	; 0x58
 8004f50:	e001      	b.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f52:	7dfb      	ldrb	r3, [r7, #23]
 8004f54:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d02f      	beq.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f6a:	d00e      	beq.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x582>
 8004f6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f70:	d814      	bhi.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x594>
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d015      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004f76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f7a:	d10f      	bne.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f7c:	4b1b      	ldr	r3, [pc, #108]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f80:	4a1a      	ldr	r2, [pc, #104]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004f82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f86:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004f88:	e00c      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	3304      	adds	r3, #4
 8004f8e:	2101      	movs	r1, #1
 8004f90:	4618      	mov	r0, r3
 8004f92:	f000 ff37 	bl	8005e04 <RCCEx_PLL2_Config>
 8004f96:	4603      	mov	r3, r0
 8004f98:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004f9a:	e003      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	75fb      	strb	r3, [r7, #23]
      break;
 8004fa0:	e000      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8004fa2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fa4:	7dfb      	ldrb	r3, [r7, #23]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d109      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004faa:	4b10      	ldr	r3, [pc, #64]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004fac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fae:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fb6:	490d      	ldr	r1, [pc, #52]	; (8004fec <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	650b      	str	r3, [r1, #80]	; 0x50
 8004fbc:	e001      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fbe:	7dfb      	ldrb	r3, [r7, #23]
 8004fc0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d033      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd2:	2b03      	cmp	r3, #3
 8004fd4:	d81c      	bhi.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8004fd6:	a201      	add	r2, pc, #4	; (adr r2, 8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8004fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fdc:	08005017 	.word	0x08005017
 8004fe0:	08004ff1 	.word	0x08004ff1
 8004fe4:	08004fff 	.word	0x08004fff
 8004fe8:	08005017 	.word	0x08005017
 8004fec:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ff0:	4bb8      	ldr	r3, [pc, #736]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff4:	4ab7      	ldr	r2, [pc, #732]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004ff6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ffa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004ffc:	e00c      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	3304      	adds	r3, #4
 8005002:	2102      	movs	r1, #2
 8005004:	4618      	mov	r0, r3
 8005006:	f000 fefd 	bl	8005e04 <RCCEx_PLL2_Config>
 800500a:	4603      	mov	r3, r0
 800500c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800500e:	e003      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	75fb      	strb	r3, [r7, #23]
      break;
 8005014:	e000      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8005016:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005018:	7dfb      	ldrb	r3, [r7, #23]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d109      	bne.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800501e:	4bad      	ldr	r3, [pc, #692]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005022:	f023 0203 	bic.w	r2, r3, #3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800502a:	49aa      	ldr	r1, [pc, #680]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800502c:	4313      	orrs	r3, r2
 800502e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005030:	e001      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005032:	7dfb      	ldrb	r3, [r7, #23]
 8005034:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800503e:	2b00      	cmp	r3, #0
 8005040:	f000 8086 	beq.w	8005150 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005044:	4ba4      	ldr	r3, [pc, #656]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4aa3      	ldr	r2, [pc, #652]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800504a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800504e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005050:	f7fc ff58 	bl	8001f04 <HAL_GetTick>
 8005054:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005056:	e009      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005058:	f7fc ff54 	bl	8001f04 <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b64      	cmp	r3, #100	; 0x64
 8005064:	d902      	bls.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	75fb      	strb	r3, [r7, #23]
        break;
 800506a:	e005      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800506c:	4b9a      	ldr	r3, [pc, #616]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005074:	2b00      	cmp	r3, #0
 8005076:	d0ef      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8005078:	7dfb      	ldrb	r3, [r7, #23]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d166      	bne.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800507e:	4b95      	ldr	r3, [pc, #596]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005080:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005088:	4053      	eors	r3, r2
 800508a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800508e:	2b00      	cmp	r3, #0
 8005090:	d013      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005092:	4b90      	ldr	r3, [pc, #576]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005096:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800509a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800509c:	4b8d      	ldr	r3, [pc, #564]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800509e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050a0:	4a8c      	ldr	r2, [pc, #560]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80050a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050a6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80050a8:	4b8a      	ldr	r3, [pc, #552]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80050aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ac:	4a89      	ldr	r2, [pc, #548]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80050ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050b2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80050b4:	4a87      	ldr	r2, [pc, #540]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80050c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050c4:	d115      	bne.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c6:	f7fc ff1d 	bl	8001f04 <HAL_GetTick>
 80050ca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80050cc:	e00b      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ce:	f7fc ff19 	bl	8001f04 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80050dc:	4293      	cmp	r3, r2
 80050de:	d902      	bls.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	75fb      	strb	r3, [r7, #23]
            break;
 80050e4:	e005      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80050e6:	4b7b      	ldr	r3, [pc, #492]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80050e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ea:	f003 0302 	and.w	r3, r3, #2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d0ed      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80050f2:	7dfb      	ldrb	r3, [r7, #23]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d126      	bne.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80050fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005102:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005106:	d10d      	bne.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8005108:	4b72      	ldr	r3, [pc, #456]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005116:	0919      	lsrs	r1, r3, #4
 8005118:	4b70      	ldr	r3, [pc, #448]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 800511a:	400b      	ands	r3, r1
 800511c:	496d      	ldr	r1, [pc, #436]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800511e:	4313      	orrs	r3, r2
 8005120:	610b      	str	r3, [r1, #16]
 8005122:	e005      	b.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8005124:	4b6b      	ldr	r3, [pc, #428]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	4a6a      	ldr	r2, [pc, #424]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800512a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800512e:	6113      	str	r3, [r2, #16]
 8005130:	4b68      	ldr	r3, [pc, #416]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005132:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800513a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800513e:	4965      	ldr	r1, [pc, #404]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005140:	4313      	orrs	r3, r2
 8005142:	670b      	str	r3, [r1, #112]	; 0x70
 8005144:	e004      	b.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005146:	7dfb      	ldrb	r3, [r7, #23]
 8005148:	75bb      	strb	r3, [r7, #22]
 800514a:	e001      	b.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800514c:	7dfb      	ldrb	r3, [r7, #23]
 800514e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 0301 	and.w	r3, r3, #1
 8005158:	2b00      	cmp	r3, #0
 800515a:	d07e      	beq.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005160:	2b28      	cmp	r3, #40	; 0x28
 8005162:	d867      	bhi.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8005164:	a201      	add	r2, pc, #4	; (adr r2, 800516c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8005166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516a:	bf00      	nop
 800516c:	0800523b 	.word	0x0800523b
 8005170:	08005235 	.word	0x08005235
 8005174:	08005235 	.word	0x08005235
 8005178:	08005235 	.word	0x08005235
 800517c:	08005235 	.word	0x08005235
 8005180:	08005235 	.word	0x08005235
 8005184:	08005235 	.word	0x08005235
 8005188:	08005235 	.word	0x08005235
 800518c:	08005211 	.word	0x08005211
 8005190:	08005235 	.word	0x08005235
 8005194:	08005235 	.word	0x08005235
 8005198:	08005235 	.word	0x08005235
 800519c:	08005235 	.word	0x08005235
 80051a0:	08005235 	.word	0x08005235
 80051a4:	08005235 	.word	0x08005235
 80051a8:	08005235 	.word	0x08005235
 80051ac:	08005223 	.word	0x08005223
 80051b0:	08005235 	.word	0x08005235
 80051b4:	08005235 	.word	0x08005235
 80051b8:	08005235 	.word	0x08005235
 80051bc:	08005235 	.word	0x08005235
 80051c0:	08005235 	.word	0x08005235
 80051c4:	08005235 	.word	0x08005235
 80051c8:	08005235 	.word	0x08005235
 80051cc:	0800523b 	.word	0x0800523b
 80051d0:	08005235 	.word	0x08005235
 80051d4:	08005235 	.word	0x08005235
 80051d8:	08005235 	.word	0x08005235
 80051dc:	08005235 	.word	0x08005235
 80051e0:	08005235 	.word	0x08005235
 80051e4:	08005235 	.word	0x08005235
 80051e8:	08005235 	.word	0x08005235
 80051ec:	0800523b 	.word	0x0800523b
 80051f0:	08005235 	.word	0x08005235
 80051f4:	08005235 	.word	0x08005235
 80051f8:	08005235 	.word	0x08005235
 80051fc:	08005235 	.word	0x08005235
 8005200:	08005235 	.word	0x08005235
 8005204:	08005235 	.word	0x08005235
 8005208:	08005235 	.word	0x08005235
 800520c:	0800523b 	.word	0x0800523b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	3304      	adds	r3, #4
 8005214:	2101      	movs	r1, #1
 8005216:	4618      	mov	r0, r3
 8005218:	f000 fdf4 	bl	8005e04 <RCCEx_PLL2_Config>
 800521c:	4603      	mov	r3, r0
 800521e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005220:	e00c      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	3324      	adds	r3, #36	; 0x24
 8005226:	2101      	movs	r1, #1
 8005228:	4618      	mov	r0, r3
 800522a:	f000 fe9d 	bl	8005f68 <RCCEx_PLL3_Config>
 800522e:	4603      	mov	r3, r0
 8005230:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005232:	e003      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	75fb      	strb	r3, [r7, #23]
      break;
 8005238:	e000      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 800523a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800523c:	7dfb      	ldrb	r3, [r7, #23]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d109      	bne.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005242:	4b24      	ldr	r3, [pc, #144]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005246:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800524e:	4921      	ldr	r1, [pc, #132]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005250:	4313      	orrs	r3, r2
 8005252:	654b      	str	r3, [r1, #84]	; 0x54
 8005254:	e001      	b.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005256:	7dfb      	ldrb	r3, [r7, #23]
 8005258:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b00      	cmp	r3, #0
 8005264:	d03e      	beq.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800526a:	2b05      	cmp	r3, #5
 800526c:	d820      	bhi.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 800526e:	a201      	add	r2, pc, #4	; (adr r2, 8005274 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8005270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005274:	080052b7 	.word	0x080052b7
 8005278:	0800528d 	.word	0x0800528d
 800527c:	0800529f 	.word	0x0800529f
 8005280:	080052b7 	.word	0x080052b7
 8005284:	080052b7 	.word	0x080052b7
 8005288:	080052b7 	.word	0x080052b7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	3304      	adds	r3, #4
 8005290:	2101      	movs	r1, #1
 8005292:	4618      	mov	r0, r3
 8005294:	f000 fdb6 	bl	8005e04 <RCCEx_PLL2_Config>
 8005298:	4603      	mov	r3, r0
 800529a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800529c:	e00c      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	3324      	adds	r3, #36	; 0x24
 80052a2:	2101      	movs	r1, #1
 80052a4:	4618      	mov	r0, r3
 80052a6:	f000 fe5f 	bl	8005f68 <RCCEx_PLL3_Config>
 80052aa:	4603      	mov	r3, r0
 80052ac:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80052ae:	e003      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	75fb      	strb	r3, [r7, #23]
      break;
 80052b4:	e000      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 80052b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052b8:	7dfb      	ldrb	r3, [r7, #23]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d110      	bne.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80052be:	4b05      	ldr	r3, [pc, #20]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80052c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052c2:	f023 0207 	bic.w	r2, r3, #7
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052ca:	4902      	ldr	r1, [pc, #8]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	654b      	str	r3, [r1, #84]	; 0x54
 80052d0:	e008      	b.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 80052d2:	bf00      	nop
 80052d4:	58024400 	.word	0x58024400
 80052d8:	58024800 	.word	0x58024800
 80052dc:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052e0:	7dfb      	ldrb	r3, [r7, #23]
 80052e2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0304 	and.w	r3, r3, #4
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d039      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052f6:	2b05      	cmp	r3, #5
 80052f8:	d820      	bhi.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x934>
 80052fa:	a201      	add	r2, pc, #4	; (adr r2, 8005300 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 80052fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005300:	08005343 	.word	0x08005343
 8005304:	08005319 	.word	0x08005319
 8005308:	0800532b 	.word	0x0800532b
 800530c:	08005343 	.word	0x08005343
 8005310:	08005343 	.word	0x08005343
 8005314:	08005343 	.word	0x08005343
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	3304      	adds	r3, #4
 800531c:	2101      	movs	r1, #1
 800531e:	4618      	mov	r0, r3
 8005320:	f000 fd70 	bl	8005e04 <RCCEx_PLL2_Config>
 8005324:	4603      	mov	r3, r0
 8005326:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005328:	e00c      	b.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	3324      	adds	r3, #36	; 0x24
 800532e:	2101      	movs	r1, #1
 8005330:	4618      	mov	r0, r3
 8005332:	f000 fe19 	bl	8005f68 <RCCEx_PLL3_Config>
 8005336:	4603      	mov	r3, r0
 8005338:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800533a:	e003      	b.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	75fb      	strb	r3, [r7, #23]
      break;
 8005340:	e000      	b.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8005342:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005344:	7dfb      	ldrb	r3, [r7, #23]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d10a      	bne.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800534a:	4bb7      	ldr	r3, [pc, #732]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800534c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800534e:	f023 0207 	bic.w	r2, r3, #7
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005358:	49b3      	ldr	r1, [pc, #716]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800535a:	4313      	orrs	r3, r2
 800535c:	658b      	str	r3, [r1, #88]	; 0x58
 800535e:	e001      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005360:	7dfb      	ldrb	r3, [r7, #23]
 8005362:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0320 	and.w	r3, r3, #32
 800536c:	2b00      	cmp	r3, #0
 800536e:	d04b      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005376:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800537a:	d02e      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 800537c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005380:	d828      	bhi.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8005382:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005386:	d02a      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8005388:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800538c:	d822      	bhi.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800538e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005392:	d026      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8005394:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005398:	d81c      	bhi.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800539a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800539e:	d010      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80053a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80053a4:	d816      	bhi.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d01d      	beq.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80053aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80053ae:	d111      	bne.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	3304      	adds	r3, #4
 80053b4:	2100      	movs	r1, #0
 80053b6:	4618      	mov	r0, r3
 80053b8:	f000 fd24 	bl	8005e04 <RCCEx_PLL2_Config>
 80053bc:	4603      	mov	r3, r0
 80053be:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80053c0:	e012      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	3324      	adds	r3, #36	; 0x24
 80053c6:	2102      	movs	r1, #2
 80053c8:	4618      	mov	r0, r3
 80053ca:	f000 fdcd 	bl	8005f68 <RCCEx_PLL3_Config>
 80053ce:	4603      	mov	r3, r0
 80053d0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80053d2:	e009      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	75fb      	strb	r3, [r7, #23]
      break;
 80053d8:	e006      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80053da:	bf00      	nop
 80053dc:	e004      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80053de:	bf00      	nop
 80053e0:	e002      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80053e2:	bf00      	nop
 80053e4:	e000      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80053e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053e8:	7dfb      	ldrb	r3, [r7, #23]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10a      	bne.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053ee:	4b8e      	ldr	r3, [pc, #568]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80053f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053f2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053fc:	498a      	ldr	r1, [pc, #552]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	654b      	str	r3, [r1, #84]	; 0x54
 8005402:	e001      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005404:	7dfb      	ldrb	r3, [r7, #23]
 8005406:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005410:	2b00      	cmp	r3, #0
 8005412:	d04b      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800541a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800541e:	d02e      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8005420:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005424:	d828      	bhi.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800542a:	d02a      	beq.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800542c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005430:	d822      	bhi.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005432:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005436:	d026      	beq.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8005438:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800543c:	d81c      	bhi.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800543e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005442:	d010      	beq.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8005444:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005448:	d816      	bhi.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800544a:	2b00      	cmp	r3, #0
 800544c:	d01d      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800544e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005452:	d111      	bne.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	3304      	adds	r3, #4
 8005458:	2100      	movs	r1, #0
 800545a:	4618      	mov	r0, r3
 800545c:	f000 fcd2 	bl	8005e04 <RCCEx_PLL2_Config>
 8005460:	4603      	mov	r3, r0
 8005462:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005464:	e012      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	3324      	adds	r3, #36	; 0x24
 800546a:	2102      	movs	r1, #2
 800546c:	4618      	mov	r0, r3
 800546e:	f000 fd7b 	bl	8005f68 <RCCEx_PLL3_Config>
 8005472:	4603      	mov	r3, r0
 8005474:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005476:	e009      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	75fb      	strb	r3, [r7, #23]
      break;
 800547c:	e006      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800547e:	bf00      	nop
 8005480:	e004      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8005482:	bf00      	nop
 8005484:	e002      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8005486:	bf00      	nop
 8005488:	e000      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800548a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800548c:	7dfb      	ldrb	r3, [r7, #23]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10a      	bne.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005492:	4b65      	ldr	r3, [pc, #404]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005496:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80054a0:	4961      	ldr	r1, [pc, #388]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	658b      	str	r3, [r1, #88]	; 0x58
 80054a6:	e001      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054a8:	7dfb      	ldrb	r3, [r7, #23]
 80054aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d04b      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80054be:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80054c2:	d02e      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 80054c4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80054c8:	d828      	bhi.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80054ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054ce:	d02a      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 80054d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054d4:	d822      	bhi.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80054d6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80054da:	d026      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 80054dc:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80054e0:	d81c      	bhi.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80054e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054e6:	d010      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0xb02>
 80054e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054ec:	d816      	bhi.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d01d      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 80054f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054f6:	d111      	bne.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	3304      	adds	r3, #4
 80054fc:	2100      	movs	r1, #0
 80054fe:	4618      	mov	r0, r3
 8005500:	f000 fc80 	bl	8005e04 <RCCEx_PLL2_Config>
 8005504:	4603      	mov	r3, r0
 8005506:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005508:	e012      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	3324      	adds	r3, #36	; 0x24
 800550e:	2102      	movs	r1, #2
 8005510:	4618      	mov	r0, r3
 8005512:	f000 fd29 	bl	8005f68 <RCCEx_PLL3_Config>
 8005516:	4603      	mov	r3, r0
 8005518:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800551a:	e009      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	75fb      	strb	r3, [r7, #23]
      break;
 8005520:	e006      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005522:	bf00      	nop
 8005524:	e004      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005526:	bf00      	nop
 8005528:	e002      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800552a:	bf00      	nop
 800552c:	e000      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800552e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005530:	7dfb      	ldrb	r3, [r7, #23]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10a      	bne.n	800554c <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005536:	4b3c      	ldr	r3, [pc, #240]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800553a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005544:	4938      	ldr	r1, [pc, #224]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005546:	4313      	orrs	r3, r2
 8005548:	658b      	str	r3, [r1, #88]	; 0x58
 800554a:	e001      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800554c:	7dfb      	ldrb	r3, [r7, #23]
 800554e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 0308 	and.w	r3, r3, #8
 8005558:	2b00      	cmp	r3, #0
 800555a:	d01a      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005562:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005566:	d10a      	bne.n	800557e <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3324      	adds	r3, #36	; 0x24
 800556c:	2102      	movs	r1, #2
 800556e:	4618      	mov	r0, r3
 8005570:	f000 fcfa 	bl	8005f68 <RCCEx_PLL3_Config>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d001      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800557e:	4b2a      	ldr	r3, [pc, #168]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005582:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800558c:	4926      	ldr	r1, [pc, #152]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800558e:	4313      	orrs	r3, r2
 8005590:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0310 	and.w	r3, r3, #16
 800559a:	2b00      	cmp	r3, #0
 800559c:	d01a      	beq.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055a8:	d10a      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	3324      	adds	r3, #36	; 0x24
 80055ae:	2102      	movs	r1, #2
 80055b0:	4618      	mov	r0, r3
 80055b2:	f000 fcd9 	bl	8005f68 <RCCEx_PLL3_Config>
 80055b6:	4603      	mov	r3, r0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d001      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80055c0:	4b19      	ldr	r3, [pc, #100]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80055c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055ce:	4916      	ldr	r1, [pc, #88]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d036      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80055e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80055ea:	d01f      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80055ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80055f0:	d817      	bhi.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d003      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 80055f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055fa:	d009      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 80055fc:	e011      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	3304      	adds	r3, #4
 8005602:	2100      	movs	r1, #0
 8005604:	4618      	mov	r0, r3
 8005606:	f000 fbfd 	bl	8005e04 <RCCEx_PLL2_Config>
 800560a:	4603      	mov	r3, r0
 800560c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800560e:	e00e      	b.n	800562e <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	3324      	adds	r3, #36	; 0x24
 8005614:	2102      	movs	r1, #2
 8005616:	4618      	mov	r0, r3
 8005618:	f000 fca6 	bl	8005f68 <RCCEx_PLL3_Config>
 800561c:	4603      	mov	r3, r0
 800561e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005620:	e005      	b.n	800562e <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	75fb      	strb	r3, [r7, #23]
      break;
 8005626:	e002      	b.n	800562e <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8005628:	58024400 	.word	0x58024400
      break;
 800562c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800562e:	7dfb      	ldrb	r3, [r7, #23]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d10a      	bne.n	800564a <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005634:	4b93      	ldr	r3, [pc, #588]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005638:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005642:	4990      	ldr	r1, [pc, #576]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005644:	4313      	orrs	r3, r2
 8005646:	658b      	str	r3, [r1, #88]	; 0x58
 8005648:	e001      	b.n	800564e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800564a:	7dfb      	ldrb	r3, [r7, #23]
 800564c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d033      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005660:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005664:	d01c      	beq.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8005666:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800566a:	d816      	bhi.n	800569a <HAL_RCCEx_PeriphCLKConfig+0xc92>
 800566c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005670:	d003      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8005672:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005676:	d007      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8005678:	e00f      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800567a:	4b82      	ldr	r3, [pc, #520]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800567c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800567e:	4a81      	ldr	r2, [pc, #516]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005680:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005684:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8005686:	e00c      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	3324      	adds	r3, #36	; 0x24
 800568c:	2101      	movs	r1, #1
 800568e:	4618      	mov	r0, r3
 8005690:	f000 fc6a 	bl	8005f68 <RCCEx_PLL3_Config>
 8005694:	4603      	mov	r3, r0
 8005696:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005698:	e003      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	75fb      	strb	r3, [r7, #23]
      break;
 800569e:	e000      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 80056a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056a2:	7dfb      	ldrb	r3, [r7, #23]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d10a      	bne.n	80056be <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056a8:	4b76      	ldr	r3, [pc, #472]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80056aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056b6:	4973      	ldr	r1, [pc, #460]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80056b8:	4313      	orrs	r3, r2
 80056ba:	654b      	str	r3, [r1, #84]	; 0x54
 80056bc:	e001      	b.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056be:	7dfb      	ldrb	r3, [r7, #23]
 80056c0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d029      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d003      	beq.n	80056de <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 80056d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056da:	d007      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0xce4>
 80056dc:	e00f      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056de:	4b69      	ldr	r3, [pc, #420]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80056e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e2:	4a68      	ldr	r2, [pc, #416]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80056e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056e8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80056ea:	e00b      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	3304      	adds	r3, #4
 80056f0:	2102      	movs	r1, #2
 80056f2:	4618      	mov	r0, r3
 80056f4:	f000 fb86 	bl	8005e04 <RCCEx_PLL2_Config>
 80056f8:	4603      	mov	r3, r0
 80056fa:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80056fc:	e002      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	75fb      	strb	r3, [r7, #23]
      break;
 8005702:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005704:	7dfb      	ldrb	r3, [r7, #23]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d109      	bne.n	800571e <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800570a:	4b5e      	ldr	r3, [pc, #376]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800570c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800570e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005716:	495b      	ldr	r1, [pc, #364]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005718:	4313      	orrs	r3, r2
 800571a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800571c:	e001      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800571e:	7dfb      	ldrb	r3, [r7, #23]
 8005720:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d00a      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	3324      	adds	r3, #36	; 0x24
 8005732:	2102      	movs	r1, #2
 8005734:	4618      	mov	r0, r3
 8005736:	f000 fc17 	bl	8005f68 <RCCEx_PLL3_Config>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d001      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800574c:	2b00      	cmp	r3, #0
 800574e:	d030      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005754:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005758:	d017      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800575a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800575e:	d811      	bhi.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8005760:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005764:	d013      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8005766:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800576a:	d80b      	bhi.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800576c:	2b00      	cmp	r3, #0
 800576e:	d010      	beq.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8005770:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005774:	d106      	bne.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005776:	4b43      	ldr	r3, [pc, #268]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800577a:	4a42      	ldr	r2, [pc, #264]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800577c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005780:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8005782:	e007      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	75fb      	strb	r3, [r7, #23]
      break;
 8005788:	e004      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800578a:	bf00      	nop
 800578c:	e002      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800578e:	bf00      	nop
 8005790:	e000      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8005792:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005794:	7dfb      	ldrb	r3, [r7, #23]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d109      	bne.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800579a:	4b3a      	ldr	r3, [pc, #232]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800579c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800579e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057a6:	4937      	ldr	r1, [pc, #220]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80057a8:	4313      	orrs	r3, r2
 80057aa:	654b      	str	r3, [r1, #84]	; 0x54
 80057ac:	e001      	b.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ae:	7dfb      	ldrb	r3, [r7, #23]
 80057b0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d008      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80057be:	4b31      	ldr	r3, [pc, #196]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80057c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057c2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ca:	492e      	ldr	r1, [pc, #184]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d009      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80057dc:	4b29      	ldr	r3, [pc, #164]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80057ea:	4926      	ldr	r1, [pc, #152]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80057ec:	4313      	orrs	r3, r2
 80057ee:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d008      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80057fc:	4b21      	ldr	r3, [pc, #132]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80057fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005800:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005808:	491e      	ldr	r1, [pc, #120]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800580a:	4313      	orrs	r3, r2
 800580c:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00d      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800581a:	4b1a      	ldr	r3, [pc, #104]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	4a19      	ldr	r2, [pc, #100]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005820:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005824:	6113      	str	r3, [r2, #16]
 8005826:	4b17      	ldr	r3, [pc, #92]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005828:	691a      	ldr	r2, [r3, #16]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8005830:	4914      	ldr	r1, [pc, #80]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005832:	4313      	orrs	r3, r2
 8005834:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2b00      	cmp	r3, #0
 800583c:	da08      	bge.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800583e:	4b11      	ldr	r3, [pc, #68]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005842:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800584a:	490e      	ldr	r1, [pc, #56]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800584c:	4313      	orrs	r3, r2
 800584e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005858:	2b00      	cmp	r3, #0
 800585a:	d009      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800585c:	4b09      	ldr	r3, [pc, #36]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800585e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005860:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800586a:	4906      	ldr	r1, [pc, #24]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800586c:	4313      	orrs	r3, r2
 800586e:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8005870:	7dbb      	ldrb	r3, [r7, #22]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d101      	bne.n	800587a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8005876:	2300      	movs	r3, #0
 8005878:	e000      	b.n	800587c <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
}
 800587c:	4618      	mov	r0, r3
 800587e:	3718      	adds	r7, #24
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	58024400 	.word	0x58024400

08005888 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800588c:	f7ff f860 	bl	8004950 <HAL_RCC_GetHCLKFreq>
 8005890:	4602      	mov	r2, r0
 8005892:	4b06      	ldr	r3, [pc, #24]	; (80058ac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	091b      	lsrs	r3, r3, #4
 8005898:	f003 0307 	and.w	r3, r3, #7
 800589c:	4904      	ldr	r1, [pc, #16]	; (80058b0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800589e:	5ccb      	ldrb	r3, [r1, r3]
 80058a0:	f003 031f 	and.w	r3, r3, #31
 80058a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	58024400 	.word	0x58024400
 80058b0:	080115f8 	.word	0x080115f8

080058b4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b089      	sub	sp, #36	; 0x24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80058bc:	4ba1      	ldr	r3, [pc, #644]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c0:	f003 0303 	and.w	r3, r3, #3
 80058c4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80058c6:	4b9f      	ldr	r3, [pc, #636]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ca:	0b1b      	lsrs	r3, r3, #12
 80058cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058d0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80058d2:	4b9c      	ldr	r3, [pc, #624]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d6:	091b      	lsrs	r3, r3, #4
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80058de:	4b99      	ldr	r3, [pc, #612]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058e2:	08db      	lsrs	r3, r3, #3
 80058e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80058e8:	693a      	ldr	r2, [r7, #16]
 80058ea:	fb02 f303 	mul.w	r3, r2, r3
 80058ee:	ee07 3a90 	vmov	s15, r3
 80058f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058f6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	f000 8111 	beq.w	8005b24 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005902:	69bb      	ldr	r3, [r7, #24]
 8005904:	2b02      	cmp	r3, #2
 8005906:	f000 8083 	beq.w	8005a10 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	2b02      	cmp	r3, #2
 800590e:	f200 80a1 	bhi.w	8005a54 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d003      	beq.n	8005920 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	2b01      	cmp	r3, #1
 800591c:	d056      	beq.n	80059cc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800591e:	e099      	b.n	8005a54 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005920:	4b88      	ldr	r3, [pc, #544]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0320 	and.w	r3, r3, #32
 8005928:	2b00      	cmp	r3, #0
 800592a:	d02d      	beq.n	8005988 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800592c:	4b85      	ldr	r3, [pc, #532]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	08db      	lsrs	r3, r3, #3
 8005932:	f003 0303 	and.w	r3, r3, #3
 8005936:	4a84      	ldr	r2, [pc, #528]	; (8005b48 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005938:	fa22 f303 	lsr.w	r3, r2, r3
 800593c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	ee07 3a90 	vmov	s15, r3
 8005944:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	ee07 3a90 	vmov	s15, r3
 800594e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005952:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005956:	4b7b      	ldr	r3, [pc, #492]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800595e:	ee07 3a90 	vmov	s15, r3
 8005962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005966:	ed97 6a03 	vldr	s12, [r7, #12]
 800596a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005b4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800596e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005972:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005976:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800597a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800597e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005982:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005986:	e087      	b.n	8005a98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	ee07 3a90 	vmov	s15, r3
 800598e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005992:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005b50 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800599a:	4b6a      	ldr	r3, [pc, #424]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800599c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059a2:	ee07 3a90 	vmov	s15, r3
 80059a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80059ae:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005b4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80059b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80059be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80059ca:	e065      	b.n	8005a98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	ee07 3a90 	vmov	s15, r3
 80059d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059d6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005b54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80059da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059de:	4b59      	ldr	r3, [pc, #356]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80059e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059e6:	ee07 3a90 	vmov	s15, r3
 80059ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80059f2:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005b4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80059f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005a0e:	e043      	b.n	8005a98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	ee07 3a90 	vmov	s15, r3
 8005a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a1a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005b58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005a1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a22:	4b48      	ldr	r3, [pc, #288]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a2a:	ee07 3a90 	vmov	s15, r3
 8005a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a32:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a36:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005b4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005a3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a4e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005a52:	e021      	b.n	8005a98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	ee07 3a90 	vmov	s15, r3
 8005a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a5e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005b54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005a62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a66:	4b37      	ldr	r3, [pc, #220]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a6e:	ee07 3a90 	vmov	s15, r3
 8005a72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a76:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a7a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005b4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005a7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a92:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005a96:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8005a98:	4b2a      	ldr	r3, [pc, #168]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9c:	0a5b      	lsrs	r3, r3, #9
 8005a9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005aa2:	ee07 3a90 	vmov	s15, r3
 8005aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aaa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005aae:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ab2:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005abe:	ee17 2a90 	vmov	r2, s15
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8005ac6:	4b1f      	ldr	r3, [pc, #124]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aca:	0c1b      	lsrs	r3, r3, #16
 8005acc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ad0:	ee07 3a90 	vmov	s15, r3
 8005ad4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ad8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005adc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ae0:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ae4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ae8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005aec:	ee17 2a90 	vmov	r2, s15
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8005af4:	4b13      	ldr	r3, [pc, #76]	; (8005b44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af8:	0e1b      	lsrs	r3, r3, #24
 8005afa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005afe:	ee07 3a90 	vmov	s15, r3
 8005b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005b0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b1a:	ee17 2a90 	vmov	r2, s15
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005b22:	e008      	b.n	8005b36 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	609a      	str	r2, [r3, #8]
}
 8005b36:	bf00      	nop
 8005b38:	3724      	adds	r7, #36	; 0x24
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop
 8005b44:	58024400 	.word	0x58024400
 8005b48:	03d09000 	.word	0x03d09000
 8005b4c:	46000000 	.word	0x46000000
 8005b50:	4c742400 	.word	0x4c742400
 8005b54:	4a742400 	.word	0x4a742400
 8005b58:	4af42400 	.word	0x4af42400

08005b5c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b089      	sub	sp, #36	; 0x24
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005b64:	4ba1      	ldr	r3, [pc, #644]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b68:	f003 0303 	and.w	r3, r3, #3
 8005b6c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8005b6e:	4b9f      	ldr	r3, [pc, #636]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b72:	0d1b      	lsrs	r3, r3, #20
 8005b74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b78:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005b7a:	4b9c      	ldr	r3, [pc, #624]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7e:	0a1b      	lsrs	r3, r3, #8
 8005b80:	f003 0301 	and.w	r3, r3, #1
 8005b84:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8005b86:	4b99      	ldr	r3, [pc, #612]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b8a:	08db      	lsrs	r3, r3, #3
 8005b8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	fb02 f303 	mul.w	r3, r2, r3
 8005b96:	ee07 3a90 	vmov	s15, r3
 8005b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b9e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	f000 8111 	beq.w	8005dcc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	f000 8083 	beq.w	8005cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	f200 80a1 	bhi.w	8005cfc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d003      	beq.n	8005bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d056      	beq.n	8005c74 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005bc6:	e099      	b.n	8005cfc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005bc8:	4b88      	ldr	r3, [pc, #544]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0320 	and.w	r3, r3, #32
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d02d      	beq.n	8005c30 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005bd4:	4b85      	ldr	r3, [pc, #532]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	08db      	lsrs	r3, r3, #3
 8005bda:	f003 0303 	and.w	r3, r3, #3
 8005bde:	4a84      	ldr	r2, [pc, #528]	; (8005df0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005be0:	fa22 f303 	lsr.w	r3, r2, r3
 8005be4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	ee07 3a90 	vmov	s15, r3
 8005bec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	ee07 3a90 	vmov	s15, r3
 8005bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bfe:	4b7b      	ldr	r3, [pc, #492]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c06:	ee07 3a90 	vmov	s15, r3
 8005c0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c12:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005df4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005c16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c2a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005c2e:	e087      	b.n	8005d40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	ee07 3a90 	vmov	s15, r3
 8005c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c3a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005df8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005c3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c42:	4b6a      	ldr	r3, [pc, #424]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c4a:	ee07 3a90 	vmov	s15, r3
 8005c4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c52:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c56:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005df4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005c5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c6e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c72:	e065      	b.n	8005d40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	ee07 3a90 	vmov	s15, r3
 8005c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c7e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005dfc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005c82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c86:	4b59      	ldr	r3, [pc, #356]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c8e:	ee07 3a90 	vmov	s15, r3
 8005c92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c96:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c9a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005df4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005c9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ca2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ca6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005caa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cb2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005cb6:	e043      	b.n	8005d40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	ee07 3a90 	vmov	s15, r3
 8005cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cc2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005e00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005cc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cca:	4b48      	ldr	r3, [pc, #288]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cd2:	ee07 3a90 	vmov	s15, r3
 8005cd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cda:	ed97 6a03 	vldr	s12, [r7, #12]
 8005cde:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005df4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ce2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ce6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005cee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cf6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005cfa:	e021      	b.n	8005d40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	ee07 3a90 	vmov	s15, r3
 8005d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d06:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005dfc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005d0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d0e:	4b37      	ldr	r3, [pc, #220]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d16:	ee07 3a90 	vmov	s15, r3
 8005d1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d22:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005df4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005d26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005d32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d3a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005d3e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8005d40:	4b2a      	ldr	r3, [pc, #168]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d44:	0a5b      	lsrs	r3, r3, #9
 8005d46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d4a:	ee07 3a90 	vmov	s15, r3
 8005d4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005d56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d66:	ee17 2a90 	vmov	r2, s15
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8005d6e:	4b1f      	ldr	r3, [pc, #124]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d72:	0c1b      	lsrs	r3, r3, #16
 8005d74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d78:	ee07 3a90 	vmov	s15, r3
 8005d7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d80:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005d84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d88:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d94:	ee17 2a90 	vmov	r2, s15
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8005d9c:	4b13      	ldr	r3, [pc, #76]	; (8005dec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da0:	0e1b      	lsrs	r3, r3, #24
 8005da2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005da6:	ee07 3a90 	vmov	s15, r3
 8005daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005db2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005db6:	edd7 6a07 	vldr	s13, [r7, #28]
 8005dba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dc2:	ee17 2a90 	vmov	r2, s15
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005dca:	e008      	b.n	8005dde <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	609a      	str	r2, [r3, #8]
}
 8005dde:	bf00      	nop
 8005de0:	3724      	adds	r7, #36	; 0x24
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	58024400 	.word	0x58024400
 8005df0:	03d09000 	.word	0x03d09000
 8005df4:	46000000 	.word	0x46000000
 8005df8:	4c742400 	.word	0x4c742400
 8005dfc:	4a742400 	.word	0x4a742400
 8005e00:	4af42400 	.word	0x4af42400

08005e04 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e12:	4b53      	ldr	r3, [pc, #332]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e16:	f003 0303 	and.w	r3, r3, #3
 8005e1a:	2b03      	cmp	r3, #3
 8005e1c:	d101      	bne.n	8005e22 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e099      	b.n	8005f56 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005e22:	4b4f      	ldr	r3, [pc, #316]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a4e      	ldr	r2, [pc, #312]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005e28:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005e2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e2e:	f7fc f869 	bl	8001f04 <HAL_GetTick>
 8005e32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005e34:	e008      	b.n	8005e48 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005e36:	f7fc f865 	bl	8001f04 <HAL_GetTick>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d901      	bls.n	8005e48 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e086      	b.n	8005f56 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005e48:	4b45      	ldr	r3, [pc, #276]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1f0      	bne.n	8005e36 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005e54:	4b42      	ldr	r3, [pc, #264]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e58:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	031b      	lsls	r3, r3, #12
 8005e62:	493f      	ldr	r1, [pc, #252]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005e64:	4313      	orrs	r3, r2
 8005e66:	628b      	str	r3, [r1, #40]	; 0x28
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	025b      	lsls	r3, r3, #9
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	431a      	orrs	r2, r3
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	3b01      	subs	r3, #1
 8005e84:	041b      	lsls	r3, r3, #16
 8005e86:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005e8a:	431a      	orrs	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	691b      	ldr	r3, [r3, #16]
 8005e90:	3b01      	subs	r3, #1
 8005e92:	061b      	lsls	r3, r3, #24
 8005e94:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005e98:	4931      	ldr	r1, [pc, #196]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005e9e:	4b30      	ldr	r3, [pc, #192]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	492d      	ldr	r1, [pc, #180]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005eac:	4313      	orrs	r3, r2
 8005eae:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005eb0:	4b2b      	ldr	r3, [pc, #172]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb4:	f023 0220 	bic.w	r2, r3, #32
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	4928      	ldr	r1, [pc, #160]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005ec2:	4b27      	ldr	r3, [pc, #156]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ec6:	4a26      	ldr	r2, [pc, #152]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005ec8:	f023 0310 	bic.w	r3, r3, #16
 8005ecc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005ece:	4b24      	ldr	r3, [pc, #144]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005ed0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ed2:	4b24      	ldr	r3, [pc, #144]	; (8005f64 <RCCEx_PLL2_Config+0x160>)
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	69d2      	ldr	r2, [r2, #28]
 8005eda:	00d2      	lsls	r2, r2, #3
 8005edc:	4920      	ldr	r1, [pc, #128]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005ee2:	4b1f      	ldr	r3, [pc, #124]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee6:	4a1e      	ldr	r2, [pc, #120]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005ee8:	f043 0310 	orr.w	r3, r3, #16
 8005eec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d106      	bne.n	8005f02 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005ef4:	4b1a      	ldr	r3, [pc, #104]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ef8:	4a19      	ldr	r2, [pc, #100]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005efa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005efe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005f00:	e00f      	b.n	8005f22 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d106      	bne.n	8005f16 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005f08:	4b15      	ldr	r3, [pc, #84]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f0c:	4a14      	ldr	r2, [pc, #80]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005f0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f12:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005f14:	e005      	b.n	8005f22 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005f16:	4b12      	ldr	r3, [pc, #72]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f1a:	4a11      	ldr	r2, [pc, #68]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005f1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005f20:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005f22:	4b0f      	ldr	r3, [pc, #60]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a0e      	ldr	r2, [pc, #56]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005f28:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005f2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f2e:	f7fb ffe9 	bl	8001f04 <HAL_GetTick>
 8005f32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005f34:	e008      	b.n	8005f48 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005f36:	f7fb ffe5 	bl	8001f04 <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d901      	bls.n	8005f48 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e006      	b.n	8005f56 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005f48:	4b05      	ldr	r3, [pc, #20]	; (8005f60 <RCCEx_PLL2_Config+0x15c>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d0f0      	beq.n	8005f36 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	58024400 	.word	0x58024400
 8005f64:	ffff0007 	.word	0xffff0007

08005f68 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005f72:	2300      	movs	r3, #0
 8005f74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005f76:	4b53      	ldr	r3, [pc, #332]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8005f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f7a:	f003 0303 	and.w	r3, r3, #3
 8005f7e:	2b03      	cmp	r3, #3
 8005f80:	d101      	bne.n	8005f86 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e099      	b.n	80060ba <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005f86:	4b4f      	ldr	r3, [pc, #316]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a4e      	ldr	r2, [pc, #312]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8005f8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f92:	f7fb ffb7 	bl	8001f04 <HAL_GetTick>
 8005f96:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005f98:	e008      	b.n	8005fac <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005f9a:	f7fb ffb3 	bl	8001f04 <HAL_GetTick>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	1ad3      	subs	r3, r2, r3
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d901      	bls.n	8005fac <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005fa8:	2303      	movs	r3, #3
 8005faa:	e086      	b.n	80060ba <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005fac:	4b45      	ldr	r3, [pc, #276]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1f0      	bne.n	8005f9a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005fb8:	4b42      	ldr	r3, [pc, #264]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8005fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fbc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	051b      	lsls	r3, r3, #20
 8005fc6:	493f      	ldr	r1, [pc, #252]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	628b      	str	r3, [r1, #40]	; 0x28
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	025b      	lsls	r3, r3, #9
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	431a      	orrs	r2, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	041b      	lsls	r3, r3, #16
 8005fea:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	061b      	lsls	r3, r3, #24
 8005ff8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005ffc:	4931      	ldr	r1, [pc, #196]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006002:	4b30      	ldr	r3, [pc, #192]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8006004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006006:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	492d      	ldr	r1, [pc, #180]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8006010:	4313      	orrs	r3, r2
 8006012:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006014:	4b2b      	ldr	r3, [pc, #172]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8006016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006018:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	699b      	ldr	r3, [r3, #24]
 8006020:	4928      	ldr	r1, [pc, #160]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8006022:	4313      	orrs	r3, r2
 8006024:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006026:	4b27      	ldr	r3, [pc, #156]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8006028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800602a:	4a26      	ldr	r2, [pc, #152]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 800602c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006030:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006032:	4b24      	ldr	r3, [pc, #144]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8006034:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006036:	4b24      	ldr	r3, [pc, #144]	; (80060c8 <RCCEx_PLL3_Config+0x160>)
 8006038:	4013      	ands	r3, r2
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	69d2      	ldr	r2, [r2, #28]
 800603e:	00d2      	lsls	r2, r2, #3
 8006040:	4920      	ldr	r1, [pc, #128]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8006042:	4313      	orrs	r3, r2
 8006044:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006046:	4b1f      	ldr	r3, [pc, #124]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8006048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800604a:	4a1e      	ldr	r2, [pc, #120]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 800604c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006050:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d106      	bne.n	8006066 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006058:	4b1a      	ldr	r3, [pc, #104]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 800605a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800605c:	4a19      	ldr	r2, [pc, #100]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 800605e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006062:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006064:	e00f      	b.n	8006086 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	2b01      	cmp	r3, #1
 800606a:	d106      	bne.n	800607a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800606c:	4b15      	ldr	r3, [pc, #84]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 800606e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006070:	4a14      	ldr	r2, [pc, #80]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8006072:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006076:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006078:	e005      	b.n	8006086 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800607a:	4b12      	ldr	r3, [pc, #72]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 800607c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800607e:	4a11      	ldr	r2, [pc, #68]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8006080:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006084:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006086:	4b0f      	ldr	r3, [pc, #60]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a0e      	ldr	r2, [pc, #56]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 800608c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006090:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006092:	f7fb ff37 	bl	8001f04 <HAL_GetTick>
 8006096:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006098:	e008      	b.n	80060ac <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800609a:	f7fb ff33 	bl	8001f04 <HAL_GetTick>
 800609e:	4602      	mov	r2, r0
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d901      	bls.n	80060ac <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80060a8:	2303      	movs	r3, #3
 80060aa:	e006      	b.n	80060ba <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80060ac:	4b05      	ldr	r3, [pc, #20]	; (80060c4 <RCCEx_PLL3_Config+0x15c>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d0f0      	beq.n	800609a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80060b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3710      	adds	r7, #16
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	58024400 	.word	0x58024400
 80060c8:	ffff0007 	.word	0xffff0007

080060cc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 80060d4:	2300      	movs	r3, #0
 80060d6:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e0eb      	b.n	80062ba <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a75      	ldr	r2, [pc, #468]	; (80062c4 <HAL_SPI_Init+0x1f8>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d00f      	beq.n	8006112 <HAL_SPI_Init+0x46>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a74      	ldr	r2, [pc, #464]	; (80062c8 <HAL_SPI_Init+0x1fc>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d00a      	beq.n	8006112 <HAL_SPI_Init+0x46>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a72      	ldr	r2, [pc, #456]	; (80062cc <HAL_SPI_Init+0x200>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d005      	beq.n	8006112 <HAL_SPI_Init+0x46>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	2b0f      	cmp	r3, #15
 800610c:	d901      	bls.n	8006112 <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e0d3      	b.n	80062ba <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 fb9c 	bl	8006850 <SPI_GetPacketSize>
 8006118:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a69      	ldr	r2, [pc, #420]	; (80062c4 <HAL_SPI_Init+0x1f8>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d00c      	beq.n	800613e <HAL_SPI_Init+0x72>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a67      	ldr	r2, [pc, #412]	; (80062c8 <HAL_SPI_Init+0x1fc>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d007      	beq.n	800613e <HAL_SPI_Init+0x72>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a66      	ldr	r2, [pc, #408]	; (80062cc <HAL_SPI_Init+0x200>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d002      	beq.n	800613e <HAL_SPI_Init+0x72>
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	2b08      	cmp	r3, #8
 800613c:	d811      	bhi.n	8006162 <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006142:	4a60      	ldr	r2, [pc, #384]	; (80062c4 <HAL_SPI_Init+0x1f8>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d009      	beq.n	800615c <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a5e      	ldr	r2, [pc, #376]	; (80062c8 <HAL_SPI_Init+0x1fc>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d004      	beq.n	800615c <HAL_SPI_Init+0x90>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a5d      	ldr	r2, [pc, #372]	; (80062cc <HAL_SPI_Init+0x200>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d104      	bne.n	8006166 <HAL_SPI_Init+0x9a>
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	2b10      	cmp	r3, #16
 8006160:	d901      	bls.n	8006166 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e0a9      	b.n	80062ba <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800616c:	b2db      	uxtb	r3, r3
 800616e:	2b00      	cmp	r3, #0
 8006170:	d106      	bne.n	8006180 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7fb fada 	bl	8001734 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2202      	movs	r2, #2
 8006184:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f022 0201 	bic.w	r2, r2, #1
 8006196:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	699b      	ldr	r3, [r3, #24]
 800619c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80061a0:	d119      	bne.n	80061d6 <HAL_SPI_Init+0x10a>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061aa:	d103      	bne.n	80061b4 <HAL_SPI_Init+0xe8>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d008      	beq.n	80061c6 <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d10c      	bne.n	80061d6 <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80061c4:	d107      	bne.n	80061d6 <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80061d4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	69da      	ldr	r2, [r3, #28]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061de:	431a      	orrs	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	431a      	orrs	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061e8:	ea42 0103 	orr.w	r1, r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	68da      	ldr	r2, [r3, #12]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	430a      	orrs	r2, r1
 80061f6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006200:	431a      	orrs	r2, r3
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006206:	431a      	orrs	r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	431a      	orrs	r2, r3
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	431a      	orrs	r2, r3
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	695b      	ldr	r3, [r3, #20]
 8006218:	431a      	orrs	r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	431a      	orrs	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	431a      	orrs	r2, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800622a:	431a      	orrs	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	431a      	orrs	r2, r3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006236:	ea42 0103 	orr.w	r1, r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	430a      	orrs	r2, r1
 8006244:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d113      	bne.n	8006276 <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006260:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006274:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f022 0201 	bic.w	r2, r2, #1
 8006284:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800628e:	2b00      	cmp	r3, #0
 8006290:	d00a      	beq.n	80062a8 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	430a      	orrs	r2, r1
 80062a6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3710      	adds	r7, #16
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	40013000 	.word	0x40013000
 80062c8:	40003800 	.word	0x40003800
 80062cc:	40003c00 	.word	0x40003c00

080062d0 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b08a      	sub	sp, #40	; 0x28
 80062d4:	af02      	add	r7, sp, #8
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	603b      	str	r3, [r7, #0]
 80062dc:	4613      	mov	r3, r2
 80062de:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	3320      	adds	r3, #32
 80062e6:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80062e8:	2300      	movs	r3, #0
 80062ea:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d101      	bne.n	80062fa <HAL_SPI_Transmit+0x2a>
 80062f6:	2302      	movs	r3, #2
 80062f8:	e1d7      	b.n	80066aa <HAL_SPI_Transmit+0x3da>
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2201      	movs	r2, #1
 80062fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006302:	f7fb fdff 	bl	8001f04 <HAL_GetTick>
 8006306:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800630e:	b2db      	uxtb	r3, r3
 8006310:	2b01      	cmp	r3, #1
 8006312:	d007      	beq.n	8006324 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8006314:	2302      	movs	r3, #2
 8006316:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8006320:	7efb      	ldrb	r3, [r7, #27]
 8006322:	e1c2      	b.n	80066aa <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d002      	beq.n	8006330 <HAL_SPI_Transmit+0x60>
 800632a:	88fb      	ldrh	r3, [r7, #6]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d107      	bne.n	8006340 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800633c:	7efb      	ldrb	r3, [r7, #27]
 800633e:	e1b4      	b.n	80066aa <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2203      	movs	r2, #3
 8006344:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2200      	movs	r2, #0
 800634c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	68ba      	ldr	r2, [r7, #8]
 8006354:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	88fa      	ldrh	r2, [r7, #6]
 800635a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	88fa      	ldrh	r2, [r7, #6]
 8006362:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2200      	movs	r2, #0
 800636a:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2200      	movs	r2, #0
 8006370:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2200      	movs	r2, #0
 8006386:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8006390:	d107      	bne.n	80063a2 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	685a      	ldr	r2, [r3, #4]
 80063a8:	4b96      	ldr	r3, [pc, #600]	; (8006604 <HAL_SPI_Transmit+0x334>)
 80063aa:	4013      	ands	r3, r2
 80063ac:	88f9      	ldrh	r1, [r7, #6]
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	6812      	ldr	r2, [r2, #0]
 80063b2:	430b      	orrs	r3, r1
 80063b4:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f042 0201 	orr.w	r2, r2, #1
 80063c4:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063ce:	d107      	bne.n	80063e0 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	2b0f      	cmp	r3, #15
 80063e6:	d947      	bls.n	8006478 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80063e8:	e03f      	b.n	800646a <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	695b      	ldr	r3, [r3, #20]
 80063f0:	f003 0302 	and.w	r3, r3, #2
 80063f4:	2b02      	cmp	r3, #2
 80063f6:	d114      	bne.n	8006422 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6812      	ldr	r2, [r2, #0]
 8006402:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006408:	1d1a      	adds	r2, r3, #4
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006414:	b29b      	uxth	r3, r3
 8006416:	3b01      	subs	r3, #1
 8006418:	b29a      	uxth	r2, r3
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8006420:	e023      	b.n	800646a <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006422:	f7fb fd6f 	bl	8001f04 <HAL_GetTick>
 8006426:	4602      	mov	r2, r0
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	1ad3      	subs	r3, r2, r3
 800642c:	683a      	ldr	r2, [r7, #0]
 800642e:	429a      	cmp	r2, r3
 8006430:	d803      	bhi.n	800643a <HAL_SPI_Transmit+0x16a>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006438:	d102      	bne.n	8006440 <HAL_SPI_Transmit+0x170>
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d114      	bne.n	800646a <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f000 f937 	bl	80066b4 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006454:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e11f      	b.n	80066aa <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006470:	b29b      	uxth	r3, r3
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1b9      	bne.n	80063ea <HAL_SPI_Transmit+0x11a>
 8006476:	e0f2      	b.n	800665e <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	2b07      	cmp	r3, #7
 800647e:	f240 80e7 	bls.w	8006650 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006482:	e05d      	b.n	8006540 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	695b      	ldr	r3, [r3, #20]
 800648a:	f003 0302 	and.w	r3, r3, #2
 800648e:	2b02      	cmp	r3, #2
 8006490:	d132      	bne.n	80064f8 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006498:	b29b      	uxth	r3, r3
 800649a:	2b01      	cmp	r3, #1
 800649c:	d918      	bls.n	80064d0 <HAL_SPI_Transmit+0x200>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d014      	beq.n	80064d0 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	6812      	ldr	r2, [r2, #0]
 80064b0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064b6:	1d1a      	adds	r2, r3, #4
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	3b02      	subs	r3, #2
 80064c6:	b29a      	uxth	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80064ce:	e037      	b.n	8006540 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064d4:	881a      	ldrh	r2, [r3, #0]
 80064d6:	69fb      	ldr	r3, [r7, #28]
 80064d8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064de:	1c9a      	adds	r2, r3, #2
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	3b01      	subs	r3, #1
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80064f6:	e023      	b.n	8006540 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064f8:	f7fb fd04 	bl	8001f04 <HAL_GetTick>
 80064fc:	4602      	mov	r2, r0
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	1ad3      	subs	r3, r2, r3
 8006502:	683a      	ldr	r2, [r7, #0]
 8006504:	429a      	cmp	r2, r3
 8006506:	d803      	bhi.n	8006510 <HAL_SPI_Transmit+0x240>
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800650e:	d102      	bne.n	8006516 <HAL_SPI_Transmit+0x246>
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d114      	bne.n	8006540 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006516:	68f8      	ldr	r0, [r7, #12]
 8006518:	f000 f8cc 	bl	80066b4 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2200      	movs	r2, #0
 8006520:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800652a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	e0b4      	b.n	80066aa <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006546:	b29b      	uxth	r3, r3
 8006548:	2b00      	cmp	r3, #0
 800654a:	d19b      	bne.n	8006484 <HAL_SPI_Transmit+0x1b4>
 800654c:	e087      	b.n	800665e <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	695b      	ldr	r3, [r3, #20]
 8006554:	f003 0302 	and.w	r3, r3, #2
 8006558:	2b02      	cmp	r3, #2
 800655a:	d155      	bne.n	8006608 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006562:	b29b      	uxth	r3, r3
 8006564:	2b03      	cmp	r3, #3
 8006566:	d918      	bls.n	800659a <HAL_SPI_Transmit+0x2ca>
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800656c:	2b40      	cmp	r3, #64	; 0x40
 800656e:	d914      	bls.n	800659a <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	6812      	ldr	r2, [r2, #0]
 800657a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006580:	1d1a      	adds	r2, r3, #4
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800658c:	b29b      	uxth	r3, r3
 800658e:	3b04      	subs	r3, #4
 8006590:	b29a      	uxth	r2, r3
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8006598:	e05a      	b.n	8006650 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d917      	bls.n	80065d6 <HAL_SPI_Transmit+0x306>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d013      	beq.n	80065d6 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065b2:	881a      	ldrh	r2, [r3, #0]
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065bc:	1c9a      	adds	r2, r3, #2
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	3b02      	subs	r3, #2
 80065cc:	b29a      	uxth	r2, r3
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80065d4:	e03c      	b.n	8006650 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	3320      	adds	r3, #32
 80065e0:	7812      	ldrb	r2, [r2, #0]
 80065e2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065e8:	1c5a      	adds	r2, r3, #1
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	3b01      	subs	r3, #1
 80065f8:	b29a      	uxth	r2, r3
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8006600:	e026      	b.n	8006650 <HAL_SPI_Transmit+0x380>
 8006602:	bf00      	nop
 8006604:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006608:	f7fb fc7c 	bl	8001f04 <HAL_GetTick>
 800660c:	4602      	mov	r2, r0
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	683a      	ldr	r2, [r7, #0]
 8006614:	429a      	cmp	r2, r3
 8006616:	d803      	bhi.n	8006620 <HAL_SPI_Transmit+0x350>
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800661e:	d102      	bne.n	8006626 <HAL_SPI_Transmit+0x356>
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d114      	bne.n	8006650 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006626:	68f8      	ldr	r0, [r7, #12]
 8006628:	f000 f844 	bl	80066b4 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800663a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2201      	movs	r2, #1
 8006648:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	e02c      	b.n	80066aa <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006656:	b29b      	uxth	r3, r3
 8006658:	2b00      	cmp	r3, #0
 800665a:	f47f af78 	bne.w	800654e <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	9300      	str	r3, [sp, #0]
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	2200      	movs	r2, #0
 8006666:	2108      	movs	r1, #8
 8006668:	68f8      	ldr	r0, [r7, #12]
 800666a:	f000 f8c3 	bl	80067f4 <SPI_WaitOnFlagUntilTimeout>
 800666e:	4603      	mov	r3, r0
 8006670:	2b00      	cmp	r3, #0
 8006672:	d007      	beq.n	8006684 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800667a:	f043 0220 	orr.w	r2, r3, #32
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006684:	68f8      	ldr	r0, [r7, #12]
 8006686:	f000 f815 	bl	80066b4 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2201      	movs	r2, #1
 8006696:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d001      	beq.n	80066a8 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e000      	b.n	80066aa <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 80066a8:	7efb      	ldrb	r3, [r7, #27]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3720      	adds	r7, #32
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop

080066b4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b085      	sub	sp, #20
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	699a      	ldr	r2, [r3, #24]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f042 0208 	orr.w	r2, r2, #8
 80066d2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	699a      	ldr	r2, [r3, #24]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f042 0210 	orr.w	r2, r2, #16
 80066e2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f022 0201 	bic.w	r2, r2, #1
 80066f2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	6919      	ldr	r1, [r3, #16]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	4b3c      	ldr	r3, [pc, #240]	; (80067f0 <SPI_CloseTransfer+0x13c>)
 8006700:	400b      	ands	r3, r1
 8006702:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	689a      	ldr	r2, [r3, #8]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006712:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800671a:	b2db      	uxtb	r3, r3
 800671c:	2b04      	cmp	r3, #4
 800671e:	d014      	beq.n	800674a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f003 0320 	and.w	r3, r3, #32
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00f      	beq.n	800674a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006730:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	699a      	ldr	r2, [r3, #24]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f042 0220 	orr.w	r2, r2, #32
 8006748:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8006750:	b2db      	uxtb	r3, r3
 8006752:	2b03      	cmp	r3, #3
 8006754:	d014      	beq.n	8006780 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00f      	beq.n	8006780 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006766:	f043 0204 	orr.w	r2, r3, #4
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	699a      	ldr	r2, [r3, #24]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800677e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00f      	beq.n	80067aa <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006790:	f043 0201 	orr.w	r2, r3, #1
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	699a      	ldr	r2, [r3, #24]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067a8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d00f      	beq.n	80067d4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067ba:	f043 0208 	orr.w	r2, r3, #8
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	699a      	ldr	r2, [r3, #24]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067d2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80067e4:	bf00      	nop
 80067e6:	3714      	adds	r7, #20
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr
 80067f0:	fffffc90 	.word	0xfffffc90

080067f4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	603b      	str	r3, [r7, #0]
 8006800:	4613      	mov	r3, r2
 8006802:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006804:	e010      	b.n	8006828 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006806:	f7fb fb7d 	bl	8001f04 <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	69ba      	ldr	r2, [r7, #24]
 8006812:	429a      	cmp	r2, r3
 8006814:	d803      	bhi.n	800681e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800681c:	d102      	bne.n	8006824 <SPI_WaitOnFlagUntilTimeout+0x30>
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d101      	bne.n	8006828 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e00f      	b.n	8006848 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	695a      	ldr	r2, [r3, #20]
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	4013      	ands	r3, r2
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	429a      	cmp	r2, r3
 8006836:	bf0c      	ite	eq
 8006838:	2301      	moveq	r3, #1
 800683a:	2300      	movne	r3, #0
 800683c:	b2db      	uxtb	r3, r3
 800683e:	461a      	mov	r2, r3
 8006840:	79fb      	ldrb	r3, [r7, #7]
 8006842:	429a      	cmp	r2, r3
 8006844:	d0df      	beq.n	8006806 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3710      	adds	r7, #16
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}

08006850 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8006850:	b480      	push	{r7}
 8006852:	b085      	sub	sp, #20
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800685c:	095b      	lsrs	r3, r3, #5
 800685e:	3301      	adds	r3, #1
 8006860:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	3301      	adds	r3, #1
 8006868:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	3307      	adds	r3, #7
 800686e:	08db      	lsrs	r3, r3, #3
 8006870:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	fb02 f303 	mul.w	r3, r2, r3
}
 800687a:	4618      	mov	r0, r3
 800687c:	3714      	adds	r7, #20
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr

08006886 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006886:	b580      	push	{r7, lr}
 8006888:	b082      	sub	sp, #8
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d101      	bne.n	8006898 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	e042      	b.n	800691e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d106      	bne.n	80068b0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f7fb f958 	bl	8001b60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2224      	movs	r2, #36	; 0x24
 80068b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f022 0201 	bic.w	r2, r2, #1
 80068c6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 f82d 	bl	8006928 <UART_SetConfig>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d101      	bne.n	80068d8 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	e022      	b.n	800691e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d002      	beq.n	80068e6 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 fd81 	bl	80073e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	689a      	ldr	r2, [r3, #8]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006904:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	681a      	ldr	r2, [r3, #0]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f042 0201 	orr.w	r2, r2, #1
 8006914:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 fe08 	bl	800752c <UART_CheckIdleState>
 800691c:	4603      	mov	r3, r0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3708      	adds	r7, #8
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
	...

08006928 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006928:	b5b0      	push	{r4, r5, r7, lr}
 800692a:	b08e      	sub	sp, #56	; 0x38
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006930:	2300      	movs	r3, #0
 8006932:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	689a      	ldr	r2, [r3, #8]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	691b      	ldr	r3, [r3, #16]
 800693e:	431a      	orrs	r2, r3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	695b      	ldr	r3, [r3, #20]
 8006944:	431a      	orrs	r2, r3
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	69db      	ldr	r3, [r3, #28]
 800694a:	4313      	orrs	r3, r2
 800694c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	4bbf      	ldr	r3, [pc, #764]	; (8006c54 <UART_SetConfig+0x32c>)
 8006956:	4013      	ands	r3, r2
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	6812      	ldr	r2, [r2, #0]
 800695c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800695e:	430b      	orrs	r3, r1
 8006960:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	68da      	ldr	r2, [r3, #12]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	430a      	orrs	r2, r1
 8006976:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	699b      	ldr	r3, [r3, #24]
 800697c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4ab5      	ldr	r2, [pc, #724]	; (8006c58 <UART_SetConfig+0x330>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d004      	beq.n	8006992 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6a1b      	ldr	r3, [r3, #32]
 800698c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800698e:	4313      	orrs	r3, r2
 8006990:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	689a      	ldr	r2, [r3, #8]
 8006998:	4bb0      	ldr	r3, [pc, #704]	; (8006c5c <UART_SetConfig+0x334>)
 800699a:	4013      	ands	r3, r2
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	6812      	ldr	r2, [r2, #0]
 80069a0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80069a2:	430b      	orrs	r3, r1
 80069a4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ac:	f023 010f 	bic.w	r1, r3, #15
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	430a      	orrs	r2, r1
 80069ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4aa7      	ldr	r2, [pc, #668]	; (8006c60 <UART_SetConfig+0x338>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d176      	bne.n	8006ab4 <UART_SetConfig+0x18c>
 80069c6:	4ba7      	ldr	r3, [pc, #668]	; (8006c64 <UART_SetConfig+0x33c>)
 80069c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80069ce:	2b28      	cmp	r3, #40	; 0x28
 80069d0:	d86c      	bhi.n	8006aac <UART_SetConfig+0x184>
 80069d2:	a201      	add	r2, pc, #4	; (adr r2, 80069d8 <UART_SetConfig+0xb0>)
 80069d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069d8:	08006a7d 	.word	0x08006a7d
 80069dc:	08006aad 	.word	0x08006aad
 80069e0:	08006aad 	.word	0x08006aad
 80069e4:	08006aad 	.word	0x08006aad
 80069e8:	08006aad 	.word	0x08006aad
 80069ec:	08006aad 	.word	0x08006aad
 80069f0:	08006aad 	.word	0x08006aad
 80069f4:	08006aad 	.word	0x08006aad
 80069f8:	08006a85 	.word	0x08006a85
 80069fc:	08006aad 	.word	0x08006aad
 8006a00:	08006aad 	.word	0x08006aad
 8006a04:	08006aad 	.word	0x08006aad
 8006a08:	08006aad 	.word	0x08006aad
 8006a0c:	08006aad 	.word	0x08006aad
 8006a10:	08006aad 	.word	0x08006aad
 8006a14:	08006aad 	.word	0x08006aad
 8006a18:	08006a8d 	.word	0x08006a8d
 8006a1c:	08006aad 	.word	0x08006aad
 8006a20:	08006aad 	.word	0x08006aad
 8006a24:	08006aad 	.word	0x08006aad
 8006a28:	08006aad 	.word	0x08006aad
 8006a2c:	08006aad 	.word	0x08006aad
 8006a30:	08006aad 	.word	0x08006aad
 8006a34:	08006aad 	.word	0x08006aad
 8006a38:	08006a95 	.word	0x08006a95
 8006a3c:	08006aad 	.word	0x08006aad
 8006a40:	08006aad 	.word	0x08006aad
 8006a44:	08006aad 	.word	0x08006aad
 8006a48:	08006aad 	.word	0x08006aad
 8006a4c:	08006aad 	.word	0x08006aad
 8006a50:	08006aad 	.word	0x08006aad
 8006a54:	08006aad 	.word	0x08006aad
 8006a58:	08006a9d 	.word	0x08006a9d
 8006a5c:	08006aad 	.word	0x08006aad
 8006a60:	08006aad 	.word	0x08006aad
 8006a64:	08006aad 	.word	0x08006aad
 8006a68:	08006aad 	.word	0x08006aad
 8006a6c:	08006aad 	.word	0x08006aad
 8006a70:	08006aad 	.word	0x08006aad
 8006a74:	08006aad 	.word	0x08006aad
 8006a78:	08006aa5 	.word	0x08006aa5
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a82:	e222      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006a84:	2304      	movs	r3, #4
 8006a86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a8a:	e21e      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006a8c:	2308      	movs	r3, #8
 8006a8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a92:	e21a      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006a94:	2310      	movs	r3, #16
 8006a96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a9a:	e216      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006a9c:	2320      	movs	r3, #32
 8006a9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006aa2:	e212      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006aa4:	2340      	movs	r3, #64	; 0x40
 8006aa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006aaa:	e20e      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006aac:	2380      	movs	r3, #128	; 0x80
 8006aae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ab2:	e20a      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a6b      	ldr	r2, [pc, #428]	; (8006c68 <UART_SetConfig+0x340>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d130      	bne.n	8006b20 <UART_SetConfig+0x1f8>
 8006abe:	4b69      	ldr	r3, [pc, #420]	; (8006c64 <UART_SetConfig+0x33c>)
 8006ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ac2:	f003 0307 	and.w	r3, r3, #7
 8006ac6:	2b05      	cmp	r3, #5
 8006ac8:	d826      	bhi.n	8006b18 <UART_SetConfig+0x1f0>
 8006aca:	a201      	add	r2, pc, #4	; (adr r2, 8006ad0 <UART_SetConfig+0x1a8>)
 8006acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad0:	08006ae9 	.word	0x08006ae9
 8006ad4:	08006af1 	.word	0x08006af1
 8006ad8:	08006af9 	.word	0x08006af9
 8006adc:	08006b01 	.word	0x08006b01
 8006ae0:	08006b09 	.word	0x08006b09
 8006ae4:	08006b11 	.word	0x08006b11
 8006ae8:	2300      	movs	r3, #0
 8006aea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006aee:	e1ec      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006af0:	2304      	movs	r3, #4
 8006af2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006af6:	e1e8      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006af8:	2308      	movs	r3, #8
 8006afa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006afe:	e1e4      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b00:	2310      	movs	r3, #16
 8006b02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b06:	e1e0      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b08:	2320      	movs	r3, #32
 8006b0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b0e:	e1dc      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b10:	2340      	movs	r3, #64	; 0x40
 8006b12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b16:	e1d8      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b18:	2380      	movs	r3, #128	; 0x80
 8006b1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b1e:	e1d4      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a51      	ldr	r2, [pc, #324]	; (8006c6c <UART_SetConfig+0x344>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d130      	bne.n	8006b8c <UART_SetConfig+0x264>
 8006b2a:	4b4e      	ldr	r3, [pc, #312]	; (8006c64 <UART_SetConfig+0x33c>)
 8006b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b2e:	f003 0307 	and.w	r3, r3, #7
 8006b32:	2b05      	cmp	r3, #5
 8006b34:	d826      	bhi.n	8006b84 <UART_SetConfig+0x25c>
 8006b36:	a201      	add	r2, pc, #4	; (adr r2, 8006b3c <UART_SetConfig+0x214>)
 8006b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b3c:	08006b55 	.word	0x08006b55
 8006b40:	08006b5d 	.word	0x08006b5d
 8006b44:	08006b65 	.word	0x08006b65
 8006b48:	08006b6d 	.word	0x08006b6d
 8006b4c:	08006b75 	.word	0x08006b75
 8006b50:	08006b7d 	.word	0x08006b7d
 8006b54:	2300      	movs	r3, #0
 8006b56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b5a:	e1b6      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b5c:	2304      	movs	r3, #4
 8006b5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b62:	e1b2      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b64:	2308      	movs	r3, #8
 8006b66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b6a:	e1ae      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b6c:	2310      	movs	r3, #16
 8006b6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b72:	e1aa      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b74:	2320      	movs	r3, #32
 8006b76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b7a:	e1a6      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b7c:	2340      	movs	r3, #64	; 0x40
 8006b7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b82:	e1a2      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b84:	2380      	movs	r3, #128	; 0x80
 8006b86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b8a:	e19e      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a37      	ldr	r2, [pc, #220]	; (8006c70 <UART_SetConfig+0x348>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d130      	bne.n	8006bf8 <UART_SetConfig+0x2d0>
 8006b96:	4b33      	ldr	r3, [pc, #204]	; (8006c64 <UART_SetConfig+0x33c>)
 8006b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b9a:	f003 0307 	and.w	r3, r3, #7
 8006b9e:	2b05      	cmp	r3, #5
 8006ba0:	d826      	bhi.n	8006bf0 <UART_SetConfig+0x2c8>
 8006ba2:	a201      	add	r2, pc, #4	; (adr r2, 8006ba8 <UART_SetConfig+0x280>)
 8006ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ba8:	08006bc1 	.word	0x08006bc1
 8006bac:	08006bc9 	.word	0x08006bc9
 8006bb0:	08006bd1 	.word	0x08006bd1
 8006bb4:	08006bd9 	.word	0x08006bd9
 8006bb8:	08006be1 	.word	0x08006be1
 8006bbc:	08006be9 	.word	0x08006be9
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006bc6:	e180      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006bc8:	2304      	movs	r3, #4
 8006bca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006bce:	e17c      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006bd0:	2308      	movs	r3, #8
 8006bd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006bd6:	e178      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006bd8:	2310      	movs	r3, #16
 8006bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006bde:	e174      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006be0:	2320      	movs	r3, #32
 8006be2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006be6:	e170      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006be8:	2340      	movs	r3, #64	; 0x40
 8006bea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006bee:	e16c      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006bf0:	2380      	movs	r3, #128	; 0x80
 8006bf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006bf6:	e168      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a1d      	ldr	r2, [pc, #116]	; (8006c74 <UART_SetConfig+0x34c>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d142      	bne.n	8006c88 <UART_SetConfig+0x360>
 8006c02:	4b18      	ldr	r3, [pc, #96]	; (8006c64 <UART_SetConfig+0x33c>)
 8006c04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c06:	f003 0307 	and.w	r3, r3, #7
 8006c0a:	2b05      	cmp	r3, #5
 8006c0c:	d838      	bhi.n	8006c80 <UART_SetConfig+0x358>
 8006c0e:	a201      	add	r2, pc, #4	; (adr r2, 8006c14 <UART_SetConfig+0x2ec>)
 8006c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c14:	08006c2d 	.word	0x08006c2d
 8006c18:	08006c35 	.word	0x08006c35
 8006c1c:	08006c3d 	.word	0x08006c3d
 8006c20:	08006c45 	.word	0x08006c45
 8006c24:	08006c4d 	.word	0x08006c4d
 8006c28:	08006c79 	.word	0x08006c79
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c32:	e14a      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006c34:	2304      	movs	r3, #4
 8006c36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c3a:	e146      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006c3c:	2308      	movs	r3, #8
 8006c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c42:	e142      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006c44:	2310      	movs	r3, #16
 8006c46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c4a:	e13e      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006c4c:	2320      	movs	r3, #32
 8006c4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c52:	e13a      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006c54:	cfff69f3 	.word	0xcfff69f3
 8006c58:	58000c00 	.word	0x58000c00
 8006c5c:	11fff4ff 	.word	0x11fff4ff
 8006c60:	40011000 	.word	0x40011000
 8006c64:	58024400 	.word	0x58024400
 8006c68:	40004400 	.word	0x40004400
 8006c6c:	40004800 	.word	0x40004800
 8006c70:	40004c00 	.word	0x40004c00
 8006c74:	40005000 	.word	0x40005000
 8006c78:	2340      	movs	r3, #64	; 0x40
 8006c7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c7e:	e124      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006c80:	2380      	movs	r3, #128	; 0x80
 8006c82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c86:	e120      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4acc      	ldr	r2, [pc, #816]	; (8006fc0 <UART_SetConfig+0x698>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d176      	bne.n	8006d80 <UART_SetConfig+0x458>
 8006c92:	4bcc      	ldr	r3, [pc, #816]	; (8006fc4 <UART_SetConfig+0x69c>)
 8006c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c9a:	2b28      	cmp	r3, #40	; 0x28
 8006c9c:	d86c      	bhi.n	8006d78 <UART_SetConfig+0x450>
 8006c9e:	a201      	add	r2, pc, #4	; (adr r2, 8006ca4 <UART_SetConfig+0x37c>)
 8006ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca4:	08006d49 	.word	0x08006d49
 8006ca8:	08006d79 	.word	0x08006d79
 8006cac:	08006d79 	.word	0x08006d79
 8006cb0:	08006d79 	.word	0x08006d79
 8006cb4:	08006d79 	.word	0x08006d79
 8006cb8:	08006d79 	.word	0x08006d79
 8006cbc:	08006d79 	.word	0x08006d79
 8006cc0:	08006d79 	.word	0x08006d79
 8006cc4:	08006d51 	.word	0x08006d51
 8006cc8:	08006d79 	.word	0x08006d79
 8006ccc:	08006d79 	.word	0x08006d79
 8006cd0:	08006d79 	.word	0x08006d79
 8006cd4:	08006d79 	.word	0x08006d79
 8006cd8:	08006d79 	.word	0x08006d79
 8006cdc:	08006d79 	.word	0x08006d79
 8006ce0:	08006d79 	.word	0x08006d79
 8006ce4:	08006d59 	.word	0x08006d59
 8006ce8:	08006d79 	.word	0x08006d79
 8006cec:	08006d79 	.word	0x08006d79
 8006cf0:	08006d79 	.word	0x08006d79
 8006cf4:	08006d79 	.word	0x08006d79
 8006cf8:	08006d79 	.word	0x08006d79
 8006cfc:	08006d79 	.word	0x08006d79
 8006d00:	08006d79 	.word	0x08006d79
 8006d04:	08006d61 	.word	0x08006d61
 8006d08:	08006d79 	.word	0x08006d79
 8006d0c:	08006d79 	.word	0x08006d79
 8006d10:	08006d79 	.word	0x08006d79
 8006d14:	08006d79 	.word	0x08006d79
 8006d18:	08006d79 	.word	0x08006d79
 8006d1c:	08006d79 	.word	0x08006d79
 8006d20:	08006d79 	.word	0x08006d79
 8006d24:	08006d69 	.word	0x08006d69
 8006d28:	08006d79 	.word	0x08006d79
 8006d2c:	08006d79 	.word	0x08006d79
 8006d30:	08006d79 	.word	0x08006d79
 8006d34:	08006d79 	.word	0x08006d79
 8006d38:	08006d79 	.word	0x08006d79
 8006d3c:	08006d79 	.word	0x08006d79
 8006d40:	08006d79 	.word	0x08006d79
 8006d44:	08006d71 	.word	0x08006d71
 8006d48:	2301      	movs	r3, #1
 8006d4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d4e:	e0bc      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006d50:	2304      	movs	r3, #4
 8006d52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d56:	e0b8      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006d58:	2308      	movs	r3, #8
 8006d5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d5e:	e0b4      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006d60:	2310      	movs	r3, #16
 8006d62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d66:	e0b0      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006d68:	2320      	movs	r3, #32
 8006d6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d6e:	e0ac      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006d70:	2340      	movs	r3, #64	; 0x40
 8006d72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d76:	e0a8      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006d78:	2380      	movs	r3, #128	; 0x80
 8006d7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d7e:	e0a4      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a90      	ldr	r2, [pc, #576]	; (8006fc8 <UART_SetConfig+0x6a0>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d130      	bne.n	8006dec <UART_SetConfig+0x4c4>
 8006d8a:	4b8e      	ldr	r3, [pc, #568]	; (8006fc4 <UART_SetConfig+0x69c>)
 8006d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d8e:	f003 0307 	and.w	r3, r3, #7
 8006d92:	2b05      	cmp	r3, #5
 8006d94:	d826      	bhi.n	8006de4 <UART_SetConfig+0x4bc>
 8006d96:	a201      	add	r2, pc, #4	; (adr r2, 8006d9c <UART_SetConfig+0x474>)
 8006d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d9c:	08006db5 	.word	0x08006db5
 8006da0:	08006dbd 	.word	0x08006dbd
 8006da4:	08006dc5 	.word	0x08006dc5
 8006da8:	08006dcd 	.word	0x08006dcd
 8006dac:	08006dd5 	.word	0x08006dd5
 8006db0:	08006ddd 	.word	0x08006ddd
 8006db4:	2300      	movs	r3, #0
 8006db6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006dba:	e086      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006dbc:	2304      	movs	r3, #4
 8006dbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006dc2:	e082      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006dc4:	2308      	movs	r3, #8
 8006dc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006dca:	e07e      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006dcc:	2310      	movs	r3, #16
 8006dce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006dd2:	e07a      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006dd4:	2320      	movs	r3, #32
 8006dd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006dda:	e076      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006ddc:	2340      	movs	r3, #64	; 0x40
 8006dde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006de2:	e072      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006de4:	2380      	movs	r3, #128	; 0x80
 8006de6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006dea:	e06e      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a76      	ldr	r2, [pc, #472]	; (8006fcc <UART_SetConfig+0x6a4>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d130      	bne.n	8006e58 <UART_SetConfig+0x530>
 8006df6:	4b73      	ldr	r3, [pc, #460]	; (8006fc4 <UART_SetConfig+0x69c>)
 8006df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dfa:	f003 0307 	and.w	r3, r3, #7
 8006dfe:	2b05      	cmp	r3, #5
 8006e00:	d826      	bhi.n	8006e50 <UART_SetConfig+0x528>
 8006e02:	a201      	add	r2, pc, #4	; (adr r2, 8006e08 <UART_SetConfig+0x4e0>)
 8006e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e08:	08006e21 	.word	0x08006e21
 8006e0c:	08006e29 	.word	0x08006e29
 8006e10:	08006e31 	.word	0x08006e31
 8006e14:	08006e39 	.word	0x08006e39
 8006e18:	08006e41 	.word	0x08006e41
 8006e1c:	08006e49 	.word	0x08006e49
 8006e20:	2300      	movs	r3, #0
 8006e22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e26:	e050      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006e28:	2304      	movs	r3, #4
 8006e2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e2e:	e04c      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006e30:	2308      	movs	r3, #8
 8006e32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e36:	e048      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006e38:	2310      	movs	r3, #16
 8006e3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e3e:	e044      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006e40:	2320      	movs	r3, #32
 8006e42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e46:	e040      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006e48:	2340      	movs	r3, #64	; 0x40
 8006e4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e4e:	e03c      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006e50:	2380      	movs	r3, #128	; 0x80
 8006e52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e56:	e038      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a5c      	ldr	r2, [pc, #368]	; (8006fd0 <UART_SetConfig+0x6a8>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d130      	bne.n	8006ec4 <UART_SetConfig+0x59c>
 8006e62:	4b58      	ldr	r3, [pc, #352]	; (8006fc4 <UART_SetConfig+0x69c>)
 8006e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e66:	f003 0307 	and.w	r3, r3, #7
 8006e6a:	2b05      	cmp	r3, #5
 8006e6c:	d826      	bhi.n	8006ebc <UART_SetConfig+0x594>
 8006e6e:	a201      	add	r2, pc, #4	; (adr r2, 8006e74 <UART_SetConfig+0x54c>)
 8006e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e74:	08006e8d 	.word	0x08006e8d
 8006e78:	08006e95 	.word	0x08006e95
 8006e7c:	08006e9d 	.word	0x08006e9d
 8006e80:	08006ea5 	.word	0x08006ea5
 8006e84:	08006ead 	.word	0x08006ead
 8006e88:	08006eb5 	.word	0x08006eb5
 8006e8c:	2302      	movs	r3, #2
 8006e8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e92:	e01a      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006e94:	2304      	movs	r3, #4
 8006e96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e9a:	e016      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006e9c:	2308      	movs	r3, #8
 8006e9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ea2:	e012      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006ea4:	2310      	movs	r3, #16
 8006ea6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006eaa:	e00e      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006eac:	2320      	movs	r3, #32
 8006eae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006eb2:	e00a      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006eb4:	2340      	movs	r3, #64	; 0x40
 8006eb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006eba:	e006      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006ebc:	2380      	movs	r3, #128	; 0x80
 8006ebe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ec2:	e002      	b.n	8006eca <UART_SetConfig+0x5a2>
 8006ec4:	2380      	movs	r3, #128	; 0x80
 8006ec6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a40      	ldr	r2, [pc, #256]	; (8006fd0 <UART_SetConfig+0x6a8>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	f040 80ef 	bne.w	80070b4 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006ed6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006eda:	2b20      	cmp	r3, #32
 8006edc:	dc46      	bgt.n	8006f6c <UART_SetConfig+0x644>
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	f2c0 8081 	blt.w	8006fe6 <UART_SetConfig+0x6be>
 8006ee4:	3b02      	subs	r3, #2
 8006ee6:	2b1e      	cmp	r3, #30
 8006ee8:	d87d      	bhi.n	8006fe6 <UART_SetConfig+0x6be>
 8006eea:	a201      	add	r2, pc, #4	; (adr r2, 8006ef0 <UART_SetConfig+0x5c8>)
 8006eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef0:	08006f73 	.word	0x08006f73
 8006ef4:	08006fe7 	.word	0x08006fe7
 8006ef8:	08006f7b 	.word	0x08006f7b
 8006efc:	08006fe7 	.word	0x08006fe7
 8006f00:	08006fe7 	.word	0x08006fe7
 8006f04:	08006fe7 	.word	0x08006fe7
 8006f08:	08006f8b 	.word	0x08006f8b
 8006f0c:	08006fe7 	.word	0x08006fe7
 8006f10:	08006fe7 	.word	0x08006fe7
 8006f14:	08006fe7 	.word	0x08006fe7
 8006f18:	08006fe7 	.word	0x08006fe7
 8006f1c:	08006fe7 	.word	0x08006fe7
 8006f20:	08006fe7 	.word	0x08006fe7
 8006f24:	08006fe7 	.word	0x08006fe7
 8006f28:	08006f9b 	.word	0x08006f9b
 8006f2c:	08006fe7 	.word	0x08006fe7
 8006f30:	08006fe7 	.word	0x08006fe7
 8006f34:	08006fe7 	.word	0x08006fe7
 8006f38:	08006fe7 	.word	0x08006fe7
 8006f3c:	08006fe7 	.word	0x08006fe7
 8006f40:	08006fe7 	.word	0x08006fe7
 8006f44:	08006fe7 	.word	0x08006fe7
 8006f48:	08006fe7 	.word	0x08006fe7
 8006f4c:	08006fe7 	.word	0x08006fe7
 8006f50:	08006fe7 	.word	0x08006fe7
 8006f54:	08006fe7 	.word	0x08006fe7
 8006f58:	08006fe7 	.word	0x08006fe7
 8006f5c:	08006fe7 	.word	0x08006fe7
 8006f60:	08006fe7 	.word	0x08006fe7
 8006f64:	08006fe7 	.word	0x08006fe7
 8006f68:	08006fd9 	.word	0x08006fd9
 8006f6c:	2b40      	cmp	r3, #64	; 0x40
 8006f6e:	d036      	beq.n	8006fde <UART_SetConfig+0x6b6>
 8006f70:	e039      	b.n	8006fe6 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006f72:	f7fe fc89 	bl	8005888 <HAL_RCCEx_GetD3PCLK1Freq>
 8006f76:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006f78:	e03b      	b.n	8006ff2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f7a:	f107 0314 	add.w	r3, r7, #20
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f7fe fc98 	bl	80058b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006f88:	e033      	b.n	8006ff2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f8a:	f107 0308 	add.w	r3, r7, #8
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f7fe fde4 	bl	8005b5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006f98:	e02b      	b.n	8006ff2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f9a:	4b0a      	ldr	r3, [pc, #40]	; (8006fc4 <UART_SetConfig+0x69c>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0320 	and.w	r3, r3, #32
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d009      	beq.n	8006fba <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006fa6:	4b07      	ldr	r3, [pc, #28]	; (8006fc4 <UART_SetConfig+0x69c>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	08db      	lsrs	r3, r3, #3
 8006fac:	f003 0303 	and.w	r3, r3, #3
 8006fb0:	4a08      	ldr	r2, [pc, #32]	; (8006fd4 <UART_SetConfig+0x6ac>)
 8006fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8006fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006fb8:	e01b      	b.n	8006ff2 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8006fba:	4b06      	ldr	r3, [pc, #24]	; (8006fd4 <UART_SetConfig+0x6ac>)
 8006fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fbe:	e018      	b.n	8006ff2 <UART_SetConfig+0x6ca>
 8006fc0:	40011400 	.word	0x40011400
 8006fc4:	58024400 	.word	0x58024400
 8006fc8:	40007800 	.word	0x40007800
 8006fcc:	40007c00 	.word	0x40007c00
 8006fd0:	58000c00 	.word	0x58000c00
 8006fd4:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006fd8:	4bc4      	ldr	r3, [pc, #784]	; (80072ec <UART_SetConfig+0x9c4>)
 8006fda:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fdc:	e009      	b.n	8006ff2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fe4:	e005      	b.n	8006ff2 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006ff0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f000 81da 	beq.w	80073ae <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffe:	4abc      	ldr	r2, [pc, #752]	; (80072f0 <UART_SetConfig+0x9c8>)
 8007000:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007004:	461a      	mov	r2, r3
 8007006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007008:	fbb3 f3f2 	udiv	r3, r3, r2
 800700c:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	685a      	ldr	r2, [r3, #4]
 8007012:	4613      	mov	r3, r2
 8007014:	005b      	lsls	r3, r3, #1
 8007016:	4413      	add	r3, r2
 8007018:	6a3a      	ldr	r2, [r7, #32]
 800701a:	429a      	cmp	r2, r3
 800701c:	d305      	bcc.n	800702a <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007024:	6a3a      	ldr	r2, [r7, #32]
 8007026:	429a      	cmp	r2, r3
 8007028:	d903      	bls.n	8007032 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8007030:	e1bd      	b.n	80073ae <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007034:	4618      	mov	r0, r3
 8007036:	f04f 0100 	mov.w	r1, #0
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800703e:	4aac      	ldr	r2, [pc, #688]	; (80072f0 <UART_SetConfig+0x9c8>)
 8007040:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007044:	b29a      	uxth	r2, r3
 8007046:	f04f 0300 	mov.w	r3, #0
 800704a:	f7f9 fb6d 	bl	8000728 <__aeabi_uldivmod>
 800704e:	4602      	mov	r2, r0
 8007050:	460b      	mov	r3, r1
 8007052:	4610      	mov	r0, r2
 8007054:	4619      	mov	r1, r3
 8007056:	f04f 0200 	mov.w	r2, #0
 800705a:	f04f 0300 	mov.w	r3, #0
 800705e:	020b      	lsls	r3, r1, #8
 8007060:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007064:	0202      	lsls	r2, r0, #8
 8007066:	6879      	ldr	r1, [r7, #4]
 8007068:	6849      	ldr	r1, [r1, #4]
 800706a:	0849      	lsrs	r1, r1, #1
 800706c:	4608      	mov	r0, r1
 800706e:	f04f 0100 	mov.w	r1, #0
 8007072:	1814      	adds	r4, r2, r0
 8007074:	eb43 0501 	adc.w	r5, r3, r1
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	461a      	mov	r2, r3
 800707e:	f04f 0300 	mov.w	r3, #0
 8007082:	4620      	mov	r0, r4
 8007084:	4629      	mov	r1, r5
 8007086:	f7f9 fb4f 	bl	8000728 <__aeabi_uldivmod>
 800708a:	4602      	mov	r2, r0
 800708c:	460b      	mov	r3, r1
 800708e:	4613      	mov	r3, r2
 8007090:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007094:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007098:	d308      	bcc.n	80070ac <UART_SetConfig+0x784>
 800709a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800709c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070a0:	d204      	bcs.n	80070ac <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070a8:	60da      	str	r2, [r3, #12]
 80070aa:	e180      	b.n	80073ae <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80070b2:	e17c      	b.n	80073ae <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	69db      	ldr	r3, [r3, #28]
 80070b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070bc:	f040 80bf 	bne.w	800723e <UART_SetConfig+0x916>
  {
    switch (clocksource)
 80070c0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80070c4:	2b20      	cmp	r3, #32
 80070c6:	dc49      	bgt.n	800715c <UART_SetConfig+0x834>
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	db7c      	blt.n	80071c6 <UART_SetConfig+0x89e>
 80070cc:	2b20      	cmp	r3, #32
 80070ce:	d87a      	bhi.n	80071c6 <UART_SetConfig+0x89e>
 80070d0:	a201      	add	r2, pc, #4	; (adr r2, 80070d8 <UART_SetConfig+0x7b0>)
 80070d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d6:	bf00      	nop
 80070d8:	08007163 	.word	0x08007163
 80070dc:	0800716b 	.word	0x0800716b
 80070e0:	080071c7 	.word	0x080071c7
 80070e4:	080071c7 	.word	0x080071c7
 80070e8:	08007173 	.word	0x08007173
 80070ec:	080071c7 	.word	0x080071c7
 80070f0:	080071c7 	.word	0x080071c7
 80070f4:	080071c7 	.word	0x080071c7
 80070f8:	08007183 	.word	0x08007183
 80070fc:	080071c7 	.word	0x080071c7
 8007100:	080071c7 	.word	0x080071c7
 8007104:	080071c7 	.word	0x080071c7
 8007108:	080071c7 	.word	0x080071c7
 800710c:	080071c7 	.word	0x080071c7
 8007110:	080071c7 	.word	0x080071c7
 8007114:	080071c7 	.word	0x080071c7
 8007118:	08007193 	.word	0x08007193
 800711c:	080071c7 	.word	0x080071c7
 8007120:	080071c7 	.word	0x080071c7
 8007124:	080071c7 	.word	0x080071c7
 8007128:	080071c7 	.word	0x080071c7
 800712c:	080071c7 	.word	0x080071c7
 8007130:	080071c7 	.word	0x080071c7
 8007134:	080071c7 	.word	0x080071c7
 8007138:	080071c7 	.word	0x080071c7
 800713c:	080071c7 	.word	0x080071c7
 8007140:	080071c7 	.word	0x080071c7
 8007144:	080071c7 	.word	0x080071c7
 8007148:	080071c7 	.word	0x080071c7
 800714c:	080071c7 	.word	0x080071c7
 8007150:	080071c7 	.word	0x080071c7
 8007154:	080071c7 	.word	0x080071c7
 8007158:	080071b9 	.word	0x080071b9
 800715c:	2b40      	cmp	r3, #64	; 0x40
 800715e:	d02e      	beq.n	80071be <UART_SetConfig+0x896>
 8007160:	e031      	b.n	80071c6 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007162:	f7fd fc25 	bl	80049b0 <HAL_RCC_GetPCLK1Freq>
 8007166:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8007168:	e033      	b.n	80071d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800716a:	f7fd fc37 	bl	80049dc <HAL_RCC_GetPCLK2Freq>
 800716e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8007170:	e02f      	b.n	80071d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007172:	f107 0314 	add.w	r3, r7, #20
 8007176:	4618      	mov	r0, r3
 8007178:	f7fe fb9c 	bl	80058b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007180:	e027      	b.n	80071d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007182:	f107 0308 	add.w	r3, r7, #8
 8007186:	4618      	mov	r0, r3
 8007188:	f7fe fce8 	bl	8005b5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007190:	e01f      	b.n	80071d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007192:	4b58      	ldr	r3, [pc, #352]	; (80072f4 <UART_SetConfig+0x9cc>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f003 0320 	and.w	r3, r3, #32
 800719a:	2b00      	cmp	r3, #0
 800719c:	d009      	beq.n	80071b2 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800719e:	4b55      	ldr	r3, [pc, #340]	; (80072f4 <UART_SetConfig+0x9cc>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	08db      	lsrs	r3, r3, #3
 80071a4:	f003 0303 	and.w	r3, r3, #3
 80071a8:	4a53      	ldr	r2, [pc, #332]	; (80072f8 <UART_SetConfig+0x9d0>)
 80071aa:	fa22 f303 	lsr.w	r3, r2, r3
 80071ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80071b0:	e00f      	b.n	80071d2 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 80071b2:	4b51      	ldr	r3, [pc, #324]	; (80072f8 <UART_SetConfig+0x9d0>)
 80071b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80071b6:	e00c      	b.n	80071d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80071b8:	4b4c      	ldr	r3, [pc, #304]	; (80072ec <UART_SetConfig+0x9c4>)
 80071ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80071bc:	e009      	b.n	80071d2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80071c4:	e005      	b.n	80071d2 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 80071c6:	2300      	movs	r3, #0
 80071c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80071d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f000 80ea 	beq.w	80073ae <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071de:	4a44      	ldr	r2, [pc, #272]	; (80072f0 <UART_SetConfig+0x9c8>)
 80071e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071e4:	461a      	mov	r2, r3
 80071e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80071ec:	005a      	lsls	r2, r3, #1
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	085b      	lsrs	r3, r3, #1
 80071f4:	441a      	add	r2, r3
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80071fe:	b29b      	uxth	r3, r3
 8007200:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007204:	2b0f      	cmp	r3, #15
 8007206:	d916      	bls.n	8007236 <UART_SetConfig+0x90e>
 8007208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800720a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800720e:	d212      	bcs.n	8007236 <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007212:	b29b      	uxth	r3, r3
 8007214:	f023 030f 	bic.w	r3, r3, #15
 8007218:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800721a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800721c:	085b      	lsrs	r3, r3, #1
 800721e:	b29b      	uxth	r3, r3
 8007220:	f003 0307 	and.w	r3, r3, #7
 8007224:	b29a      	uxth	r2, r3
 8007226:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007228:	4313      	orrs	r3, r2
 800722a:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007232:	60da      	str	r2, [r3, #12]
 8007234:	e0bb      	b.n	80073ae <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800723c:	e0b7      	b.n	80073ae <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800723e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007242:	2b20      	cmp	r3, #32
 8007244:	dc4a      	bgt.n	80072dc <UART_SetConfig+0x9b4>
 8007246:	2b00      	cmp	r3, #0
 8007248:	f2c0 8086 	blt.w	8007358 <UART_SetConfig+0xa30>
 800724c:	2b20      	cmp	r3, #32
 800724e:	f200 8083 	bhi.w	8007358 <UART_SetConfig+0xa30>
 8007252:	a201      	add	r2, pc, #4	; (adr r2, 8007258 <UART_SetConfig+0x930>)
 8007254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007258:	080072e3 	.word	0x080072e3
 800725c:	080072fd 	.word	0x080072fd
 8007260:	08007359 	.word	0x08007359
 8007264:	08007359 	.word	0x08007359
 8007268:	08007305 	.word	0x08007305
 800726c:	08007359 	.word	0x08007359
 8007270:	08007359 	.word	0x08007359
 8007274:	08007359 	.word	0x08007359
 8007278:	08007315 	.word	0x08007315
 800727c:	08007359 	.word	0x08007359
 8007280:	08007359 	.word	0x08007359
 8007284:	08007359 	.word	0x08007359
 8007288:	08007359 	.word	0x08007359
 800728c:	08007359 	.word	0x08007359
 8007290:	08007359 	.word	0x08007359
 8007294:	08007359 	.word	0x08007359
 8007298:	08007325 	.word	0x08007325
 800729c:	08007359 	.word	0x08007359
 80072a0:	08007359 	.word	0x08007359
 80072a4:	08007359 	.word	0x08007359
 80072a8:	08007359 	.word	0x08007359
 80072ac:	08007359 	.word	0x08007359
 80072b0:	08007359 	.word	0x08007359
 80072b4:	08007359 	.word	0x08007359
 80072b8:	08007359 	.word	0x08007359
 80072bc:	08007359 	.word	0x08007359
 80072c0:	08007359 	.word	0x08007359
 80072c4:	08007359 	.word	0x08007359
 80072c8:	08007359 	.word	0x08007359
 80072cc:	08007359 	.word	0x08007359
 80072d0:	08007359 	.word	0x08007359
 80072d4:	08007359 	.word	0x08007359
 80072d8:	0800734b 	.word	0x0800734b
 80072dc:	2b40      	cmp	r3, #64	; 0x40
 80072de:	d037      	beq.n	8007350 <UART_SetConfig+0xa28>
 80072e0:	e03a      	b.n	8007358 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072e2:	f7fd fb65 	bl	80049b0 <HAL_RCC_GetPCLK1Freq>
 80072e6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80072e8:	e03c      	b.n	8007364 <UART_SetConfig+0xa3c>
 80072ea:	bf00      	nop
 80072ec:	003d0900 	.word	0x003d0900
 80072f0:	08011608 	.word	0x08011608
 80072f4:	58024400 	.word	0x58024400
 80072f8:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072fc:	f7fd fb6e 	bl	80049dc <HAL_RCC_GetPCLK2Freq>
 8007300:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8007302:	e02f      	b.n	8007364 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007304:	f107 0314 	add.w	r3, r7, #20
 8007308:	4618      	mov	r0, r3
 800730a:	f7fe fad3 	bl	80058b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007312:	e027      	b.n	8007364 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007314:	f107 0308 	add.w	r3, r7, #8
 8007318:	4618      	mov	r0, r3
 800731a:	f7fe fc1f 	bl	8005b5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007322:	e01f      	b.n	8007364 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007324:	4b2c      	ldr	r3, [pc, #176]	; (80073d8 <UART_SetConfig+0xab0>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f003 0320 	and.w	r3, r3, #32
 800732c:	2b00      	cmp	r3, #0
 800732e:	d009      	beq.n	8007344 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007330:	4b29      	ldr	r3, [pc, #164]	; (80073d8 <UART_SetConfig+0xab0>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	08db      	lsrs	r3, r3, #3
 8007336:	f003 0303 	and.w	r3, r3, #3
 800733a:	4a28      	ldr	r2, [pc, #160]	; (80073dc <UART_SetConfig+0xab4>)
 800733c:	fa22 f303 	lsr.w	r3, r2, r3
 8007340:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007342:	e00f      	b.n	8007364 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 8007344:	4b25      	ldr	r3, [pc, #148]	; (80073dc <UART_SetConfig+0xab4>)
 8007346:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007348:	e00c      	b.n	8007364 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800734a:	4b25      	ldr	r3, [pc, #148]	; (80073e0 <UART_SetConfig+0xab8>)
 800734c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800734e:	e009      	b.n	8007364 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007350:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007354:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007356:	e005      	b.n	8007364 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 8007358:	2300      	movs	r3, #0
 800735a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8007362:	bf00      	nop
    }

    if (pclk != 0U)
 8007364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007366:	2b00      	cmp	r3, #0
 8007368:	d021      	beq.n	80073ae <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736e:	4a1d      	ldr	r2, [pc, #116]	; (80073e4 <UART_SetConfig+0xabc>)
 8007370:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007374:	461a      	mov	r2, r3
 8007376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007378:	fbb3 f2f2 	udiv	r2, r3, r2
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	085b      	lsrs	r3, r3, #1
 8007382:	441a      	add	r2, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	fbb2 f3f3 	udiv	r3, r2, r3
 800738c:	b29b      	uxth	r3, r3
 800738e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007392:	2b0f      	cmp	r3, #15
 8007394:	d908      	bls.n	80073a8 <UART_SetConfig+0xa80>
 8007396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800739c:	d204      	bcs.n	80073a8 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073a4:	60da      	str	r2, [r3, #12]
 80073a6:	e002      	b.n	80073ae <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2201      	movs	r2, #1
 80073b2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2201      	movs	r2, #1
 80073ba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80073ca:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3738      	adds	r7, #56	; 0x38
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bdb0      	pop	{r4, r5, r7, pc}
 80073d6:	bf00      	nop
 80073d8:	58024400 	.word	0x58024400
 80073dc:	03d09000 	.word	0x03d09000
 80073e0:	003d0900 	.word	0x003d0900
 80073e4:	08011608 	.word	0x08011608

080073e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f4:	f003 0301 	and.w	r3, r3, #1
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d00a      	beq.n	8007412 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	430a      	orrs	r2, r1
 8007410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007416:	f003 0302 	and.w	r3, r3, #2
 800741a:	2b00      	cmp	r3, #0
 800741c:	d00a      	beq.n	8007434 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	430a      	orrs	r2, r1
 8007432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007438:	f003 0304 	and.w	r3, r3, #4
 800743c:	2b00      	cmp	r3, #0
 800743e:	d00a      	beq.n	8007456 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	430a      	orrs	r2, r1
 8007454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800745a:	f003 0308 	and.w	r3, r3, #8
 800745e:	2b00      	cmp	r3, #0
 8007460:	d00a      	beq.n	8007478 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	430a      	orrs	r2, r1
 8007476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800747c:	f003 0310 	and.w	r3, r3, #16
 8007480:	2b00      	cmp	r3, #0
 8007482:	d00a      	beq.n	800749a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	430a      	orrs	r2, r1
 8007498:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800749e:	f003 0320 	and.w	r3, r3, #32
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d00a      	beq.n	80074bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	430a      	orrs	r2, r1
 80074ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d01a      	beq.n	80074fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	430a      	orrs	r2, r1
 80074dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074e6:	d10a      	bne.n	80074fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	430a      	orrs	r2, r1
 80074fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00a      	beq.n	8007520 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	430a      	orrs	r2, r1
 800751e:	605a      	str	r2, [r3, #4]
  }
}
 8007520:	bf00      	nop
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af02      	add	r7, sp, #8
 8007532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2200      	movs	r2, #0
 8007538:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800753c:	f7fa fce2 	bl	8001f04 <HAL_GetTick>
 8007540:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 0308 	and.w	r3, r3, #8
 800754c:	2b08      	cmp	r3, #8
 800754e:	d10e      	bne.n	800756e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007550:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007554:	9300      	str	r3, [sp, #0]
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2200      	movs	r2, #0
 800755a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 f82f 	bl	80075c2 <UART_WaitOnFlagUntilTimeout>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d001      	beq.n	800756e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800756a:	2303      	movs	r3, #3
 800756c:	e025      	b.n	80075ba <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 0304 	and.w	r3, r3, #4
 8007578:	2b04      	cmp	r3, #4
 800757a:	d10e      	bne.n	800759a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800757c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007580:	9300      	str	r3, [sp, #0]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 f819 	bl	80075c2 <UART_WaitOnFlagUntilTimeout>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d001      	beq.n	800759a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e00f      	b.n	80075ba <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2220      	movs	r2, #32
 800759e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2220      	movs	r2, #32
 80075a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2200      	movs	r2, #0
 80075b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3710      	adds	r7, #16
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}

080075c2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075c2:	b580      	push	{r7, lr}
 80075c4:	b084      	sub	sp, #16
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	60f8      	str	r0, [r7, #12]
 80075ca:	60b9      	str	r1, [r7, #8]
 80075cc:	603b      	str	r3, [r7, #0]
 80075ce:	4613      	mov	r3, r2
 80075d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075d2:	e062      	b.n	800769a <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075d4:	69bb      	ldr	r3, [r7, #24]
 80075d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075da:	d05e      	beq.n	800769a <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075dc:	f7fa fc92 	bl	8001f04 <HAL_GetTick>
 80075e0:	4602      	mov	r2, r0
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	1ad3      	subs	r3, r2, r3
 80075e6:	69ba      	ldr	r2, [r7, #24]
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d302      	bcc.n	80075f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d11d      	bne.n	800762e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007600:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	689a      	ldr	r2, [r3, #8]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f022 0201 	bic.w	r2, r2, #1
 8007610:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2220      	movs	r2, #32
 8007616:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2220      	movs	r2, #32
 800761e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2200      	movs	r2, #0
 8007626:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800762a:	2303      	movs	r3, #3
 800762c:	e045      	b.n	80076ba <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f003 0304 	and.w	r3, r3, #4
 8007638:	2b00      	cmp	r3, #0
 800763a:	d02e      	beq.n	800769a <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	69db      	ldr	r3, [r3, #28]
 8007642:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007646:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800764a:	d126      	bne.n	800769a <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007654:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007664:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	689a      	ldr	r2, [r3, #8]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f022 0201 	bic.w	r2, r2, #1
 8007674:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2220      	movs	r2, #32
 800767a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2220      	movs	r2, #32
 8007682:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2220      	movs	r2, #32
 800768a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e00f      	b.n	80076ba <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	69da      	ldr	r2, [r3, #28]
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	4013      	ands	r3, r2
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	bf0c      	ite	eq
 80076aa:	2301      	moveq	r3, #1
 80076ac:	2300      	movne	r3, #0
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	461a      	mov	r2, r3
 80076b2:	79fb      	ldrb	r3, [r7, #7]
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d08d      	beq.n	80075d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80076c2:	b480      	push	{r7}
 80076c4:	b085      	sub	sp, #20
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d101      	bne.n	80076d8 <HAL_UARTEx_DisableFifoMode+0x16>
 80076d4:	2302      	movs	r3, #2
 80076d6:	e027      	b.n	8007728 <HAL_UARTEx_DisableFifoMode+0x66>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2224      	movs	r2, #36	; 0x24
 80076e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f022 0201 	bic.w	r2, r2, #1
 80076fe:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007706:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2200      	movs	r2, #0
 800770c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68fa      	ldr	r2, [r7, #12]
 8007714:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2220      	movs	r2, #32
 800771a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007726:	2300      	movs	r3, #0
}
 8007728:	4618      	mov	r0, r3
 800772a:	3714      	adds	r7, #20
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr

08007734 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007744:	2b01      	cmp	r3, #1
 8007746:	d101      	bne.n	800774c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007748:	2302      	movs	r3, #2
 800774a:	e02d      	b.n	80077a8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2224      	movs	r2, #36	; 0x24
 8007758:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f022 0201 	bic.w	r2, r2, #1
 8007772:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	683a      	ldr	r2, [r7, #0]
 8007784:	430a      	orrs	r2, r1
 8007786:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 f84f 	bl	800782c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2220      	movs	r2, #32
 800779a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80077a6:	2300      	movs	r3, #0
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3710      	adds	r7, #16
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}

080077b0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d101      	bne.n	80077c8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80077c4:	2302      	movs	r3, #2
 80077c6:	e02d      	b.n	8007824 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2224      	movs	r2, #36	; 0x24
 80077d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f022 0201 	bic.w	r2, r2, #1
 80077ee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	683a      	ldr	r2, [r7, #0]
 8007800:	430a      	orrs	r2, r1
 8007802:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f000 f811 	bl	800782c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	68fa      	ldr	r2, [r7, #12]
 8007810:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2220      	movs	r2, #32
 8007816:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007822:	2300      	movs	r3, #0
}
 8007824:	4618      	mov	r0, r3
 8007826:	3710      	adds	r7, #16
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}

0800782c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007838:	2b00      	cmp	r3, #0
 800783a:	d108      	bne.n	800784e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2201      	movs	r2, #1
 8007840:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800784c:	e031      	b.n	80078b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800784e:	2310      	movs	r3, #16
 8007850:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007852:	2310      	movs	r3, #16
 8007854:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	0e5b      	lsrs	r3, r3, #25
 800785e:	b2db      	uxtb	r3, r3
 8007860:	f003 0307 	and.w	r3, r3, #7
 8007864:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	0f5b      	lsrs	r3, r3, #29
 800786e:	b2db      	uxtb	r3, r3
 8007870:	f003 0307 	and.w	r3, r3, #7
 8007874:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007876:	7bbb      	ldrb	r3, [r7, #14]
 8007878:	7b3a      	ldrb	r2, [r7, #12]
 800787a:	4911      	ldr	r1, [pc, #68]	; (80078c0 <UARTEx_SetNbDataToProcess+0x94>)
 800787c:	5c8a      	ldrb	r2, [r1, r2]
 800787e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007882:	7b3a      	ldrb	r2, [r7, #12]
 8007884:	490f      	ldr	r1, [pc, #60]	; (80078c4 <UARTEx_SetNbDataToProcess+0x98>)
 8007886:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007888:	fb93 f3f2 	sdiv	r3, r3, r2
 800788c:	b29a      	uxth	r2, r3
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007894:	7bfb      	ldrb	r3, [r7, #15]
 8007896:	7b7a      	ldrb	r2, [r7, #13]
 8007898:	4909      	ldr	r1, [pc, #36]	; (80078c0 <UARTEx_SetNbDataToProcess+0x94>)
 800789a:	5c8a      	ldrb	r2, [r1, r2]
 800789c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80078a0:	7b7a      	ldrb	r2, [r7, #13]
 80078a2:	4908      	ldr	r1, [pc, #32]	; (80078c4 <UARTEx_SetNbDataToProcess+0x98>)
 80078a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80078a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80078aa:	b29a      	uxth	r2, r3
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80078b2:	bf00      	nop
 80078b4:	3714      	adds	r7, #20
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
 80078be:	bf00      	nop
 80078c0:	08011620 	.word	0x08011620
 80078c4:	08011628 	.word	0x08011628

080078c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80078c8:	b084      	sub	sp, #16
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b084      	sub	sp, #16
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
 80078d2:	f107 001c 	add.w	r0, r7, #28
 80078d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d120      	bne.n	8007922 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	68da      	ldr	r2, [r3, #12]
 80078f0:	4b2a      	ldr	r3, [pc, #168]	; (800799c <USB_CoreInit+0xd4>)
 80078f2:	4013      	ands	r3, r2
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007904:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007906:	2b01      	cmp	r3, #1
 8007908:	d105      	bne.n	8007916 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 fa60 	bl	8007ddc <USB_CoreReset>
 800791c:	4603      	mov	r3, r0
 800791e:	73fb      	strb	r3, [r7, #15]
 8007920:	e01a      	b.n	8007958 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 fa54 	bl	8007ddc <USB_CoreReset>
 8007934:	4603      	mov	r3, r0
 8007936:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007938:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800793a:	2b00      	cmp	r3, #0
 800793c:	d106      	bne.n	800794c <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007942:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	639a      	str	r2, [r3, #56]	; 0x38
 800794a:	e005      	b.n	8007958 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007950:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800795a:	2b01      	cmp	r3, #1
 800795c:	d116      	bne.n	800798c <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007962:	b29a      	uxth	r2, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800796c:	4b0c      	ldr	r3, [pc, #48]	; (80079a0 <USB_CoreInit+0xd8>)
 800796e:	4313      	orrs	r3, r2
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f043 0206 	orr.w	r2, r3, #6
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	f043 0220 	orr.w	r2, r3, #32
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800798c:	7bfb      	ldrb	r3, [r7, #15]
}
 800798e:	4618      	mov	r0, r3
 8007990:	3710      	adds	r7, #16
 8007992:	46bd      	mov	sp, r7
 8007994:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007998:	b004      	add	sp, #16
 800799a:	4770      	bx	lr
 800799c:	ffbdffbf 	.word	0xffbdffbf
 80079a0:	03ee0000 	.word	0x03ee0000

080079a4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	f023 0201 	bic.w	r2, r3, #1
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80079b8:	2300      	movs	r3, #0
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	370c      	adds	r7, #12
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr

080079c6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80079c6:	b580      	push	{r7, lr}
 80079c8:	b082      	sub	sp, #8
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	6078      	str	r0, [r7, #4]
 80079ce:	460b      	mov	r3, r1
 80079d0:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80079de:	78fb      	ldrb	r3, [r7, #3]
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d106      	bne.n	80079f2 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	68db      	ldr	r3, [r3, #12]
 80079e8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	60da      	str	r2, [r3, #12]
 80079f0:	e00b      	b.n	8007a0a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80079f2:	78fb      	ldrb	r3, [r7, #3]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d106      	bne.n	8007a06 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	60da      	str	r2, [r3, #12]
 8007a04:	e001      	b.n	8007a0a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	e003      	b.n	8007a12 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007a0a:	2032      	movs	r0, #50	; 0x32
 8007a0c:	f7fa fa86 	bl	8001f1c <HAL_Delay>

  return HAL_OK;
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3708      	adds	r7, #8
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
	...

08007a1c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007a1c:	b084      	sub	sp, #16
 8007a1e:	b580      	push	{r7, lr}
 8007a20:	b086      	sub	sp, #24
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
 8007a26:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007a2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007a36:	2300      	movs	r3, #0
 8007a38:	613b      	str	r3, [r7, #16]
 8007a3a:	e009      	b.n	8007a50 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007a3c:	687a      	ldr	r2, [r7, #4]
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	3340      	adds	r3, #64	; 0x40
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	4413      	add	r3, r2
 8007a46:	2200      	movs	r2, #0
 8007a48:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	613b      	str	r3, [r7, #16]
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	2b0e      	cmp	r3, #14
 8007a54:	d9f2      	bls.n	8007a3c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007a56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d11c      	bne.n	8007a96 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a6a:	f043 0302 	orr.w	r3, r3, #2
 8007a6e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a74:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	601a      	str	r2, [r3, #0]
 8007a94:	e005      	b.n	8007aa2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a9a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007aa8:	461a      	mov	r2, r3
 8007aaa:	2300      	movs	r3, #0
 8007aac:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007abc:	461a      	mov	r2, r3
 8007abe:	680b      	ldr	r3, [r1, #0]
 8007ac0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d10c      	bne.n	8007ae2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d104      	bne.n	8007ad8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007ace:	2100      	movs	r1, #0
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f000 f949 	bl	8007d68 <USB_SetDevSpeed>
 8007ad6:	e008      	b.n	8007aea <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007ad8:	2101      	movs	r1, #1
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f000 f944 	bl	8007d68 <USB_SetDevSpeed>
 8007ae0:	e003      	b.n	8007aea <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007ae2:	2103      	movs	r1, #3
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 f93f 	bl	8007d68 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007aea:	2110      	movs	r1, #16
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 f8f3 	bl	8007cd8 <USB_FlushTxFifo>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d001      	beq.n	8007afc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f000 f911 	bl	8007d24 <USB_FlushRxFifo>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d001      	beq.n	8007b0c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b12:	461a      	mov	r2, r3
 8007b14:	2300      	movs	r3, #0
 8007b16:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b1e:	461a      	mov	r2, r3
 8007b20:	2300      	movs	r3, #0
 8007b22:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b30:	2300      	movs	r3, #0
 8007b32:	613b      	str	r3, [r7, #16]
 8007b34:	e043      	b.n	8007bbe <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	015a      	lsls	r2, r3, #5
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	4413      	add	r3, r2
 8007b3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b4c:	d118      	bne.n	8007b80 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d10a      	bne.n	8007b6a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	015a      	lsls	r2, r3, #5
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	4413      	add	r3, r2
 8007b5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b60:	461a      	mov	r2, r3
 8007b62:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007b66:	6013      	str	r3, [r2, #0]
 8007b68:	e013      	b.n	8007b92 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	015a      	lsls	r2, r3, #5
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	4413      	add	r3, r2
 8007b72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b76:	461a      	mov	r2, r3
 8007b78:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007b7c:	6013      	str	r3, [r2, #0]
 8007b7e:	e008      	b.n	8007b92 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	015a      	lsls	r2, r3, #5
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	4413      	add	r3, r2
 8007b88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	2300      	movs	r3, #0
 8007b90:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	015a      	lsls	r2, r3, #5
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	4413      	add	r3, r2
 8007b9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	015a      	lsls	r2, r3, #5
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	4413      	add	r3, r2
 8007bac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007bb6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	3301      	adds	r3, #1
 8007bbc:	613b      	str	r3, [r7, #16]
 8007bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc0:	693a      	ldr	r2, [r7, #16]
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d3b7      	bcc.n	8007b36 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	613b      	str	r3, [r7, #16]
 8007bca:	e043      	b.n	8007c54 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	015a      	lsls	r2, r3, #5
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	4413      	add	r3, r2
 8007bd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007bde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007be2:	d118      	bne.n	8007c16 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d10a      	bne.n	8007c00 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	015a      	lsls	r2, r3, #5
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	4413      	add	r3, r2
 8007bf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bf6:	461a      	mov	r2, r3
 8007bf8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007bfc:	6013      	str	r3, [r2, #0]
 8007bfe:	e013      	b.n	8007c28 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	015a      	lsls	r2, r3, #5
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	4413      	add	r3, r2
 8007c08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007c12:	6013      	str	r3, [r2, #0]
 8007c14:	e008      	b.n	8007c28 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	015a      	lsls	r2, r3, #5
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c22:	461a      	mov	r2, r3
 8007c24:	2300      	movs	r3, #0
 8007c26:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	015a      	lsls	r2, r3, #5
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	4413      	add	r3, r2
 8007c30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c34:	461a      	mov	r2, r3
 8007c36:	2300      	movs	r3, #0
 8007c38:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	015a      	lsls	r2, r3, #5
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	4413      	add	r3, r2
 8007c42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c46:	461a      	mov	r2, r3
 8007c48:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007c4c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	3301      	adds	r3, #1
 8007c52:	613b      	str	r3, [r7, #16]
 8007c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c56:	693a      	ldr	r2, [r7, #16]
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d3b7      	bcc.n	8007bcc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c62:	691b      	ldr	r3, [r3, #16]
 8007c64:	68fa      	ldr	r2, [r7, #12]
 8007c66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c6e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007c7c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d105      	bne.n	8007c90 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	699b      	ldr	r3, [r3, #24]
 8007c88:	f043 0210 	orr.w	r2, r3, #16
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	699a      	ldr	r2, [r3, #24]
 8007c94:	4b0e      	ldr	r3, [pc, #56]	; (8007cd0 <USB_DevInit+0x2b4>)
 8007c96:	4313      	orrs	r3, r2
 8007c98:	687a      	ldr	r2, [r7, #4]
 8007c9a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007c9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d005      	beq.n	8007cae <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	699b      	ldr	r3, [r3, #24]
 8007ca6:	f043 0208 	orr.w	r2, r3, #8
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007cae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d105      	bne.n	8007cc0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	699a      	ldr	r2, [r3, #24]
 8007cb8:	4b06      	ldr	r3, [pc, #24]	; (8007cd4 <USB_DevInit+0x2b8>)
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	687a      	ldr	r2, [r7, #4]
 8007cbe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007cc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3718      	adds	r7, #24
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ccc:	b004      	add	sp, #16
 8007cce:	4770      	bx	lr
 8007cd0:	803c3800 	.word	0x803c3800
 8007cd4:	40000004 	.word	0x40000004

08007cd8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b085      	sub	sp, #20
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
 8007ce0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	019b      	lsls	r3, r3, #6
 8007cea:	f043 0220 	orr.w	r2, r3, #32
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	3301      	adds	r3, #1
 8007cf6:	60fb      	str	r3, [r7, #12]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	4a09      	ldr	r2, [pc, #36]	; (8007d20 <USB_FlushTxFifo+0x48>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d901      	bls.n	8007d04 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007d00:	2303      	movs	r3, #3
 8007d02:	e006      	b.n	8007d12 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	691b      	ldr	r3, [r3, #16]
 8007d08:	f003 0320 	and.w	r3, r3, #32
 8007d0c:	2b20      	cmp	r3, #32
 8007d0e:	d0f0      	beq.n	8007cf2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3714      	adds	r7, #20
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop
 8007d20:	00030d40 	.word	0x00030d40

08007d24 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2210      	movs	r2, #16
 8007d34:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	3301      	adds	r3, #1
 8007d3a:	60fb      	str	r3, [r7, #12]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	4a09      	ldr	r2, [pc, #36]	; (8007d64 <USB_FlushRxFifo+0x40>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d901      	bls.n	8007d48 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007d44:	2303      	movs	r3, #3
 8007d46:	e006      	b.n	8007d56 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	691b      	ldr	r3, [r3, #16]
 8007d4c:	f003 0310 	and.w	r3, r3, #16
 8007d50:	2b10      	cmp	r3, #16
 8007d52:	d0f0      	beq.n	8007d36 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007d54:	2300      	movs	r3, #0
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3714      	adds	r7, #20
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop
 8007d64:	00030d40 	.word	0x00030d40

08007d68 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b085      	sub	sp, #20
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
 8007d70:	460b      	mov	r3, r1
 8007d72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	78fb      	ldrb	r3, [r7, #3]
 8007d82:	68f9      	ldr	r1, [r7, #12]
 8007d84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007d8c:	2300      	movs	r3, #0
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3714      	adds	r7, #20
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr

08007d9a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007d9a:	b480      	push	{r7}
 8007d9c:	b085      	sub	sp, #20
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	68fa      	ldr	r2, [r7, #12]
 8007db0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007db4:	f023 0303 	bic.w	r3, r3, #3
 8007db8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007dc8:	f043 0302 	orr.w	r3, r3, #2
 8007dcc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007dce:	2300      	movs	r3, #0
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3714      	adds	r7, #20
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr

08007ddc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b085      	sub	sp, #20
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007de4:	2300      	movs	r3, #0
 8007de6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	3301      	adds	r3, #1
 8007dec:	60fb      	str	r3, [r7, #12]
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	4a13      	ldr	r2, [pc, #76]	; (8007e40 <USB_CoreReset+0x64>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d901      	bls.n	8007dfa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007df6:	2303      	movs	r3, #3
 8007df8:	e01b      	b.n	8007e32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	691b      	ldr	r3, [r3, #16]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	daf2      	bge.n	8007de8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007e02:	2300      	movs	r3, #0
 8007e04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	691b      	ldr	r3, [r3, #16]
 8007e0a:	f043 0201 	orr.w	r2, r3, #1
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	3301      	adds	r3, #1
 8007e16:	60fb      	str	r3, [r7, #12]
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	4a09      	ldr	r2, [pc, #36]	; (8007e40 <USB_CoreReset+0x64>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d901      	bls.n	8007e24 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007e20:	2303      	movs	r3, #3
 8007e22:	e006      	b.n	8007e32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	691b      	ldr	r3, [r3, #16]
 8007e28:	f003 0301 	and.w	r3, r3, #1
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d0f0      	beq.n	8007e12 <USB_CoreReset+0x36>

  return HAL_OK;
 8007e30:	2300      	movs	r3, #0
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3714      	adds	r7, #20
 8007e36:	46bd      	mov	sp, r7
 8007e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3c:	4770      	bx	lr
 8007e3e:	bf00      	nop
 8007e40:	00030d40 	.word	0x00030d40

08007e44 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8007e44:	b480      	push	{r7}
 8007e46:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8007e48:	bf00      	nop
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr
	...

08007e54 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b086      	sub	sp, #24
 8007e58:	af04      	add	r7, sp, #16
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8007e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8007e62:	9302      	str	r3, [sp, #8]
 8007e64:	2301      	movs	r3, #1
 8007e66:	9301      	str	r3, [sp, #4]
 8007e68:	1dfb      	adds	r3, r7, #7
 8007e6a:	9300      	str	r3, [sp, #0]
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	2200      	movs	r2, #0
 8007e70:	2178      	movs	r1, #120	; 0x78
 8007e72:	4803      	ldr	r0, [pc, #12]	; (8007e80 <ssd1306_WriteCommand+0x2c>)
 8007e74:	f7fb f8ec 	bl	8003050 <HAL_I2C_Mem_Write>
}
 8007e78:	bf00      	nop
 8007e7a:	3708      	adds	r7, #8
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}
 8007e80:	240006fc 	.word	0x240006fc

08007e84 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b086      	sub	sp, #24
 8007e88:	af04      	add	r7, sp, #16
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	f04f 32ff 	mov.w	r2, #4294967295
 8007e96:	9202      	str	r2, [sp, #8]
 8007e98:	9301      	str	r3, [sp, #4]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	9300      	str	r3, [sp, #0]
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	2240      	movs	r2, #64	; 0x40
 8007ea2:	2178      	movs	r1, #120	; 0x78
 8007ea4:	4803      	ldr	r0, [pc, #12]	; (8007eb4 <ssd1306_WriteData+0x30>)
 8007ea6:	f7fb f8d3 	bl	8003050 <HAL_I2C_Mem_Write>
}
 8007eaa:	bf00      	nop
 8007eac:	3708      	adds	r7, #8
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	240006fc 	.word	0x240006fc

08007eb8 <ssd1306_Init>:
	return ret;
}

// Initialize the oled screen
void ssd1306_Init(void)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8007ebc:	f7ff ffc2 	bl	8007e44 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8007ec0:	2064      	movs	r0, #100	; 0x64
 8007ec2:	f7fa f82b 	bl	8001f1c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8007ec6:	2000      	movs	r0, #0
 8007ec8:	f000 f9e6 	bl	8008298 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8007ecc:	2020      	movs	r0, #32
 8007ece:	f7ff ffc1 	bl	8007e54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8007ed2:	2000      	movs	r0, #0
 8007ed4:	f7ff ffbe 	bl	8007e54 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8007ed8:	20b0      	movs	r0, #176	; 0xb0
 8007eda:	f7ff ffbb 	bl	8007e54 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8007ede:	20c8      	movs	r0, #200	; 0xc8
 8007ee0:	f7ff ffb8 	bl	8007e54 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8007ee4:	2000      	movs	r0, #0
 8007ee6:	f7ff ffb5 	bl	8007e54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8007eea:	2010      	movs	r0, #16
 8007eec:	f7ff ffb2 	bl	8007e54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8007ef0:	2040      	movs	r0, #64	; 0x40
 8007ef2:	f7ff ffaf 	bl	8007e54 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8007ef6:	20ff      	movs	r0, #255	; 0xff
 8007ef8:	f000 f9ba 	bl	8008270 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8007efc:	20a1      	movs	r0, #161	; 0xa1
 8007efe:	f7ff ffa9 	bl	8007e54 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8007f02:	20a6      	movs	r0, #166	; 0xa6
 8007f04:	f7ff ffa6 	bl	8007e54 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8007f08:	20a8      	movs	r0, #168	; 0xa8
 8007f0a:	f7ff ffa3 	bl	8007e54 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 8007f0e:	201f      	movs	r0, #31
 8007f10:	f7ff ffa0 	bl	8007e54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8007f14:	20a4      	movs	r0, #164	; 0xa4
 8007f16:	f7ff ff9d 	bl	8007e54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8007f1a:	20d3      	movs	r0, #211	; 0xd3
 8007f1c:	f7ff ff9a 	bl	8007e54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8007f20:	2000      	movs	r0, #0
 8007f22:	f7ff ff97 	bl	8007e54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8007f26:	20d5      	movs	r0, #213	; 0xd5
 8007f28:	f7ff ff94 	bl	8007e54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8007f2c:	20f0      	movs	r0, #240	; 0xf0
 8007f2e:	f7ff ff91 	bl	8007e54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8007f32:	20d9      	movs	r0, #217	; 0xd9
 8007f34:	f7ff ff8e 	bl	8007e54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8007f38:	2022      	movs	r0, #34	; 0x22
 8007f3a:	f7ff ff8b 	bl	8007e54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8007f3e:	20da      	movs	r0, #218	; 0xda
 8007f40:	f7ff ff88 	bl	8007e54 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8007f44:	2002      	movs	r0, #2
 8007f46:	f7ff ff85 	bl	8007e54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8007f4a:	20db      	movs	r0, #219	; 0xdb
 8007f4c:	f7ff ff82 	bl	8007e54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8007f50:	2020      	movs	r0, #32
 8007f52:	f7ff ff7f 	bl	8007e54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8007f56:	208d      	movs	r0, #141	; 0x8d
 8007f58:	f7ff ff7c 	bl	8007e54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8007f5c:	2014      	movs	r0, #20
 8007f5e:	f7ff ff79 	bl	8007e54 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8007f62:	2001      	movs	r0, #1
 8007f64:	f000 f998 	bl	8008298 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8007f68:	2000      	movs	r0, #0
 8007f6a:	f000 f80f 	bl	8007f8c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8007f6e:	f000 f831 	bl	8007fd4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8007f72:	4b05      	ldr	r3, [pc, #20]	; (8007f88 <ssd1306_Init+0xd0>)
 8007f74:	2200      	movs	r2, #0
 8007f76:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8007f78:	4b03      	ldr	r3, [pc, #12]	; (8007f88 <ssd1306_Init+0xd0>)
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8007f7e:	4b02      	ldr	r3, [pc, #8]	; (8007f88 <ssd1306_Init+0xd0>)
 8007f80:	2201      	movs	r2, #1
 8007f82:	715a      	strb	r2, [r3, #5]
}
 8007f84:	bf00      	nop
 8007f86:	bd80      	pop	{r7, pc}
 8007f88:	24000598 	.word	0x24000598

08007f8c <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8007f8c:	b480      	push	{r7}
 8007f8e:	b085      	sub	sp, #20
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	4603      	mov	r3, r0
 8007f94:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8007f96:	2300      	movs	r3, #0
 8007f98:	60fb      	str	r3, [r7, #12]
 8007f9a:	e00d      	b.n	8007fb8 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8007f9c:	79fb      	ldrb	r3, [r7, #7]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d101      	bne.n	8007fa6 <ssd1306_Fill+0x1a>
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	e000      	b.n	8007fa8 <ssd1306_Fill+0x1c>
 8007fa6:	21ff      	movs	r1, #255	; 0xff
 8007fa8:	4a09      	ldr	r2, [pc, #36]	; (8007fd0 <ssd1306_Fill+0x44>)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	4413      	add	r3, r2
 8007fae:	460a      	mov	r2, r1
 8007fb0:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	3301      	adds	r3, #1
 8007fb6:	60fb      	str	r3, [r7, #12]
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fbe:	d3ed      	bcc.n	8007f9c <ssd1306_Fill+0x10>
    }
}
 8007fc0:	bf00      	nop
 8007fc2:	bf00      	nop
 8007fc4:	3714      	adds	r7, #20
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr
 8007fce:	bf00      	nop
 8007fd0:	24000398 	.word	0x24000398

08007fd4 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b082      	sub	sp, #8
 8007fd8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8007fda:	2300      	movs	r3, #0
 8007fdc:	71fb      	strb	r3, [r7, #7]
 8007fde:	e016      	b.n	800800e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8007fe0:	79fb      	ldrb	r3, [r7, #7]
 8007fe2:	3b50      	subs	r3, #80	; 0x50
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f7ff ff34 	bl	8007e54 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8007fec:	2000      	movs	r0, #0
 8007fee:	f7ff ff31 	bl	8007e54 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8007ff2:	2010      	movs	r0, #16
 8007ff4:	f7ff ff2e 	bl	8007e54 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8007ff8:	79fb      	ldrb	r3, [r7, #7]
 8007ffa:	01db      	lsls	r3, r3, #7
 8007ffc:	4a08      	ldr	r2, [pc, #32]	; (8008020 <ssd1306_UpdateScreen+0x4c>)
 8007ffe:	4413      	add	r3, r2
 8008000:	2180      	movs	r1, #128	; 0x80
 8008002:	4618      	mov	r0, r3
 8008004:	f7ff ff3e 	bl	8007e84 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8008008:	79fb      	ldrb	r3, [r7, #7]
 800800a:	3301      	adds	r3, #1
 800800c:	71fb      	strb	r3, [r7, #7]
 800800e:	79fb      	ldrb	r3, [r7, #7]
 8008010:	2b03      	cmp	r3, #3
 8008012:	d9e5      	bls.n	8007fe0 <ssd1306_UpdateScreen+0xc>
    }
}
 8008014:	bf00      	nop
 8008016:	bf00      	nop
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
 800801e:	bf00      	nop
 8008020:	24000398 	.word	0x24000398

08008024 <ssd1306_DrawPixel>:
//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8008024:	b480      	push	{r7}
 8008026:	b083      	sub	sp, #12
 8008028:	af00      	add	r7, sp, #0
 800802a:	4603      	mov	r3, r0
 800802c:	71fb      	strb	r3, [r7, #7]
 800802e:	460b      	mov	r3, r1
 8008030:	71bb      	strb	r3, [r7, #6]
 8008032:	4613      	mov	r3, r2
 8008034:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 8008036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800803a:	2b00      	cmp	r3, #0
 800803c:	db48      	blt.n	80080d0 <ssd1306_DrawPixel+0xac>
 800803e:	79bb      	ldrb	r3, [r7, #6]
 8008040:	2b1f      	cmp	r3, #31
 8008042:	d845      	bhi.n	80080d0 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted)
 8008044:	4b25      	ldr	r3, [pc, #148]	; (80080dc <ssd1306_DrawPixel+0xb8>)
 8008046:	791b      	ldrb	r3, [r3, #4]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d006      	beq.n	800805a <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 800804c:	797b      	ldrb	r3, [r7, #5]
 800804e:	2b00      	cmp	r3, #0
 8008050:	bf0c      	ite	eq
 8008052:	2301      	moveq	r3, #1
 8008054:	2300      	movne	r3, #0
 8008056:	b2db      	uxtb	r3, r3
 8008058:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White)
 800805a:	797b      	ldrb	r3, [r7, #5]
 800805c:	2b01      	cmp	r3, #1
 800805e:	d11a      	bne.n	8008096 <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8008060:	79fa      	ldrb	r2, [r7, #7]
 8008062:	79bb      	ldrb	r3, [r7, #6]
 8008064:	08db      	lsrs	r3, r3, #3
 8008066:	b2d8      	uxtb	r0, r3
 8008068:	4603      	mov	r3, r0
 800806a:	01db      	lsls	r3, r3, #7
 800806c:	4413      	add	r3, r2
 800806e:	4a1c      	ldr	r2, [pc, #112]	; (80080e0 <ssd1306_DrawPixel+0xbc>)
 8008070:	5cd3      	ldrb	r3, [r2, r3]
 8008072:	b25a      	sxtb	r2, r3
 8008074:	79bb      	ldrb	r3, [r7, #6]
 8008076:	f003 0307 	and.w	r3, r3, #7
 800807a:	2101      	movs	r1, #1
 800807c:	fa01 f303 	lsl.w	r3, r1, r3
 8008080:	b25b      	sxtb	r3, r3
 8008082:	4313      	orrs	r3, r2
 8008084:	b259      	sxtb	r1, r3
 8008086:	79fa      	ldrb	r2, [r7, #7]
 8008088:	4603      	mov	r3, r0
 800808a:	01db      	lsls	r3, r3, #7
 800808c:	4413      	add	r3, r2
 800808e:	b2c9      	uxtb	r1, r1
 8008090:	4a13      	ldr	r2, [pc, #76]	; (80080e0 <ssd1306_DrawPixel+0xbc>)
 8008092:	54d1      	strb	r1, [r2, r3]
 8008094:	e01d      	b.n	80080d2 <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8008096:	79fa      	ldrb	r2, [r7, #7]
 8008098:	79bb      	ldrb	r3, [r7, #6]
 800809a:	08db      	lsrs	r3, r3, #3
 800809c:	b2d8      	uxtb	r0, r3
 800809e:	4603      	mov	r3, r0
 80080a0:	01db      	lsls	r3, r3, #7
 80080a2:	4413      	add	r3, r2
 80080a4:	4a0e      	ldr	r2, [pc, #56]	; (80080e0 <ssd1306_DrawPixel+0xbc>)
 80080a6:	5cd3      	ldrb	r3, [r2, r3]
 80080a8:	b25a      	sxtb	r2, r3
 80080aa:	79bb      	ldrb	r3, [r7, #6]
 80080ac:	f003 0307 	and.w	r3, r3, #7
 80080b0:	2101      	movs	r1, #1
 80080b2:	fa01 f303 	lsl.w	r3, r1, r3
 80080b6:	b25b      	sxtb	r3, r3
 80080b8:	43db      	mvns	r3, r3
 80080ba:	b25b      	sxtb	r3, r3
 80080bc:	4013      	ands	r3, r2
 80080be:	b259      	sxtb	r1, r3
 80080c0:	79fa      	ldrb	r2, [r7, #7]
 80080c2:	4603      	mov	r3, r0
 80080c4:	01db      	lsls	r3, r3, #7
 80080c6:	4413      	add	r3, r2
 80080c8:	b2c9      	uxtb	r1, r1
 80080ca:	4a05      	ldr	r2, [pc, #20]	; (80080e0 <ssd1306_DrawPixel+0xbc>)
 80080cc:	54d1      	strb	r1, [r2, r3]
 80080ce:	e000      	b.n	80080d2 <ssd1306_DrawPixel+0xae>
        return;
 80080d0:	bf00      	nop
    }
}
 80080d2:	370c      	adds	r7, #12
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr
 80080dc:	24000598 	.word	0x24000598
 80080e0:	24000398 	.word	0x24000398

080080e4 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80080e4:	b590      	push	{r4, r7, lr}
 80080e6:	b089      	sub	sp, #36	; 0x24
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	4604      	mov	r4, r0
 80080ec:	1d38      	adds	r0, r7, #4
 80080ee:	e880 0006 	stmia.w	r0, {r1, r2}
 80080f2:	461a      	mov	r2, r3
 80080f4:	4623      	mov	r3, r4
 80080f6:	73fb      	strb	r3, [r7, #15]
 80080f8:	4613      	mov	r3, r2
 80080fa:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80080fc:	7bfb      	ldrb	r3, [r7, #15]
 80080fe:	2b1f      	cmp	r3, #31
 8008100:	d902      	bls.n	8008108 <ssd1306_WriteChar+0x24>
 8008102:	7bfb      	ldrb	r3, [r7, #15]
 8008104:	2b7e      	cmp	r3, #126	; 0x7e
 8008106:	d901      	bls.n	800810c <ssd1306_WriteChar+0x28>
        return 0;
 8008108:	2300      	movs	r3, #0
 800810a:	e06d      	b.n	80081e8 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800810c:	4b38      	ldr	r3, [pc, #224]	; (80081f0 <ssd1306_WriteChar+0x10c>)
 800810e:	881b      	ldrh	r3, [r3, #0]
 8008110:	461a      	mov	r2, r3
 8008112:	793b      	ldrb	r3, [r7, #4]
 8008114:	4413      	add	r3, r2
 8008116:	2b80      	cmp	r3, #128	; 0x80
 8008118:	dc06      	bgt.n	8008128 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800811a:	4b35      	ldr	r3, [pc, #212]	; (80081f0 <ssd1306_WriteChar+0x10c>)
 800811c:	885b      	ldrh	r3, [r3, #2]
 800811e:	461a      	mov	r2, r3
 8008120:	797b      	ldrb	r3, [r7, #5]
 8008122:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8008124:	2b20      	cmp	r3, #32
 8008126:	dd01      	ble.n	800812c <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8008128:	2300      	movs	r3, #0
 800812a:	e05d      	b.n	80081e8 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++)
 800812c:	2300      	movs	r3, #0
 800812e:	61fb      	str	r3, [r7, #28]
 8008130:	e04c      	b.n	80081cc <ssd1306_WriteChar+0xe8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8008132:	68ba      	ldr	r2, [r7, #8]
 8008134:	7bfb      	ldrb	r3, [r7, #15]
 8008136:	3b20      	subs	r3, #32
 8008138:	7979      	ldrb	r1, [r7, #5]
 800813a:	fb01 f303 	mul.w	r3, r1, r3
 800813e:	4619      	mov	r1, r3
 8008140:	69fb      	ldr	r3, [r7, #28]
 8008142:	440b      	add	r3, r1
 8008144:	005b      	lsls	r3, r3, #1
 8008146:	4413      	add	r3, r2
 8008148:	881b      	ldrh	r3, [r3, #0]
 800814a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++)
 800814c:	2300      	movs	r3, #0
 800814e:	61bb      	str	r3, [r7, #24]
 8008150:	e034      	b.n	80081bc <ssd1306_WriteChar+0xd8>
        {
            if((b << j) & 0x8000)
 8008152:	697a      	ldr	r2, [r7, #20]
 8008154:	69bb      	ldr	r3, [r7, #24]
 8008156:	fa02 f303 	lsl.w	r3, r2, r3
 800815a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800815e:	2b00      	cmp	r3, #0
 8008160:	d012      	beq.n	8008188 <ssd1306_WriteChar+0xa4>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8008162:	4b23      	ldr	r3, [pc, #140]	; (80081f0 <ssd1306_WriteChar+0x10c>)
 8008164:	881b      	ldrh	r3, [r3, #0]
 8008166:	b2da      	uxtb	r2, r3
 8008168:	69bb      	ldr	r3, [r7, #24]
 800816a:	b2db      	uxtb	r3, r3
 800816c:	4413      	add	r3, r2
 800816e:	b2d8      	uxtb	r0, r3
 8008170:	4b1f      	ldr	r3, [pc, #124]	; (80081f0 <ssd1306_WriteChar+0x10c>)
 8008172:	885b      	ldrh	r3, [r3, #2]
 8008174:	b2da      	uxtb	r2, r3
 8008176:	69fb      	ldr	r3, [r7, #28]
 8008178:	b2db      	uxtb	r3, r3
 800817a:	4413      	add	r3, r2
 800817c:	b2db      	uxtb	r3, r3
 800817e:	7bba      	ldrb	r2, [r7, #14]
 8008180:	4619      	mov	r1, r3
 8008182:	f7ff ff4f 	bl	8008024 <ssd1306_DrawPixel>
 8008186:	e016      	b.n	80081b6 <ssd1306_WriteChar+0xd2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8008188:	4b19      	ldr	r3, [pc, #100]	; (80081f0 <ssd1306_WriteChar+0x10c>)
 800818a:	881b      	ldrh	r3, [r3, #0]
 800818c:	b2da      	uxtb	r2, r3
 800818e:	69bb      	ldr	r3, [r7, #24]
 8008190:	b2db      	uxtb	r3, r3
 8008192:	4413      	add	r3, r2
 8008194:	b2d8      	uxtb	r0, r3
 8008196:	4b16      	ldr	r3, [pc, #88]	; (80081f0 <ssd1306_WriteChar+0x10c>)
 8008198:	885b      	ldrh	r3, [r3, #2]
 800819a:	b2da      	uxtb	r2, r3
 800819c:	69fb      	ldr	r3, [r7, #28]
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	4413      	add	r3, r2
 80081a2:	b2d9      	uxtb	r1, r3
 80081a4:	7bbb      	ldrb	r3, [r7, #14]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	bf0c      	ite	eq
 80081aa:	2301      	moveq	r3, #1
 80081ac:	2300      	movne	r3, #0
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	461a      	mov	r2, r3
 80081b2:	f7ff ff37 	bl	8008024 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++)
 80081b6:	69bb      	ldr	r3, [r7, #24]
 80081b8:	3301      	adds	r3, #1
 80081ba:	61bb      	str	r3, [r7, #24]
 80081bc:	793b      	ldrb	r3, [r7, #4]
 80081be:	461a      	mov	r2, r3
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d3c5      	bcc.n	8008152 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++)
 80081c6:	69fb      	ldr	r3, [r7, #28]
 80081c8:	3301      	adds	r3, #1
 80081ca:	61fb      	str	r3, [r7, #28]
 80081cc:	797b      	ldrb	r3, [r7, #5]
 80081ce:	461a      	mov	r2, r3
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d3ad      	bcc.n	8008132 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 80081d6:	4b06      	ldr	r3, [pc, #24]	; (80081f0 <ssd1306_WriteChar+0x10c>)
 80081d8:	881a      	ldrh	r2, [r3, #0]
 80081da:	793b      	ldrb	r3, [r7, #4]
 80081dc:	b29b      	uxth	r3, r3
 80081de:	4413      	add	r3, r2
 80081e0:	b29a      	uxth	r2, r3
 80081e2:	4b03      	ldr	r3, [pc, #12]	; (80081f0 <ssd1306_WriteChar+0x10c>)
 80081e4:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80081e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3724      	adds	r7, #36	; 0x24
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd90      	pop	{r4, r7, pc}
 80081f0:	24000598 	.word	0x24000598

080081f4 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	60f8      	str	r0, [r7, #12]
 80081fc:	1d38      	adds	r0, r7, #4
 80081fe:	e880 0006 	stmia.w	r0, {r1, r2}
 8008202:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 8008204:	e012      	b.n	800822c <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	7818      	ldrb	r0, [r3, #0]
 800820a:	78fb      	ldrb	r3, [r7, #3]
 800820c:	1d3a      	adds	r2, r7, #4
 800820e:	ca06      	ldmia	r2, {r1, r2}
 8008210:	f7ff ff68 	bl	80080e4 <ssd1306_WriteChar>
 8008214:	4603      	mov	r3, r0
 8008216:	461a      	mov	r2, r3
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	429a      	cmp	r2, r3
 800821e:	d002      	beq.n	8008226 <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	e008      	b.n	8008238 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	3301      	adds	r3, #1
 800822a:	60fb      	str	r3, [r7, #12]
    while (*str)
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1e8      	bne.n	8008206 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	781b      	ldrb	r3, [r3, #0]
}
 8008238:	4618      	mov	r0, r3
 800823a:	3710      	adds	r7, #16
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}

08008240 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8008240:	b480      	push	{r7}
 8008242:	b083      	sub	sp, #12
 8008244:	af00      	add	r7, sp, #0
 8008246:	4603      	mov	r3, r0
 8008248:	460a      	mov	r2, r1
 800824a:	71fb      	strb	r3, [r7, #7]
 800824c:	4613      	mov	r3, r2
 800824e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8008250:	79fb      	ldrb	r3, [r7, #7]
 8008252:	b29a      	uxth	r2, r3
 8008254:	4b05      	ldr	r3, [pc, #20]	; (800826c <ssd1306_SetCursor+0x2c>)
 8008256:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8008258:	79bb      	ldrb	r3, [r7, #6]
 800825a:	b29a      	uxth	r2, r3
 800825c:	4b03      	ldr	r3, [pc, #12]	; (800826c <ssd1306_SetCursor+0x2c>)
 800825e:	805a      	strh	r2, [r3, #2]
}
 8008260:	bf00      	nop
 8008262:	370c      	adds	r7, #12
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr
 800826c:	24000598 	.word	0x24000598

08008270 <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8008270:	b580      	push	{r7, lr}
 8008272:	b084      	sub	sp, #16
 8008274:	af00      	add	r7, sp, #0
 8008276:	4603      	mov	r3, r0
 8008278:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800827a:	2381      	movs	r3, #129	; 0x81
 800827c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800827e:	7bfb      	ldrb	r3, [r7, #15]
 8008280:	4618      	mov	r0, r3
 8008282:	f7ff fde7 	bl	8007e54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8008286:	79fb      	ldrb	r3, [r7, #7]
 8008288:	4618      	mov	r0, r3
 800828a:	f7ff fde3 	bl	8007e54 <ssd1306_WriteCommand>
}
 800828e:	bf00      	nop
 8008290:	3710      	adds	r7, #16
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
	...

08008298 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8008298:	b580      	push	{r7, lr}
 800829a:	b084      	sub	sp, #16
 800829c:	af00      	add	r7, sp, #0
 800829e:	4603      	mov	r3, r0
 80082a0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80082a2:	79fb      	ldrb	r3, [r7, #7]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d005      	beq.n	80082b4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80082a8:	23af      	movs	r3, #175	; 0xaf
 80082aa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80082ac:	4b08      	ldr	r3, [pc, #32]	; (80082d0 <ssd1306_SetDisplayOn+0x38>)
 80082ae:	2201      	movs	r2, #1
 80082b0:	719a      	strb	r2, [r3, #6]
 80082b2:	e004      	b.n	80082be <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80082b4:	23ae      	movs	r3, #174	; 0xae
 80082b6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80082b8:	4b05      	ldr	r3, [pc, #20]	; (80082d0 <ssd1306_SetDisplayOn+0x38>)
 80082ba:	2200      	movs	r2, #0
 80082bc:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 80082be:	7bfb      	ldrb	r3, [r7, #15]
 80082c0:	4618      	mov	r0, r3
 80082c2:	f7ff fdc7 	bl	8007e54 <ssd1306_WriteCommand>
}
 80082c6:	bf00      	nop
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
 80082ce:	bf00      	nop
 80082d0:	24000598 	.word	0x24000598

080082d4 <ssd1306_TestBorder>:
#include <string.h>
#include <stdio.h>
#include "ssd1306.h"
#include "ssd1306_tests.h"

void ssd1306_TestBorder() {
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
    ssd1306_Fill(Black);
 80082da:	2000      	movs	r0, #0
 80082dc:	f7ff fe56 	bl	8007f8c <ssd1306_Fill>
   
    uint32_t start = HAL_GetTick();
 80082e0:	f7f9 fe10 	bl	8001f04 <HAL_GetTick>
 80082e4:	60b8      	str	r0, [r7, #8]
    uint32_t end = start;
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	607b      	str	r3, [r7, #4]
    uint8_t x = 0;
 80082ea:	2300      	movs	r3, #0
 80082ec:	73fb      	strb	r3, [r7, #15]
    uint8_t y = 0;
 80082ee:	2300      	movs	r3, #0
 80082f0:	73bb      	strb	r3, [r7, #14]
    do {
        ssd1306_DrawPixel(x, y, Black);
 80082f2:	7bb9      	ldrb	r1, [r7, #14]
 80082f4:	7bfb      	ldrb	r3, [r7, #15]
 80082f6:	2200      	movs	r2, #0
 80082f8:	4618      	mov	r0, r3
 80082fa:	f7ff fe93 	bl	8008024 <ssd1306_DrawPixel>

        if((y == 0) && (x < 127))
 80082fe:	7bbb      	ldrb	r3, [r7, #14]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d106      	bne.n	8008312 <ssd1306_TestBorder+0x3e>
 8008304:	7bfb      	ldrb	r3, [r7, #15]
 8008306:	2b7e      	cmp	r3, #126	; 0x7e
 8008308:	d803      	bhi.n	8008312 <ssd1306_TestBorder+0x3e>
            x++;
 800830a:	7bfb      	ldrb	r3, [r7, #15]
 800830c:	3301      	adds	r3, #1
 800830e:	73fb      	strb	r3, [r7, #15]
 8008310:	e016      	b.n	8008340 <ssd1306_TestBorder+0x6c>
        else if((x == 127) && (y < (SSD1306_HEIGHT-1)))
 8008312:	7bfb      	ldrb	r3, [r7, #15]
 8008314:	2b7f      	cmp	r3, #127	; 0x7f
 8008316:	d106      	bne.n	8008326 <ssd1306_TestBorder+0x52>
 8008318:	7bbb      	ldrb	r3, [r7, #14]
 800831a:	2b1e      	cmp	r3, #30
 800831c:	d803      	bhi.n	8008326 <ssd1306_TestBorder+0x52>
            y++;
 800831e:	7bbb      	ldrb	r3, [r7, #14]
 8008320:	3301      	adds	r3, #1
 8008322:	73bb      	strb	r3, [r7, #14]
 8008324:	e00c      	b.n	8008340 <ssd1306_TestBorder+0x6c>
        else if((y == (SSD1306_HEIGHT-1)) && (x > 0)) 
 8008326:	7bbb      	ldrb	r3, [r7, #14]
 8008328:	2b1f      	cmp	r3, #31
 800832a:	d106      	bne.n	800833a <ssd1306_TestBorder+0x66>
 800832c:	7bfb      	ldrb	r3, [r7, #15]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d003      	beq.n	800833a <ssd1306_TestBorder+0x66>
            x--;
 8008332:	7bfb      	ldrb	r3, [r7, #15]
 8008334:	3b01      	subs	r3, #1
 8008336:	73fb      	strb	r3, [r7, #15]
 8008338:	e002      	b.n	8008340 <ssd1306_TestBorder+0x6c>
        else
            y--;
 800833a:	7bbb      	ldrb	r3, [r7, #14]
 800833c:	3b01      	subs	r3, #1
 800833e:	73bb      	strb	r3, [r7, #14]

        ssd1306_DrawPixel(x, y, White);
 8008340:	7bb9      	ldrb	r1, [r7, #14]
 8008342:	7bfb      	ldrb	r3, [r7, #15]
 8008344:	2201      	movs	r2, #1
 8008346:	4618      	mov	r0, r3
 8008348:	f7ff fe6c 	bl	8008024 <ssd1306_DrawPixel>
        ssd1306_UpdateScreen();
 800834c:	f7ff fe42 	bl	8007fd4 <ssd1306_UpdateScreen>
    
        HAL_Delay(5);
 8008350:	2005      	movs	r0, #5
 8008352:	f7f9 fde3 	bl	8001f1c <HAL_Delay>
        end = HAL_GetTick();
 8008356:	f7f9 fdd5 	bl	8001f04 <HAL_GetTick>
 800835a:	6078      	str	r0, [r7, #4]
    } while((end - start) < 8000);
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	1ad3      	subs	r3, r2, r3
 8008362:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8008366:	d3c4      	bcc.n	80082f2 <ssd1306_TestBorder+0x1e>
   
    HAL_Delay(1000);
 8008368:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800836c:	f7f9 fdd6 	bl	8001f1c <HAL_Delay>
}
 8008370:	bf00      	nop
 8008372:	3710      	adds	r7, #16
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}

08008378 <DEV_SPI_WRite>:
	HAL_Delay(xms);
}


void DEV_SPI_WRite(UBYTE _dat)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b082      	sub	sp, #8
 800837c:	af00      	add	r7, sp, #0
 800837e:	4603      	mov	r3, r0
 8008380:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi3, (uint8_t *)&_dat, 1, 500);
 8008382:	1df9      	adds	r1, r7, #7
 8008384:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008388:	2201      	movs	r2, #1
 800838a:	4803      	ldr	r0, [pc, #12]	; (8008398 <DEV_SPI_WRite+0x20>)
 800838c:	f7fd ffa0 	bl	80062d0 <HAL_SPI_Transmit>
}
 8008390:	bf00      	nop
 8008392:	3708      	adds	r7, #8
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	24000798 	.word	0x24000798

0800839c <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	af00      	add	r7, sp, #0
    DEV_Digital_Write(DEV_DC_PIN, 1);
 80083a0:	2201      	movs	r2, #1
 80083a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80083a6:	4808      	ldr	r0, [pc, #32]	; (80083c8 <DEV_Module_Init+0x2c>)
 80083a8:	f7fa fd4e 	bl	8002e48 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_CS_PIN, 1);
 80083ac:	2201      	movs	r2, #1
 80083ae:	2140      	movs	r1, #64	; 0x40
 80083b0:	4805      	ldr	r0, [pc, #20]	; (80083c8 <DEV_Module_Init+0x2c>)
 80083b2:	f7fa fd49 	bl	8002e48 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_RST_PIN, 1);
 80083b6:	2201      	movs	r2, #1
 80083b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80083bc:	4803      	ldr	r0, [pc, #12]	; (80083cc <DEV_Module_Init+0x30>)
 80083be:	f7fa fd43 	bl	8002e48 <HAL_GPIO_WritePin>
//    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
		return 0;
 80083c2:	2300      	movs	r3, #0
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	bd80      	pop	{r7, pc}
 80083c8:	58021800 	.word	0x58021800
 80083cc:	58021400 	.word	0x58021400

080083d0 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 80083d0:	b590      	push	{r4, r7, lr}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	4604      	mov	r4, r0
 80083d8:	4608      	mov	r0, r1
 80083da:	4611      	mov	r1, r2
 80083dc:	461a      	mov	r2, r3
 80083de:	4623      	mov	r3, r4
 80083e0:	80fb      	strh	r3, [r7, #6]
 80083e2:	4603      	mov	r3, r0
 80083e4:	80bb      	strh	r3, [r7, #4]
 80083e6:	460b      	mov	r3, r1
 80083e8:	807b      	strh	r3, [r7, #2]
 80083ea:	4613      	mov	r3, r2
 80083ec:	803b      	strh	r3, [r7, #0]
    Paint.WidthMemory = Width;
 80083ee:	4a1c      	ldr	r2, [pc, #112]	; (8008460 <Paint_NewImage+0x90>)
 80083f0:	88fb      	ldrh	r3, [r7, #6]
 80083f2:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 80083f4:	4a1a      	ldr	r2, [pc, #104]	; (8008460 <Paint_NewImage+0x90>)
 80083f6:	88bb      	ldrh	r3, [r7, #4]
 80083f8:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 80083fa:	4a19      	ldr	r2, [pc, #100]	; (8008460 <Paint_NewImage+0x90>)
 80083fc:	883b      	ldrh	r3, [r7, #0]
 80083fe:	8193      	strh	r3, [r2, #12]
    Paint.WidthByte = Width;
 8008400:	4a17      	ldr	r2, [pc, #92]	; (8008460 <Paint_NewImage+0x90>)
 8008402:	88fb      	ldrh	r3, [r7, #6]
 8008404:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8008406:	4a16      	ldr	r2, [pc, #88]	; (8008460 <Paint_NewImage+0x90>)
 8008408:	88bb      	ldrh	r3, [r7, #4]
 800840a:	8293      	strh	r3, [r2, #20]
    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
 800840c:	4b14      	ldr	r3, [pc, #80]	; (8008460 <Paint_NewImage+0x90>)
 800840e:	8a5b      	ldrh	r3, [r3, #18]
 8008410:	b29b      	uxth	r3, r3
 8008412:	4619      	mov	r1, r3
 8008414:	4b12      	ldr	r3, [pc, #72]	; (8008460 <Paint_NewImage+0x90>)
 8008416:	8a9b      	ldrh	r3, [r3, #20]
 8008418:	b29b      	uxth	r3, r3
 800841a:	461a      	mov	r2, r3
 800841c:	4811      	ldr	r0, [pc, #68]	; (8008464 <Paint_NewImage+0x94>)
 800841e:	f005 fa7d 	bl	800d91c <iprintf>
   
    Paint.Rotate = Rotate;
 8008422:	4a0f      	ldr	r2, [pc, #60]	; (8008460 <Paint_NewImage+0x90>)
 8008424:	887b      	ldrh	r3, [r7, #2]
 8008426:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8008428:	4b0d      	ldr	r3, [pc, #52]	; (8008460 <Paint_NewImage+0x90>)
 800842a:	2200      	movs	r2, #0
 800842c:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 800842e:	887b      	ldrh	r3, [r7, #2]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d002      	beq.n	800843a <Paint_NewImage+0x6a>
 8008434:	887b      	ldrh	r3, [r7, #2]
 8008436:	2bb4      	cmp	r3, #180	; 0xb4
 8008438:	d106      	bne.n	8008448 <Paint_NewImage+0x78>
        Paint.Width = Width;
 800843a:	4a09      	ldr	r2, [pc, #36]	; (8008460 <Paint_NewImage+0x90>)
 800843c:	88fb      	ldrh	r3, [r7, #6]
 800843e:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8008440:	4a07      	ldr	r2, [pc, #28]	; (8008460 <Paint_NewImage+0x90>)
 8008442:	88bb      	ldrh	r3, [r7, #4]
 8008444:	80d3      	strh	r3, [r2, #6]
 8008446:	e006      	b.n	8008456 <Paint_NewImage+0x86>
    } else {
        Paint.Width = Height;
 8008448:	4a05      	ldr	r2, [pc, #20]	; (8008460 <Paint_NewImage+0x90>)
 800844a:	88bb      	ldrh	r3, [r7, #4]
 800844c:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 800844e:	4a04      	ldr	r2, [pc, #16]	; (8008460 <Paint_NewImage+0x90>)
 8008450:	88fb      	ldrh	r3, [r7, #6]
 8008452:	80d3      	strh	r3, [r2, #6]
    }
}
 8008454:	bf00      	nop
 8008456:	bf00      	nop
 8008458:	370c      	adds	r7, #12
 800845a:	46bd      	mov	sp, r7
 800845c:	bd90      	pop	{r4, r7, pc}
 800845e:	bf00      	nop
 8008460:	24000cc0 	.word	0x24000cc0
 8008464:	0801106c 	.word	0x0801106c

08008468 <Paint_SetClearFuntion>:
function:	Select Clear Funtion
parameter:
      Clear :   Pointer to Clear funtion 
******************************************************************************/
void Paint_SetClearFuntion(void (*Clear)(UWORD))
{
 8008468:	b480      	push	{r7}
 800846a:	b083      	sub	sp, #12
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  CLEAR=Clear;
 8008470:	4a04      	ldr	r2, [pc, #16]	; (8008484 <Paint_SetClearFuntion+0x1c>)
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6013      	str	r3, [r2, #0]
}
 8008476:	bf00      	nop
 8008478:	370c      	adds	r7, #12
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr
 8008482:	bf00      	nop
 8008484:	24000cd8 	.word	0x24000cd8

08008488 <Paint_SetDisplayFuntion>:
function:	Select DisplayF untion
parameter:
      Display :   Pointer to display funtion 
******************************************************************************/
void Paint_SetDisplayFuntion(void (*Display)(UWORD,UWORD,UWORD))
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  DISPLAY=Display;
 8008490:	4a04      	ldr	r2, [pc, #16]	; (80084a4 <Paint_SetDisplayFuntion+0x1c>)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6013      	str	r3, [r2, #0]
}
 8008496:	bf00      	nop
 8008498:	370c      	adds	r7, #12
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr
 80084a2:	bf00      	nop
 80084a4:	24000cbc 	.word	0x24000cbc

080084a8 <Paint_SetRotate>:
function:	Select Image Rotate
parameter:
    Rotate   :   0,90,180,270
******************************************************************************/
void Paint_SetRotate(UWORD Rotate)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b082      	sub	sp, #8
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	4603      	mov	r3, r0
 80084b0:	80fb      	strh	r3, [r7, #6]
    if(Rotate == ROTATE_0 || Rotate == ROTATE_90 || Rotate == ROTATE_180 || Rotate == ROTATE_270) {
 80084b2:	88fb      	ldrh	r3, [r7, #6]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d009      	beq.n	80084cc <Paint_SetRotate+0x24>
 80084b8:	88fb      	ldrh	r3, [r7, #6]
 80084ba:	2b5a      	cmp	r3, #90	; 0x5a
 80084bc:	d006      	beq.n	80084cc <Paint_SetRotate+0x24>
 80084be:	88fb      	ldrh	r3, [r7, #6]
 80084c0:	2bb4      	cmp	r3, #180	; 0xb4
 80084c2:	d003      	beq.n	80084cc <Paint_SetRotate+0x24>
 80084c4:	88fb      	ldrh	r3, [r7, #6]
 80084c6:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80084ca:	d108      	bne.n	80084de <Paint_SetRotate+0x36>
        Debug("Set image Rotate %d\r\n", Rotate);
 80084cc:	88fb      	ldrh	r3, [r7, #6]
 80084ce:	4619      	mov	r1, r3
 80084d0:	4807      	ldr	r0, [pc, #28]	; (80084f0 <Paint_SetRotate+0x48>)
 80084d2:	f005 fa23 	bl	800d91c <iprintf>
        Paint.Rotate = Rotate;
 80084d6:	4a07      	ldr	r2, [pc, #28]	; (80084f4 <Paint_SetRotate+0x4c>)
 80084d8:	88fb      	ldrh	r3, [r7, #6]
 80084da:	81d3      	strh	r3, [r2, #14]
 80084dc:	e003      	b.n	80084e6 <Paint_SetRotate+0x3e>
    } else {
        Debug("rotate = 0, 90, 180, 270\r\n");
 80084de:	4806      	ldr	r0, [pc, #24]	; (80084f8 <Paint_SetRotate+0x50>)
 80084e0:	f005 faa2 	bl	800da28 <puts>
      //  exit(0);
    }
}
 80084e4:	bf00      	nop
 80084e6:	bf00      	nop
 80084e8:	3708      	adds	r7, #8
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
 80084ee:	bf00      	nop
 80084f0:	08011090 	.word	0x08011090
 80084f4:	24000cc0 	.word	0x24000cc0
 80084f8:	080110b0 	.word	0x080110b0

080084fc <Paint_SetPixel>:
    Xpoint  :   At point X
    Ypoint  :   At point Y
    Color   :   Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b084      	sub	sp, #16
 8008500:	af00      	add	r7, sp, #0
 8008502:	4603      	mov	r3, r0
 8008504:	80fb      	strh	r3, [r7, #6]
 8008506:	460b      	mov	r3, r1
 8008508:	80bb      	strh	r3, [r7, #4]
 800850a:	4613      	mov	r3, r2
 800850c:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 800850e:	4b50      	ldr	r3, [pc, #320]	; (8008650 <Paint_SetPixel+0x154>)
 8008510:	889b      	ldrh	r3, [r3, #4]
 8008512:	b29b      	uxth	r3, r3
 8008514:	88fa      	ldrh	r2, [r7, #6]
 8008516:	429a      	cmp	r2, r3
 8008518:	d805      	bhi.n	8008526 <Paint_SetPixel+0x2a>
 800851a:	4b4d      	ldr	r3, [pc, #308]	; (8008650 <Paint_SetPixel+0x154>)
 800851c:	88db      	ldrh	r3, [r3, #6]
 800851e:	b29b      	uxth	r3, r3
 8008520:	88ba      	ldrh	r2, [r7, #4]
 8008522:	429a      	cmp	r2, r3
 8008524:	d903      	bls.n	800852e <Paint_SetPixel+0x32>
        Debug("Exceeding display boundaries\r\n");
 8008526:	484b      	ldr	r0, [pc, #300]	; (8008654 <Paint_SetPixel+0x158>)
 8008528:	f005 fa7e 	bl	800da28 <puts>
        return;
 800852c:	e08c      	b.n	8008648 <Paint_SetPixel+0x14c>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 800852e:	4b48      	ldr	r3, [pc, #288]	; (8008650 <Paint_SetPixel+0x154>)
 8008530:	89db      	ldrh	r3, [r3, #14]
 8008532:	b29b      	uxth	r3, r3
 8008534:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8008538:	d02d      	beq.n	8008596 <Paint_SetPixel+0x9a>
 800853a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800853e:	f300 8080 	bgt.w	8008642 <Paint_SetPixel+0x146>
 8008542:	2bb4      	cmp	r3, #180	; 0xb4
 8008544:	d016      	beq.n	8008574 <Paint_SetPixel+0x78>
 8008546:	2bb4      	cmp	r3, #180	; 0xb4
 8008548:	dc7b      	bgt.n	8008642 <Paint_SetPixel+0x146>
 800854a:	2b00      	cmp	r3, #0
 800854c:	d002      	beq.n	8008554 <Paint_SetPixel+0x58>
 800854e:	2b5a      	cmp	r3, #90	; 0x5a
 8008550:	d005      	beq.n	800855e <Paint_SetPixel+0x62>
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;

    default:
        return;
 8008552:	e076      	b.n	8008642 <Paint_SetPixel+0x146>
        X = Xpoint;
 8008554:	88fb      	ldrh	r3, [r7, #6]
 8008556:	81fb      	strh	r3, [r7, #14]
        Y = Ypoint;  
 8008558:	88bb      	ldrh	r3, [r7, #4]
 800855a:	81bb      	strh	r3, [r7, #12]
        break;
 800855c:	e026      	b.n	80085ac <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Ypoint - 1;
 800855e:	4b3c      	ldr	r3, [pc, #240]	; (8008650 <Paint_SetPixel+0x154>)
 8008560:	891b      	ldrh	r3, [r3, #8]
 8008562:	b29a      	uxth	r2, r3
 8008564:	88bb      	ldrh	r3, [r7, #4]
 8008566:	1ad3      	subs	r3, r2, r3
 8008568:	b29b      	uxth	r3, r3
 800856a:	3b01      	subs	r3, #1
 800856c:	81fb      	strh	r3, [r7, #14]
        Y = Xpoint;
 800856e:	88fb      	ldrh	r3, [r7, #6]
 8008570:	81bb      	strh	r3, [r7, #12]
        break;
 8008572:	e01b      	b.n	80085ac <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Xpoint - 1;
 8008574:	4b36      	ldr	r3, [pc, #216]	; (8008650 <Paint_SetPixel+0x154>)
 8008576:	891b      	ldrh	r3, [r3, #8]
 8008578:	b29a      	uxth	r2, r3
 800857a:	88fb      	ldrh	r3, [r7, #6]
 800857c:	1ad3      	subs	r3, r2, r3
 800857e:	b29b      	uxth	r3, r3
 8008580:	3b01      	subs	r3, #1
 8008582:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Ypoint - 1;
 8008584:	4b32      	ldr	r3, [pc, #200]	; (8008650 <Paint_SetPixel+0x154>)
 8008586:	895b      	ldrh	r3, [r3, #10]
 8008588:	b29a      	uxth	r2, r3
 800858a:	88bb      	ldrh	r3, [r7, #4]
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	b29b      	uxth	r3, r3
 8008590:	3b01      	subs	r3, #1
 8008592:	81bb      	strh	r3, [r7, #12]
        break;
 8008594:	e00a      	b.n	80085ac <Paint_SetPixel+0xb0>
        X = Ypoint;
 8008596:	88bb      	ldrh	r3, [r7, #4]
 8008598:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Xpoint - 1;
 800859a:	4b2d      	ldr	r3, [pc, #180]	; (8008650 <Paint_SetPixel+0x154>)
 800859c:	895b      	ldrh	r3, [r3, #10]
 800859e:	b29a      	uxth	r2, r3
 80085a0:	88fb      	ldrh	r3, [r7, #6]
 80085a2:	1ad3      	subs	r3, r2, r3
 80085a4:	b29b      	uxth	r3, r3
 80085a6:	3b01      	subs	r3, #1
 80085a8:	81bb      	strh	r3, [r7, #12]
        break;
 80085aa:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 80085ac:	4b28      	ldr	r3, [pc, #160]	; (8008650 <Paint_SetPixel+0x154>)
 80085ae:	8a1b      	ldrh	r3, [r3, #16]
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	2b03      	cmp	r3, #3
 80085b4:	d847      	bhi.n	8008646 <Paint_SetPixel+0x14a>
 80085b6:	a201      	add	r2, pc, #4	; (adr r2, 80085bc <Paint_SetPixel+0xc0>)
 80085b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085bc:	08008613 	.word	0x08008613
 80085c0:	080085cd 	.word	0x080085cd
 80085c4:	080085df 	.word	0x080085df
 80085c8:	080085f1 	.word	0x080085f1
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 80085cc:	4b20      	ldr	r3, [pc, #128]	; (8008650 <Paint_SetPixel+0x154>)
 80085ce:	891b      	ldrh	r3, [r3, #8]
 80085d0:	b29a      	uxth	r2, r3
 80085d2:	89fb      	ldrh	r3, [r7, #14]
 80085d4:	1ad3      	subs	r3, r2, r3
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	3b01      	subs	r3, #1
 80085da:	81fb      	strh	r3, [r7, #14]
        break;
 80085dc:	e01a      	b.n	8008614 <Paint_SetPixel+0x118>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 80085de:	4b1c      	ldr	r3, [pc, #112]	; (8008650 <Paint_SetPixel+0x154>)
 80085e0:	895b      	ldrh	r3, [r3, #10]
 80085e2:	b29a      	uxth	r2, r3
 80085e4:	89bb      	ldrh	r3, [r7, #12]
 80085e6:	1ad3      	subs	r3, r2, r3
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	3b01      	subs	r3, #1
 80085ec:	81bb      	strh	r3, [r7, #12]
        break;
 80085ee:	e011      	b.n	8008614 <Paint_SetPixel+0x118>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 80085f0:	4b17      	ldr	r3, [pc, #92]	; (8008650 <Paint_SetPixel+0x154>)
 80085f2:	891b      	ldrh	r3, [r3, #8]
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	89fb      	ldrh	r3, [r7, #14]
 80085f8:	1ad3      	subs	r3, r2, r3
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	3b01      	subs	r3, #1
 80085fe:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Y - 1;
 8008600:	4b13      	ldr	r3, [pc, #76]	; (8008650 <Paint_SetPixel+0x154>)
 8008602:	895b      	ldrh	r3, [r3, #10]
 8008604:	b29a      	uxth	r2, r3
 8008606:	89bb      	ldrh	r3, [r7, #12]
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	b29b      	uxth	r3, r3
 800860c:	3b01      	subs	r3, #1
 800860e:	81bb      	strh	r3, [r7, #12]
        break;
 8008610:	e000      	b.n	8008614 <Paint_SetPixel+0x118>
        break;
 8008612:	bf00      	nop
    default:
        return;
    }

    // printf("x = %d, y = %d\r\n", X, Y);
    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8008614:	4b0e      	ldr	r3, [pc, #56]	; (8008650 <Paint_SetPixel+0x154>)
 8008616:	891b      	ldrh	r3, [r3, #8]
 8008618:	b29b      	uxth	r3, r3
 800861a:	89fa      	ldrh	r2, [r7, #14]
 800861c:	429a      	cmp	r2, r3
 800861e:	d805      	bhi.n	800862c <Paint_SetPixel+0x130>
 8008620:	4b0b      	ldr	r3, [pc, #44]	; (8008650 <Paint_SetPixel+0x154>)
 8008622:	895b      	ldrh	r3, [r3, #10]
 8008624:	b29b      	uxth	r3, r3
 8008626:	89ba      	ldrh	r2, [r7, #12]
 8008628:	429a      	cmp	r2, r3
 800862a:	d903      	bls.n	8008634 <Paint_SetPixel+0x138>
        Debug("Exceeding display boundaries\r\n");
 800862c:	4809      	ldr	r0, [pc, #36]	; (8008654 <Paint_SetPixel+0x158>)
 800862e:	f005 f9fb 	bl	800da28 <puts>
        return;
 8008632:	e009      	b.n	8008648 <Paint_SetPixel+0x14c>
    }
    
   // UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
		DISPLAY(X,Y, Color);
 8008634:	4b08      	ldr	r3, [pc, #32]	; (8008658 <Paint_SetPixel+0x15c>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	887a      	ldrh	r2, [r7, #2]
 800863a:	89b9      	ldrh	r1, [r7, #12]
 800863c:	89f8      	ldrh	r0, [r7, #14]
 800863e:	4798      	blx	r3
 8008640:	e002      	b.n	8008648 <Paint_SetPixel+0x14c>
        return;
 8008642:	bf00      	nop
 8008644:	e000      	b.n	8008648 <Paint_SetPixel+0x14c>
        return;
 8008646:	bf00      	nop
}
 8008648:	3710      	adds	r7, #16
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}
 800864e:	bf00      	nop
 8008650:	24000cc0 	.word	0x24000cc0
 8008654:	0801116c 	.word	0x0801116c
 8008658:	24000cbc 	.word	0x24000cbc

0800865c <Paint_Clear>:
function:	Clear the color of the picture
parameter:
    Color   :   Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{	
 800865c:	b580      	push	{r7, lr}
 800865e:	b082      	sub	sp, #8
 8008660:	af00      	add	r7, sp, #0
 8008662:	4603      	mov	r3, r0
 8008664:	80fb      	strh	r3, [r7, #6]
	CLEAR(Color);
 8008666:	4b04      	ldr	r3, [pc, #16]	; (8008678 <Paint_Clear+0x1c>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	88fa      	ldrh	r2, [r7, #6]
 800866c:	4610      	mov	r0, r2
 800866e:	4798      	blx	r3
}
 8008670:	bf00      	nop
 8008672:	3708      	adds	r7, #8
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}
 8008678:	24000cd8 	.word	0x24000cd8

0800867c <Paint_DrawPoint>:
    Color		:   Set color
    Dot_Pixel	:	point size
******************************************************************************/
void Paint_DrawPoint( UWORD Xpoint,       UWORD Ypoint, UWORD Color,
                      DOT_PIXEL Dot_Pixel,DOT_STYLE Dot_FillWay)
{
 800867c:	b590      	push	{r4, r7, lr}
 800867e:	b085      	sub	sp, #20
 8008680:	af00      	add	r7, sp, #0
 8008682:	4604      	mov	r4, r0
 8008684:	4608      	mov	r0, r1
 8008686:	4611      	mov	r1, r2
 8008688:	461a      	mov	r2, r3
 800868a:	4623      	mov	r3, r4
 800868c:	80fb      	strh	r3, [r7, #6]
 800868e:	4603      	mov	r3, r0
 8008690:	80bb      	strh	r3, [r7, #4]
 8008692:	460b      	mov	r3, r1
 8008694:	807b      	strh	r3, [r7, #2]
 8008696:	4613      	mov	r3, r2
 8008698:	707b      	strb	r3, [r7, #1]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 800869a:	4b44      	ldr	r3, [pc, #272]	; (80087ac <Paint_DrawPoint+0x130>)
 800869c:	889b      	ldrh	r3, [r3, #4]
 800869e:	b29b      	uxth	r3, r3
 80086a0:	88fa      	ldrh	r2, [r7, #6]
 80086a2:	429a      	cmp	r2, r3
 80086a4:	d805      	bhi.n	80086b2 <Paint_DrawPoint+0x36>
 80086a6:	4b41      	ldr	r3, [pc, #260]	; (80087ac <Paint_DrawPoint+0x130>)
 80086a8:	88db      	ldrh	r3, [r3, #6]
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	88ba      	ldrh	r2, [r7, #4]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	d903      	bls.n	80086ba <Paint_DrawPoint+0x3e>
        Debug("Paint_DrawPoint Input exceeds the normal display range\r\n");
 80086b2:	483f      	ldr	r0, [pc, #252]	; (80087b0 <Paint_DrawPoint+0x134>)
 80086b4:	f005 f9b8 	bl	800da28 <puts>
        return;
 80086b8:	e074      	b.n	80087a4 <Paint_DrawPoint+0x128>
    }

    int16_t XDir_Num , YDir_Num;
    if (Dot_FillWay == DOT_FILL_AROUND) {
 80086ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80086be:	2b01      	cmp	r3, #1
 80086c0:	d144      	bne.n	800874c <Paint_DrawPoint+0xd0>
        for (XDir_Num = 0; XDir_Num < 2*Dot_Pixel - 1; XDir_Num++) {
 80086c2:	2300      	movs	r3, #0
 80086c4:	81fb      	strh	r3, [r7, #14]
 80086c6:	e039      	b.n	800873c <Paint_DrawPoint+0xc0>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 80086c8:	2300      	movs	r3, #0
 80086ca:	81bb      	strh	r3, [r7, #12]
 80086cc:	e029      	b.n	8008722 <Paint_DrawPoint+0xa6>
                if(Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 80086ce:	88fa      	ldrh	r2, [r7, #6]
 80086d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80086d4:	441a      	add	r2, r3
 80086d6:	787b      	ldrb	r3, [r7, #1]
 80086d8:	1ad3      	subs	r3, r2, r3
 80086da:	2b00      	cmp	r3, #0
 80086dc:	db28      	blt.n	8008730 <Paint_DrawPoint+0xb4>
 80086de:	88ba      	ldrh	r2, [r7, #4]
 80086e0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80086e4:	441a      	add	r2, r3
 80086e6:	787b      	ldrb	r3, [r7, #1]
 80086e8:	1ad3      	subs	r3, r2, r3
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	db20      	blt.n	8008730 <Paint_DrawPoint+0xb4>
                    break;
                // printf("x = %d, y = %d\r\n", Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel);
                Paint_SetPixel(Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel, Color);
 80086ee:	89fa      	ldrh	r2, [r7, #14]
 80086f0:	88fb      	ldrh	r3, [r7, #6]
 80086f2:	4413      	add	r3, r2
 80086f4:	b29a      	uxth	r2, r3
 80086f6:	787b      	ldrb	r3, [r7, #1]
 80086f8:	b29b      	uxth	r3, r3
 80086fa:	1ad3      	subs	r3, r2, r3
 80086fc:	b298      	uxth	r0, r3
 80086fe:	89ba      	ldrh	r2, [r7, #12]
 8008700:	88bb      	ldrh	r3, [r7, #4]
 8008702:	4413      	add	r3, r2
 8008704:	b29a      	uxth	r2, r3
 8008706:	787b      	ldrb	r3, [r7, #1]
 8008708:	b29b      	uxth	r3, r3
 800870a:	1ad3      	subs	r3, r2, r3
 800870c:	b29b      	uxth	r3, r3
 800870e:	887a      	ldrh	r2, [r7, #2]
 8008710:	4619      	mov	r1, r3
 8008712:	f7ff fef3 	bl	80084fc <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 8008716:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800871a:	b29b      	uxth	r3, r3
 800871c:	3301      	adds	r3, #1
 800871e:	b29b      	uxth	r3, r3
 8008720:	81bb      	strh	r3, [r7, #12]
 8008722:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8008726:	787b      	ldrb	r3, [r7, #1]
 8008728:	005b      	lsls	r3, r3, #1
 800872a:	3b01      	subs	r3, #1
 800872c:	429a      	cmp	r2, r3
 800872e:	dbce      	blt.n	80086ce <Paint_DrawPoint+0x52>
        for (XDir_Num = 0; XDir_Num < 2*Dot_Pixel - 1; XDir_Num++) {
 8008730:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008734:	b29b      	uxth	r3, r3
 8008736:	3301      	adds	r3, #1
 8008738:	b29b      	uxth	r3, r3
 800873a:	81fb      	strh	r3, [r7, #14]
 800873c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008740:	787b      	ldrb	r3, [r7, #1]
 8008742:	005b      	lsls	r3, r3, #1
 8008744:	3b01      	subs	r3, #1
 8008746:	429a      	cmp	r2, r3
 8008748:	dbbe      	blt.n	80086c8 <Paint_DrawPoint+0x4c>
 800874a:	e02b      	b.n	80087a4 <Paint_DrawPoint+0x128>
            }
        }
    } else {
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 800874c:	2300      	movs	r3, #0
 800874e:	81fb      	strh	r3, [r7, #14]
 8008750:	e023      	b.n	800879a <Paint_DrawPoint+0x11e>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 8008752:	2300      	movs	r3, #0
 8008754:	81bb      	strh	r3, [r7, #12]
 8008756:	e015      	b.n	8008784 <Paint_DrawPoint+0x108>
                Paint_SetPixel(Xpoint + XDir_Num - 1, Ypoint + YDir_Num - 1, Color);
 8008758:	89fa      	ldrh	r2, [r7, #14]
 800875a:	88fb      	ldrh	r3, [r7, #6]
 800875c:	4413      	add	r3, r2
 800875e:	b29b      	uxth	r3, r3
 8008760:	3b01      	subs	r3, #1
 8008762:	b298      	uxth	r0, r3
 8008764:	89ba      	ldrh	r2, [r7, #12]
 8008766:	88bb      	ldrh	r3, [r7, #4]
 8008768:	4413      	add	r3, r2
 800876a:	b29b      	uxth	r3, r3
 800876c:	3b01      	subs	r3, #1
 800876e:	b29b      	uxth	r3, r3
 8008770:	887a      	ldrh	r2, [r7, #2]
 8008772:	4619      	mov	r1, r3
 8008774:	f7ff fec2 	bl	80084fc <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 8008778:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800877c:	b29b      	uxth	r3, r3
 800877e:	3301      	adds	r3, #1
 8008780:	b29b      	uxth	r3, r3
 8008782:	81bb      	strh	r3, [r7, #12]
 8008784:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8008788:	787b      	ldrb	r3, [r7, #1]
 800878a:	429a      	cmp	r2, r3
 800878c:	dbe4      	blt.n	8008758 <Paint_DrawPoint+0xdc>
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 800878e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008792:	b29b      	uxth	r3, r3
 8008794:	3301      	adds	r3, #1
 8008796:	b29b      	uxth	r3, r3
 8008798:	81fb      	strh	r3, [r7, #14]
 800879a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800879e:	787b      	ldrb	r3, [r7, #1]
 80087a0:	429a      	cmp	r2, r3
 80087a2:	dbd6      	blt.n	8008752 <Paint_DrawPoint+0xd6>
            }
        }
    }
}
 80087a4:	3714      	adds	r7, #20
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd90      	pop	{r4, r7, pc}
 80087aa:	bf00      	nop
 80087ac:	24000cc0 	.word	0x24000cc0
 80087b0:	08011194 	.word	0x08011194

080087b4 <Paint_DrawLine>:
    Yend   End point Ypoint coordinate
    Color  The color of the line segment
******************************************************************************/
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, 
                    UWORD Color, DOT_PIXEL Line_width, LINE_STYLE Line_Style)
{
 80087b4:	b590      	push	{r4, r7, lr}
 80087b6:	b08d      	sub	sp, #52	; 0x34
 80087b8:	af02      	add	r7, sp, #8
 80087ba:	4604      	mov	r4, r0
 80087bc:	4608      	mov	r0, r1
 80087be:	4611      	mov	r1, r2
 80087c0:	461a      	mov	r2, r3
 80087c2:	4623      	mov	r3, r4
 80087c4:	80fb      	strh	r3, [r7, #6]
 80087c6:	4603      	mov	r3, r0
 80087c8:	80bb      	strh	r3, [r7, #4]
 80087ca:	460b      	mov	r3, r1
 80087cc:	807b      	strh	r3, [r7, #2]
 80087ce:	4613      	mov	r3, r2
 80087d0:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80087d2:	4b4d      	ldr	r3, [pc, #308]	; (8008908 <Paint_DrawLine+0x154>)
 80087d4:	889b      	ldrh	r3, [r3, #4]
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	88fa      	ldrh	r2, [r7, #6]
 80087da:	429a      	cmp	r2, r3
 80087dc:	d811      	bhi.n	8008802 <Paint_DrawLine+0x4e>
 80087de:	4b4a      	ldr	r3, [pc, #296]	; (8008908 <Paint_DrawLine+0x154>)
 80087e0:	88db      	ldrh	r3, [r3, #6]
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	88ba      	ldrh	r2, [r7, #4]
 80087e6:	429a      	cmp	r2, r3
 80087e8:	d80b      	bhi.n	8008802 <Paint_DrawLine+0x4e>
        Xend > Paint.Width || Yend > Paint.Height) {
 80087ea:	4b47      	ldr	r3, [pc, #284]	; (8008908 <Paint_DrawLine+0x154>)
 80087ec:	889b      	ldrh	r3, [r3, #4]
 80087ee:	b29b      	uxth	r3, r3
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80087f0:	887a      	ldrh	r2, [r7, #2]
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d805      	bhi.n	8008802 <Paint_DrawLine+0x4e>
        Xend > Paint.Width || Yend > Paint.Height) {
 80087f6:	4b44      	ldr	r3, [pc, #272]	; (8008908 <Paint_DrawLine+0x154>)
 80087f8:	88db      	ldrh	r3, [r3, #6]
 80087fa:	b29b      	uxth	r3, r3
 80087fc:	883a      	ldrh	r2, [r7, #0]
 80087fe:	429a      	cmp	r2, r3
 8008800:	d903      	bls.n	800880a <Paint_DrawLine+0x56>
        Debug("Paint_DrawLine Input exceeds the normal display range\r\n");
 8008802:	4842      	ldr	r0, [pc, #264]	; (800890c <Paint_DrawLine+0x158>)
 8008804:	f005 f910 	bl	800da28 <puts>
        return;
 8008808:	e07b      	b.n	8008902 <Paint_DrawLine+0x14e>
    }

    UWORD Xpoint = Xstart;
 800880a:	88fb      	ldrh	r3, [r7, #6]
 800880c:	84fb      	strh	r3, [r7, #38]	; 0x26
    UWORD Ypoint = Ystart;
 800880e:	88bb      	ldrh	r3, [r7, #4]
 8008810:	84bb      	strh	r3, [r7, #36]	; 0x24
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 8008812:	887a      	ldrh	r2, [r7, #2]
 8008814:	88fb      	ldrh	r3, [r7, #6]
 8008816:	1ad3      	subs	r3, r2, r3
 8008818:	2b00      	cmp	r3, #0
 800881a:	bfb8      	it	lt
 800881c:	425b      	neglt	r3, r3
 800881e:	61bb      	str	r3, [r7, #24]
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 8008820:	883a      	ldrh	r2, [r7, #0]
 8008822:	88bb      	ldrh	r3, [r7, #4]
 8008824:	1ad3      	subs	r3, r2, r3
 8008826:	2b00      	cmp	r3, #0
 8008828:	bfb8      	it	lt
 800882a:	425b      	neglt	r3, r3
 800882c:	425b      	negs	r3, r3
 800882e:	617b      	str	r3, [r7, #20]

    // Increment direction, 1 is positive, -1 is counter;
    int XAddway = Xstart < Xend ? 1 : -1;
 8008830:	88fa      	ldrh	r2, [r7, #6]
 8008832:	887b      	ldrh	r3, [r7, #2]
 8008834:	429a      	cmp	r2, r3
 8008836:	d201      	bcs.n	800883c <Paint_DrawLine+0x88>
 8008838:	2301      	movs	r3, #1
 800883a:	e001      	b.n	8008840 <Paint_DrawLine+0x8c>
 800883c:	f04f 33ff 	mov.w	r3, #4294967295
 8008840:	613b      	str	r3, [r7, #16]
    int YAddway = Ystart < Yend ? 1 : -1;
 8008842:	88ba      	ldrh	r2, [r7, #4]
 8008844:	883b      	ldrh	r3, [r7, #0]
 8008846:	429a      	cmp	r2, r3
 8008848:	d201      	bcs.n	800884e <Paint_DrawLine+0x9a>
 800884a:	2301      	movs	r3, #1
 800884c:	e001      	b.n	8008852 <Paint_DrawLine+0x9e>
 800884e:	f04f 33ff 	mov.w	r3, #4294967295
 8008852:	60fb      	str	r3, [r7, #12]

    //Cumulative error
    int Esp = dx + dy;
 8008854:	69ba      	ldr	r2, [r7, #24]
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	4413      	add	r3, r2
 800885a:	623b      	str	r3, [r7, #32]
    char Dotted_Len = 0;
 800885c:	2300      	movs	r3, #0
 800885e:	77fb      	strb	r3, [r7, #31]

    for (;;) {
        Dotted_Len++;
 8008860:	7ffb      	ldrb	r3, [r7, #31]
 8008862:	3301      	adds	r3, #1
 8008864:	77fb      	strb	r3, [r7, #31]
        //Painted dotted line, 2 point is really virtual
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0) {
 8008866:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800886a:	2b01      	cmp	r3, #1
 800886c:	d118      	bne.n	80088a0 <Paint_DrawLine+0xec>
 800886e:	7ffa      	ldrb	r2, [r7, #31]
 8008870:	4b27      	ldr	r3, [pc, #156]	; (8008910 <Paint_DrawLine+0x15c>)
 8008872:	fba3 1302 	umull	r1, r3, r3, r2
 8008876:	0859      	lsrs	r1, r3, #1
 8008878:	460b      	mov	r3, r1
 800887a:	005b      	lsls	r3, r3, #1
 800887c:	440b      	add	r3, r1
 800887e:	1ad3      	subs	r3, r2, r3
 8008880:	b2db      	uxtb	r3, r3
 8008882:	2b00      	cmp	r3, #0
 8008884:	d10c      	bne.n	80088a0 <Paint_DrawLine+0xec>
            //Debug("LINE_DOTTED\r\n");
            Paint_DrawPoint(Xpoint, Ypoint, IMAGE_BACKGROUND, Line_width, DOT_STYLE_DFT);
 8008886:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800888a:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800888c:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 800888e:	2201      	movs	r2, #1
 8008890:	9200      	str	r2, [sp, #0]
 8008892:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008896:	f7ff fef1 	bl	800867c <Paint_DrawPoint>
            Dotted_Len = 0;
 800889a:	2300      	movs	r3, #0
 800889c:	77fb      	strb	r3, [r7, #31]
 800889e:	e008      	b.n	80088b2 <Paint_DrawLine+0xfe>
        } else {
            Paint_DrawPoint(Xpoint, Ypoint, Color, Line_width, DOT_STYLE_DFT);
 80088a0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80088a4:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80088a6:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80088a8:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80088aa:	2401      	movs	r4, #1
 80088ac:	9400      	str	r4, [sp, #0]
 80088ae:	f7ff fee5 	bl	800867c <Paint_DrawPoint>
        }
        if (2 * Esp >= dy) {
 80088b2:	6a3b      	ldr	r3, [r7, #32]
 80088b4:	005b      	lsls	r3, r3, #1
 80088b6:	697a      	ldr	r2, [r7, #20]
 80088b8:	429a      	cmp	r2, r3
 80088ba:	dc0c      	bgt.n	80088d6 <Paint_DrawLine+0x122>
            if (Xpoint == Xend)
 80088bc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80088be:	887b      	ldrh	r3, [r7, #2]
 80088c0:	429a      	cmp	r2, r3
 80088c2:	d01b      	beq.n	80088fc <Paint_DrawLine+0x148>
                break;
            Esp += dy;
 80088c4:	6a3a      	ldr	r2, [r7, #32]
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	4413      	add	r3, r2
 80088ca:	623b      	str	r3, [r7, #32]
            Xpoint += XAddway;
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	b29a      	uxth	r2, r3
 80088d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80088d2:	4413      	add	r3, r2
 80088d4:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
        if (2 * Esp <= dx) {
 80088d6:	6a3b      	ldr	r3, [r7, #32]
 80088d8:	005b      	lsls	r3, r3, #1
 80088da:	69ba      	ldr	r2, [r7, #24]
 80088dc:	429a      	cmp	r2, r3
 80088de:	dbbf      	blt.n	8008860 <Paint_DrawLine+0xac>
            if (Ypoint == Yend)
 80088e0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80088e2:	883b      	ldrh	r3, [r7, #0]
 80088e4:	429a      	cmp	r2, r3
 80088e6:	d00b      	beq.n	8008900 <Paint_DrawLine+0x14c>
                break;
            Esp += dx;
 80088e8:	6a3a      	ldr	r2, [r7, #32]
 80088ea:	69bb      	ldr	r3, [r7, #24]
 80088ec:	4413      	add	r3, r2
 80088ee:	623b      	str	r3, [r7, #32]
            Ypoint += YAddway;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	b29a      	uxth	r2, r3
 80088f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80088f6:	4413      	add	r3, r2
 80088f8:	84bb      	strh	r3, [r7, #36]	; 0x24
        Dotted_Len++;
 80088fa:	e7b1      	b.n	8008860 <Paint_DrawLine+0xac>
                break;
 80088fc:	bf00      	nop
 80088fe:	e000      	b.n	8008902 <Paint_DrawLine+0x14e>
                break;
 8008900:	bf00      	nop
        }
    }
}
 8008902:	372c      	adds	r7, #44	; 0x2c
 8008904:	46bd      	mov	sp, r7
 8008906:	bd90      	pop	{r4, r7, pc}
 8008908:	24000cc0 	.word	0x24000cc0
 800890c:	080111d4 	.word	0x080111d4
 8008910:	aaaaaaab 	.word	0xaaaaaaab

08008914 <Paint_DrawRectangle>:
    Color  The color of the Rectangular segment
    Filled : Whether it is filled--- 1 solid 0empty
******************************************************************************/
void Paint_DrawRectangle( UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, 
                          UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Filled )
{
 8008914:	b590      	push	{r4, r7, lr}
 8008916:	b089      	sub	sp, #36	; 0x24
 8008918:	af04      	add	r7, sp, #16
 800891a:	4604      	mov	r4, r0
 800891c:	4608      	mov	r0, r1
 800891e:	4611      	mov	r1, r2
 8008920:	461a      	mov	r2, r3
 8008922:	4623      	mov	r3, r4
 8008924:	80fb      	strh	r3, [r7, #6]
 8008926:	4603      	mov	r3, r0
 8008928:	80bb      	strh	r3, [r7, #4]
 800892a:	460b      	mov	r3, r1
 800892c:	807b      	strh	r3, [r7, #2]
 800892e:	4613      	mov	r3, r2
 8008930:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8008932:	4b3a      	ldr	r3, [pc, #232]	; (8008a1c <Paint_DrawRectangle+0x108>)
 8008934:	889b      	ldrh	r3, [r3, #4]
 8008936:	b29b      	uxth	r3, r3
 8008938:	88fa      	ldrh	r2, [r7, #6]
 800893a:	429a      	cmp	r2, r3
 800893c:	d811      	bhi.n	8008962 <Paint_DrawRectangle+0x4e>
 800893e:	4b37      	ldr	r3, [pc, #220]	; (8008a1c <Paint_DrawRectangle+0x108>)
 8008940:	88db      	ldrh	r3, [r3, #6]
 8008942:	b29b      	uxth	r3, r3
 8008944:	88ba      	ldrh	r2, [r7, #4]
 8008946:	429a      	cmp	r2, r3
 8008948:	d80b      	bhi.n	8008962 <Paint_DrawRectangle+0x4e>
        Xend > Paint.Width || Yend > Paint.Height) {
 800894a:	4b34      	ldr	r3, [pc, #208]	; (8008a1c <Paint_DrawRectangle+0x108>)
 800894c:	889b      	ldrh	r3, [r3, #4]
 800894e:	b29b      	uxth	r3, r3
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8008950:	887a      	ldrh	r2, [r7, #2]
 8008952:	429a      	cmp	r2, r3
 8008954:	d805      	bhi.n	8008962 <Paint_DrawRectangle+0x4e>
        Xend > Paint.Width || Yend > Paint.Height) {
 8008956:	4b31      	ldr	r3, [pc, #196]	; (8008a1c <Paint_DrawRectangle+0x108>)
 8008958:	88db      	ldrh	r3, [r3, #6]
 800895a:	b29b      	uxth	r3, r3
 800895c:	883a      	ldrh	r2, [r7, #0]
 800895e:	429a      	cmp	r2, r3
 8008960:	d903      	bls.n	800896a <Paint_DrawRectangle+0x56>
        Debug("Input exceeds the normal display range\r\n");
 8008962:	482f      	ldr	r0, [pc, #188]	; (8008a20 <Paint_DrawRectangle+0x10c>)
 8008964:	f005 f860 	bl	800da28 <puts>
        return;
 8008968:	e054      	b.n	8008a14 <Paint_DrawRectangle+0x100>
    }

    if (Filled ) {
 800896a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800896e:	2b00      	cmp	r3, #0
 8008970:	d018      	beq.n	80089a4 <Paint_DrawRectangle+0x90>
        UWORD Ypoint;
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 8008972:	88bb      	ldrh	r3, [r7, #4]
 8008974:	81fb      	strh	r3, [r7, #14]
 8008976:	e010      	b.n	800899a <Paint_DrawRectangle+0x86>
            Paint_DrawLine(Xstart, Ypoint, Xend, Ypoint, Color ,Line_width, LINE_STYLE_SOLID);
 8008978:	89fc      	ldrh	r4, [r7, #14]
 800897a:	887a      	ldrh	r2, [r7, #2]
 800897c:	89f9      	ldrh	r1, [r7, #14]
 800897e:	88f8      	ldrh	r0, [r7, #6]
 8008980:	2300      	movs	r3, #0
 8008982:	9302      	str	r3, [sp, #8]
 8008984:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008988:	9301      	str	r3, [sp, #4]
 800898a:	8c3b      	ldrh	r3, [r7, #32]
 800898c:	9300      	str	r3, [sp, #0]
 800898e:	4623      	mov	r3, r4
 8008990:	f7ff ff10 	bl	80087b4 <Paint_DrawLine>
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 8008994:	89fb      	ldrh	r3, [r7, #14]
 8008996:	3301      	adds	r3, #1
 8008998:	81fb      	strh	r3, [r7, #14]
 800899a:	89fa      	ldrh	r2, [r7, #14]
 800899c:	883b      	ldrh	r3, [r7, #0]
 800899e:	429a      	cmp	r2, r3
 80089a0:	d3ea      	bcc.n	8008978 <Paint_DrawRectangle+0x64>
 80089a2:	e037      	b.n	8008a14 <Paint_DrawRectangle+0x100>
        }
    } else {
        Paint_DrawLine(Xstart, Ystart, Xend, Ystart, Color ,Line_width, LINE_STYLE_SOLID);
 80089a4:	88bc      	ldrh	r4, [r7, #4]
 80089a6:	887a      	ldrh	r2, [r7, #2]
 80089a8:	88b9      	ldrh	r1, [r7, #4]
 80089aa:	88f8      	ldrh	r0, [r7, #6]
 80089ac:	2300      	movs	r3, #0
 80089ae:	9302      	str	r3, [sp, #8]
 80089b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80089b4:	9301      	str	r3, [sp, #4]
 80089b6:	8c3b      	ldrh	r3, [r7, #32]
 80089b8:	9300      	str	r3, [sp, #0]
 80089ba:	4623      	mov	r3, r4
 80089bc:	f7ff fefa 	bl	80087b4 <Paint_DrawLine>
        Paint_DrawLine(Xstart, Ystart, Xstart, Yend, Color ,Line_width, LINE_STYLE_SOLID);
 80089c0:	883c      	ldrh	r4, [r7, #0]
 80089c2:	88fa      	ldrh	r2, [r7, #6]
 80089c4:	88b9      	ldrh	r1, [r7, #4]
 80089c6:	88f8      	ldrh	r0, [r7, #6]
 80089c8:	2300      	movs	r3, #0
 80089ca:	9302      	str	r3, [sp, #8]
 80089cc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80089d0:	9301      	str	r3, [sp, #4]
 80089d2:	8c3b      	ldrh	r3, [r7, #32]
 80089d4:	9300      	str	r3, [sp, #0]
 80089d6:	4623      	mov	r3, r4
 80089d8:	f7ff feec 	bl	80087b4 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xend, Ystart, Color ,Line_width, LINE_STYLE_SOLID);
 80089dc:	88bc      	ldrh	r4, [r7, #4]
 80089de:	887a      	ldrh	r2, [r7, #2]
 80089e0:	8839      	ldrh	r1, [r7, #0]
 80089e2:	8878      	ldrh	r0, [r7, #2]
 80089e4:	2300      	movs	r3, #0
 80089e6:	9302      	str	r3, [sp, #8]
 80089e8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80089ec:	9301      	str	r3, [sp, #4]
 80089ee:	8c3b      	ldrh	r3, [r7, #32]
 80089f0:	9300      	str	r3, [sp, #0]
 80089f2:	4623      	mov	r3, r4
 80089f4:	f7ff fede 	bl	80087b4 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xstart, Yend, Color ,Line_width, LINE_STYLE_SOLID);
 80089f8:	883c      	ldrh	r4, [r7, #0]
 80089fa:	88fa      	ldrh	r2, [r7, #6]
 80089fc:	8839      	ldrh	r1, [r7, #0]
 80089fe:	8878      	ldrh	r0, [r7, #2]
 8008a00:	2300      	movs	r3, #0
 8008a02:	9302      	str	r3, [sp, #8]
 8008a04:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008a08:	9301      	str	r3, [sp, #4]
 8008a0a:	8c3b      	ldrh	r3, [r7, #32]
 8008a0c:	9300      	str	r3, [sp, #0]
 8008a0e:	4623      	mov	r3, r4
 8008a10:	f7ff fed0 	bl	80087b4 <Paint_DrawLine>
    }
}
 8008a14:	3714      	adds	r7, #20
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd90      	pop	{r4, r7, pc}
 8008a1a:	bf00      	nop
 8008a1c:	24000cc0 	.word	0x24000cc0
 8008a20:	08011214 	.word	0x08011214

08008a24 <Paint_DrawCircle>:
    Color     The color of the circle segment
    Filled    : Whether it is filled: 1 filling 0Do not
******************************************************************************/
void Paint_DrawCircle(  UWORD X_Center, UWORD Y_Center, UWORD Radius, 
                        UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill )
{
 8008a24:	b590      	push	{r4, r7, lr}
 8008a26:	b087      	sub	sp, #28
 8008a28:	af02      	add	r7, sp, #8
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	4608      	mov	r0, r1
 8008a2e:	4611      	mov	r1, r2
 8008a30:	461a      	mov	r2, r3
 8008a32:	4623      	mov	r3, r4
 8008a34:	80fb      	strh	r3, [r7, #6]
 8008a36:	4603      	mov	r3, r0
 8008a38:	80bb      	strh	r3, [r7, #4]
 8008a3a:	460b      	mov	r3, r1
 8008a3c:	807b      	strh	r3, [r7, #2]
 8008a3e:	4613      	mov	r3, r2
 8008a40:	803b      	strh	r3, [r7, #0]
    if (X_Center > Paint.Width || Y_Center >= Paint.Height) {
 8008a42:	4b68      	ldr	r3, [pc, #416]	; (8008be4 <Paint_DrawCircle+0x1c0>)
 8008a44:	889b      	ldrh	r3, [r3, #4]
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	88fa      	ldrh	r2, [r7, #6]
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d805      	bhi.n	8008a5a <Paint_DrawCircle+0x36>
 8008a4e:	4b65      	ldr	r3, [pc, #404]	; (8008be4 <Paint_DrawCircle+0x1c0>)
 8008a50:	88db      	ldrh	r3, [r3, #6]
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	88ba      	ldrh	r2, [r7, #4]
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d303      	bcc.n	8008a62 <Paint_DrawCircle+0x3e>
        Debug("Paint_DrawCircle Input exceeds the normal display range\r\n");
 8008a5a:	4863      	ldr	r0, [pc, #396]	; (8008be8 <Paint_DrawCircle+0x1c4>)
 8008a5c:	f004 ffe4 	bl	800da28 <puts>
        return;
 8008a60:	e16b      	b.n	8008d3a <Paint_DrawCircle+0x316>
    }

    //Draw a circle from(0, R) as a starting point
    int16_t XCurrent, YCurrent;
    XCurrent = 0;
 8008a62:	2300      	movs	r3, #0
 8008a64:	81fb      	strh	r3, [r7, #14]
    YCurrent = Radius;
 8008a66:	887b      	ldrh	r3, [r7, #2]
 8008a68:	81bb      	strh	r3, [r7, #12]

    //Cumulative error,judge the next point of the logo
    int16_t Esp = 3 - (Radius << 1 );
 8008a6a:	887b      	ldrh	r3, [r7, #2]
 8008a6c:	005b      	lsls	r3, r3, #1
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	f1c3 0303 	rsb	r3, r3, #3
 8008a74:	b29b      	uxth	r3, r3
 8008a76:	817b      	strh	r3, [r7, #10]

    int16_t sCountY;
    if (Draw_Fill == DRAW_FILL_FULL) {
 8008a78:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	f040 8155 	bne.w	8008d2c <Paint_DrawCircle+0x308>
        while (XCurrent <= YCurrent ) { //Realistic circles
 8008a82:	e0a6      	b.n	8008bd2 <Paint_DrawCircle+0x1ae>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 8008a84:	89fb      	ldrh	r3, [r7, #14]
 8008a86:	813b      	strh	r3, [r7, #8]
 8008a88:	e075      	b.n	8008b76 <Paint_DrawCircle+0x152>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//1
 8008a8a:	89fa      	ldrh	r2, [r7, #14]
 8008a8c:	88fb      	ldrh	r3, [r7, #6]
 8008a8e:	4413      	add	r3, r2
 8008a90:	b298      	uxth	r0, r3
 8008a92:	893a      	ldrh	r2, [r7, #8]
 8008a94:	88bb      	ldrh	r3, [r7, #4]
 8008a96:	4413      	add	r3, r2
 8008a98:	b299      	uxth	r1, r3
 8008a9a:	883a      	ldrh	r2, [r7, #0]
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	9300      	str	r3, [sp, #0]
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	f7ff fdeb 	bl	800867c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//2
 8008aa6:	89fb      	ldrh	r3, [r7, #14]
 8008aa8:	88fa      	ldrh	r2, [r7, #6]
 8008aaa:	1ad3      	subs	r3, r2, r3
 8008aac:	b298      	uxth	r0, r3
 8008aae:	893a      	ldrh	r2, [r7, #8]
 8008ab0:	88bb      	ldrh	r3, [r7, #4]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	b299      	uxth	r1, r3
 8008ab6:	883a      	ldrh	r2, [r7, #0]
 8008ab8:	2301      	movs	r3, #1
 8008aba:	9300      	str	r3, [sp, #0]
 8008abc:	2301      	movs	r3, #1
 8008abe:	f7ff fddd 	bl	800867c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//3
 8008ac2:	893b      	ldrh	r3, [r7, #8]
 8008ac4:	88fa      	ldrh	r2, [r7, #6]
 8008ac6:	1ad3      	subs	r3, r2, r3
 8008ac8:	b298      	uxth	r0, r3
 8008aca:	89fa      	ldrh	r2, [r7, #14]
 8008acc:	88bb      	ldrh	r3, [r7, #4]
 8008ace:	4413      	add	r3, r2
 8008ad0:	b299      	uxth	r1, r3
 8008ad2:	883a      	ldrh	r2, [r7, #0]
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	9300      	str	r3, [sp, #0]
 8008ad8:	2301      	movs	r3, #1
 8008ada:	f7ff fdcf 	bl	800867c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//4
 8008ade:	893b      	ldrh	r3, [r7, #8]
 8008ae0:	88fa      	ldrh	r2, [r7, #6]
 8008ae2:	1ad3      	subs	r3, r2, r3
 8008ae4:	b298      	uxth	r0, r3
 8008ae6:	89fb      	ldrh	r3, [r7, #14]
 8008ae8:	88ba      	ldrh	r2, [r7, #4]
 8008aea:	1ad3      	subs	r3, r2, r3
 8008aec:	b299      	uxth	r1, r3
 8008aee:	883a      	ldrh	r2, [r7, #0]
 8008af0:	2301      	movs	r3, #1
 8008af2:	9300      	str	r3, [sp, #0]
 8008af4:	2301      	movs	r3, #1
 8008af6:	f7ff fdc1 	bl	800867c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//5
 8008afa:	89fb      	ldrh	r3, [r7, #14]
 8008afc:	88fa      	ldrh	r2, [r7, #6]
 8008afe:	1ad3      	subs	r3, r2, r3
 8008b00:	b298      	uxth	r0, r3
 8008b02:	893b      	ldrh	r3, [r7, #8]
 8008b04:	88ba      	ldrh	r2, [r7, #4]
 8008b06:	1ad3      	subs	r3, r2, r3
 8008b08:	b299      	uxth	r1, r3
 8008b0a:	883a      	ldrh	r2, [r7, #0]
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	9300      	str	r3, [sp, #0]
 8008b10:	2301      	movs	r3, #1
 8008b12:	f7ff fdb3 	bl	800867c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//6
 8008b16:	89fa      	ldrh	r2, [r7, #14]
 8008b18:	88fb      	ldrh	r3, [r7, #6]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	b298      	uxth	r0, r3
 8008b1e:	893b      	ldrh	r3, [r7, #8]
 8008b20:	88ba      	ldrh	r2, [r7, #4]
 8008b22:	1ad3      	subs	r3, r2, r3
 8008b24:	b299      	uxth	r1, r3
 8008b26:	883a      	ldrh	r2, [r7, #0]
 8008b28:	2301      	movs	r3, #1
 8008b2a:	9300      	str	r3, [sp, #0]
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	f7ff fda5 	bl	800867c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//7
 8008b32:	893a      	ldrh	r2, [r7, #8]
 8008b34:	88fb      	ldrh	r3, [r7, #6]
 8008b36:	4413      	add	r3, r2
 8008b38:	b298      	uxth	r0, r3
 8008b3a:	89fb      	ldrh	r3, [r7, #14]
 8008b3c:	88ba      	ldrh	r2, [r7, #4]
 8008b3e:	1ad3      	subs	r3, r2, r3
 8008b40:	b299      	uxth	r1, r3
 8008b42:	883a      	ldrh	r2, [r7, #0]
 8008b44:	2301      	movs	r3, #1
 8008b46:	9300      	str	r3, [sp, #0]
 8008b48:	2301      	movs	r3, #1
 8008b4a:	f7ff fd97 	bl	800867c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);
 8008b4e:	893a      	ldrh	r2, [r7, #8]
 8008b50:	88fb      	ldrh	r3, [r7, #6]
 8008b52:	4413      	add	r3, r2
 8008b54:	b298      	uxth	r0, r3
 8008b56:	89fa      	ldrh	r2, [r7, #14]
 8008b58:	88bb      	ldrh	r3, [r7, #4]
 8008b5a:	4413      	add	r3, r2
 8008b5c:	b299      	uxth	r1, r3
 8008b5e:	883a      	ldrh	r2, [r7, #0]
 8008b60:	2301      	movs	r3, #1
 8008b62:	9300      	str	r3, [sp, #0]
 8008b64:	2301      	movs	r3, #1
 8008b66:	f7ff fd89 	bl	800867c <Paint_DrawPoint>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 8008b6a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	3301      	adds	r3, #1
 8008b72:	b29b      	uxth	r3, r3
 8008b74:	813b      	strh	r3, [r7, #8]
 8008b76:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8008b7a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	dd83      	ble.n	8008a8a <Paint_DrawCircle+0x66>
            }
            if (Esp < 0 )
 8008b82:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	da09      	bge.n	8008b9e <Paint_DrawCircle+0x17a>
                Esp += 4 * XCurrent + 6;
 8008b8a:	89fb      	ldrh	r3, [r7, #14]
 8008b8c:	009b      	lsls	r3, r3, #2
 8008b8e:	b29a      	uxth	r2, r3
 8008b90:	897b      	ldrh	r3, [r7, #10]
 8008b92:	4413      	add	r3, r2
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	3306      	adds	r3, #6
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	817b      	strh	r3, [r7, #10]
 8008b9c:	e013      	b.n	8008bc6 <Paint_DrawCircle+0x1a2>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 8008b9e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008ba2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008ba6:	1ad3      	subs	r3, r2, r3
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	b29a      	uxth	r2, r3
 8008bae:	897b      	ldrh	r3, [r7, #10]
 8008bb0:	4413      	add	r3, r2
 8008bb2:	b29b      	uxth	r3, r3
 8008bb4:	330a      	adds	r3, #10
 8008bb6:	b29b      	uxth	r3, r3
 8008bb8:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 8008bba:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008bbe:	b29b      	uxth	r3, r3
 8008bc0:	3b01      	subs	r3, #1
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 8008bc6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008bca:	b29b      	uxth	r3, r3
 8008bcc:	3301      	adds	r3, #1
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) { //Realistic circles
 8008bd2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008bd6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	f77f af52 	ble.w	8008a84 <Paint_DrawCircle+0x60>
 8008be0:	e0ab      	b.n	8008d3a <Paint_DrawCircle+0x316>
 8008be2:	bf00      	nop
 8008be4:	24000cc0 	.word	0x24000cc0
 8008be8:	08011244 	.word	0x08011244
        }
    } else { //Draw a hollow circle
        while (XCurrent <= YCurrent ) {
            Paint_DrawPoint(X_Center + XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//1
 8008bec:	89fa      	ldrh	r2, [r7, #14]
 8008bee:	88fb      	ldrh	r3, [r7, #6]
 8008bf0:	4413      	add	r3, r2
 8008bf2:	b298      	uxth	r0, r3
 8008bf4:	89ba      	ldrh	r2, [r7, #12]
 8008bf6:	88bb      	ldrh	r3, [r7, #4]
 8008bf8:	4413      	add	r3, r2
 8008bfa:	b299      	uxth	r1, r3
 8008bfc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c00:	883a      	ldrh	r2, [r7, #0]
 8008c02:	2401      	movs	r4, #1
 8008c04:	9400      	str	r4, [sp, #0]
 8008c06:	f7ff fd39 	bl	800867c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//2
 8008c0a:	89fb      	ldrh	r3, [r7, #14]
 8008c0c:	88fa      	ldrh	r2, [r7, #6]
 8008c0e:	1ad3      	subs	r3, r2, r3
 8008c10:	b298      	uxth	r0, r3
 8008c12:	89ba      	ldrh	r2, [r7, #12]
 8008c14:	88bb      	ldrh	r3, [r7, #4]
 8008c16:	4413      	add	r3, r2
 8008c18:	b299      	uxth	r1, r3
 8008c1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c1e:	883a      	ldrh	r2, [r7, #0]
 8008c20:	2401      	movs	r4, #1
 8008c22:	9400      	str	r4, [sp, #0]
 8008c24:	f7ff fd2a 	bl	800867c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//3
 8008c28:	89bb      	ldrh	r3, [r7, #12]
 8008c2a:	88fa      	ldrh	r2, [r7, #6]
 8008c2c:	1ad3      	subs	r3, r2, r3
 8008c2e:	b298      	uxth	r0, r3
 8008c30:	89fa      	ldrh	r2, [r7, #14]
 8008c32:	88bb      	ldrh	r3, [r7, #4]
 8008c34:	4413      	add	r3, r2
 8008c36:	b299      	uxth	r1, r3
 8008c38:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c3c:	883a      	ldrh	r2, [r7, #0]
 8008c3e:	2401      	movs	r4, #1
 8008c40:	9400      	str	r4, [sp, #0]
 8008c42:	f7ff fd1b 	bl	800867c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//4
 8008c46:	89bb      	ldrh	r3, [r7, #12]
 8008c48:	88fa      	ldrh	r2, [r7, #6]
 8008c4a:	1ad3      	subs	r3, r2, r3
 8008c4c:	b298      	uxth	r0, r3
 8008c4e:	89fb      	ldrh	r3, [r7, #14]
 8008c50:	88ba      	ldrh	r2, [r7, #4]
 8008c52:	1ad3      	subs	r3, r2, r3
 8008c54:	b299      	uxth	r1, r3
 8008c56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c5a:	883a      	ldrh	r2, [r7, #0]
 8008c5c:	2401      	movs	r4, #1
 8008c5e:	9400      	str	r4, [sp, #0]
 8008c60:	f7ff fd0c 	bl	800867c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//5
 8008c64:	89fb      	ldrh	r3, [r7, #14]
 8008c66:	88fa      	ldrh	r2, [r7, #6]
 8008c68:	1ad3      	subs	r3, r2, r3
 8008c6a:	b298      	uxth	r0, r3
 8008c6c:	89bb      	ldrh	r3, [r7, #12]
 8008c6e:	88ba      	ldrh	r2, [r7, #4]
 8008c70:	1ad3      	subs	r3, r2, r3
 8008c72:	b299      	uxth	r1, r3
 8008c74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c78:	883a      	ldrh	r2, [r7, #0]
 8008c7a:	2401      	movs	r4, #1
 8008c7c:	9400      	str	r4, [sp, #0]
 8008c7e:	f7ff fcfd 	bl	800867c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//6
 8008c82:	89fa      	ldrh	r2, [r7, #14]
 8008c84:	88fb      	ldrh	r3, [r7, #6]
 8008c86:	4413      	add	r3, r2
 8008c88:	b298      	uxth	r0, r3
 8008c8a:	89bb      	ldrh	r3, [r7, #12]
 8008c8c:	88ba      	ldrh	r2, [r7, #4]
 8008c8e:	1ad3      	subs	r3, r2, r3
 8008c90:	b299      	uxth	r1, r3
 8008c92:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c96:	883a      	ldrh	r2, [r7, #0]
 8008c98:	2401      	movs	r4, #1
 8008c9a:	9400      	str	r4, [sp, #0]
 8008c9c:	f7ff fcee 	bl	800867c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//7
 8008ca0:	89ba      	ldrh	r2, [r7, #12]
 8008ca2:	88fb      	ldrh	r3, [r7, #6]
 8008ca4:	4413      	add	r3, r2
 8008ca6:	b298      	uxth	r0, r3
 8008ca8:	89fb      	ldrh	r3, [r7, #14]
 8008caa:	88ba      	ldrh	r2, [r7, #4]
 8008cac:	1ad3      	subs	r3, r2, r3
 8008cae:	b299      	uxth	r1, r3
 8008cb0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008cb4:	883a      	ldrh	r2, [r7, #0]
 8008cb6:	2401      	movs	r4, #1
 8008cb8:	9400      	str	r4, [sp, #0]
 8008cba:	f7ff fcdf 	bl	800867c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//0
 8008cbe:	89ba      	ldrh	r2, [r7, #12]
 8008cc0:	88fb      	ldrh	r3, [r7, #6]
 8008cc2:	4413      	add	r3, r2
 8008cc4:	b298      	uxth	r0, r3
 8008cc6:	89fa      	ldrh	r2, [r7, #14]
 8008cc8:	88bb      	ldrh	r3, [r7, #4]
 8008cca:	4413      	add	r3, r2
 8008ccc:	b299      	uxth	r1, r3
 8008cce:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008cd2:	883a      	ldrh	r2, [r7, #0]
 8008cd4:	2401      	movs	r4, #1
 8008cd6:	9400      	str	r4, [sp, #0]
 8008cd8:	f7ff fcd0 	bl	800867c <Paint_DrawPoint>

            if (Esp < 0 )
 8008cdc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	da09      	bge.n	8008cf8 <Paint_DrawCircle+0x2d4>
                Esp += 4 * XCurrent + 6;
 8008ce4:	89fb      	ldrh	r3, [r7, #14]
 8008ce6:	009b      	lsls	r3, r3, #2
 8008ce8:	b29a      	uxth	r2, r3
 8008cea:	897b      	ldrh	r3, [r7, #10]
 8008cec:	4413      	add	r3, r2
 8008cee:	b29b      	uxth	r3, r3
 8008cf0:	3306      	adds	r3, #6
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	817b      	strh	r3, [r7, #10]
 8008cf6:	e013      	b.n	8008d20 <Paint_DrawCircle+0x2fc>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 8008cf8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008cfc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008d00:	1ad3      	subs	r3, r2, r3
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	897b      	ldrh	r3, [r7, #10]
 8008d0a:	4413      	add	r3, r2
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	330a      	adds	r3, #10
 8008d10:	b29b      	uxth	r3, r3
 8008d12:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 8008d14:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	3b01      	subs	r3, #1
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 8008d20:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008d24:	b29b      	uxth	r3, r3
 8008d26:	3301      	adds	r3, #1
 8008d28:	b29b      	uxth	r3, r3
 8008d2a:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) {
 8008d2c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008d30:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008d34:	429a      	cmp	r2, r3
 8008d36:	f77f af59 	ble.w	8008bec <Paint_DrawCircle+0x1c8>
        }
    }
}
 8008d3a:	3714      	adds	r7, #20
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd90      	pop	{r4, r7, pc}

08008d40 <Paint_DrawChar>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Background, UWORD Color_Foreground)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b088      	sub	sp, #32
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	607b      	str	r3, [r7, #4]
 8008d48:	4603      	mov	r3, r0
 8008d4a:	81fb      	strh	r3, [r7, #14]
 8008d4c:	460b      	mov	r3, r1
 8008d4e:	81bb      	strh	r3, [r7, #12]
 8008d50:	4613      	mov	r3, r2
 8008d52:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8008d54:	4b4e      	ldr	r3, [pc, #312]	; (8008e90 <Paint_DrawChar+0x150>)
 8008d56:	889b      	ldrh	r3, [r3, #4]
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	89fa      	ldrh	r2, [r7, #14]
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d805      	bhi.n	8008d6c <Paint_DrawChar+0x2c>
 8008d60:	4b4b      	ldr	r3, [pc, #300]	; (8008e90 <Paint_DrawChar+0x150>)
 8008d62:	88db      	ldrh	r3, [r3, #6]
 8008d64:	b29b      	uxth	r3, r3
 8008d66:	89ba      	ldrh	r2, [r7, #12]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d903      	bls.n	8008d74 <Paint_DrawChar+0x34>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8008d6c:	4849      	ldr	r0, [pc, #292]	; (8008e94 <Paint_DrawChar+0x154>)
 8008d6e:	f004 fe5b 	bl	800da28 <puts>
        return;
 8008d72:	e089      	b.n	8008e88 <Paint_DrawChar+0x148>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 8008d74:	7afb      	ldrb	r3, [r7, #11]
 8008d76:	3b20      	subs	r3, #32
 8008d78:	687a      	ldr	r2, [r7, #4]
 8008d7a:	88d2      	ldrh	r2, [r2, #6]
 8008d7c:	fb02 f303 	mul.w	r3, r2, r3
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	8892      	ldrh	r2, [r2, #4]
 8008d84:	08d2      	lsrs	r2, r2, #3
 8008d86:	b292      	uxth	r2, r2
 8008d88:	4611      	mov	r1, r2
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	8892      	ldrh	r2, [r2, #4]
 8008d8e:	f002 0207 	and.w	r2, r2, #7
 8008d92:	b292      	uxth	r2, r2
 8008d94:	2a00      	cmp	r2, #0
 8008d96:	bf14      	ite	ne
 8008d98:	2201      	movne	r2, #1
 8008d9a:	2200      	moveq	r2, #0
 8008d9c:	b2d2      	uxtb	r2, r2
 8008d9e:	440a      	add	r2, r1
 8008da0:	fb02 f303 	mul.w	r3, r2, r3
 8008da4:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681a      	ldr	r2, [r3, #0]
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	4413      	add	r3, r2
 8008dae:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8008db0:	2300      	movs	r3, #0
 8008db2:	83fb      	strh	r3, [r7, #30]
 8008db4:	e063      	b.n	8008e7e <Paint_DrawChar+0x13e>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8008db6:	2300      	movs	r3, #0
 8008db8:	83bb      	strh	r3, [r7, #28]
 8008dba:	e04e      	b.n	8008e5a <Paint_DrawChar+0x11a>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8008dbc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008dbe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d118      	bne.n	8008df8 <Paint_DrawChar+0xb8>
                if (*ptr & (0x80 >> (Column % 8)))
 8008dc6:	69bb      	ldr	r3, [r7, #24]
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	4619      	mov	r1, r3
 8008dcc:	8bbb      	ldrh	r3, [r7, #28]
 8008dce:	f003 0307 	and.w	r3, r3, #7
 8008dd2:	2280      	movs	r2, #128	; 0x80
 8008dd4:	fa42 f303 	asr.w	r3, r2, r3
 8008dd8:	400b      	ands	r3, r1
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d031      	beq.n	8008e42 <Paint_DrawChar+0x102>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8008dde:	89fa      	ldrh	r2, [r7, #14]
 8008de0:	8bbb      	ldrh	r3, [r7, #28]
 8008de2:	4413      	add	r3, r2
 8008de4:	b298      	uxth	r0, r3
 8008de6:	89ba      	ldrh	r2, [r7, #12]
 8008de8:	8bfb      	ldrh	r3, [r7, #30]
 8008dea:	4413      	add	r3, r2
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8008df0:	4619      	mov	r1, r3
 8008df2:	f7ff fb83 	bl	80084fc <Paint_SetPixel>
 8008df6:	e024      	b.n	8008e42 <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 8008df8:	69bb      	ldr	r3, [r7, #24]
 8008dfa:	781b      	ldrb	r3, [r3, #0]
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	8bbb      	ldrh	r3, [r7, #28]
 8008e00:	f003 0307 	and.w	r3, r3, #7
 8008e04:	2280      	movs	r2, #128	; 0x80
 8008e06:	fa42 f303 	asr.w	r3, r2, r3
 8008e0a:	400b      	ands	r3, r1
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d00c      	beq.n	8008e2a <Paint_DrawChar+0xea>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8008e10:	89fa      	ldrh	r2, [r7, #14]
 8008e12:	8bbb      	ldrh	r3, [r7, #28]
 8008e14:	4413      	add	r3, r2
 8008e16:	b298      	uxth	r0, r3
 8008e18:	89ba      	ldrh	r2, [r7, #12]
 8008e1a:	8bfb      	ldrh	r3, [r7, #30]
 8008e1c:	4413      	add	r3, r2
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8008e22:	4619      	mov	r1, r3
 8008e24:	f7ff fb6a 	bl	80084fc <Paint_SetPixel>
 8008e28:	e00b      	b.n	8008e42 <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 8008e2a:	89fa      	ldrh	r2, [r7, #14]
 8008e2c:	8bbb      	ldrh	r3, [r7, #28]
 8008e2e:	4413      	add	r3, r2
 8008e30:	b298      	uxth	r0, r3
 8008e32:	89ba      	ldrh	r2, [r7, #12]
 8008e34:	8bfb      	ldrh	r3, [r7, #30]
 8008e36:	4413      	add	r3, r2
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	f7ff fb5d 	bl	80084fc <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 8008e42:	8bbb      	ldrh	r3, [r7, #28]
 8008e44:	f003 0307 	and.w	r3, r3, #7
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	2b07      	cmp	r3, #7
 8008e4c:	d102      	bne.n	8008e54 <Paint_DrawChar+0x114>
                ptr++;
 8008e4e:	69bb      	ldr	r3, [r7, #24]
 8008e50:	3301      	adds	r3, #1
 8008e52:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8008e54:	8bbb      	ldrh	r3, [r7, #28]
 8008e56:	3301      	adds	r3, #1
 8008e58:	83bb      	strh	r3, [r7, #28]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	889b      	ldrh	r3, [r3, #4]
 8008e5e:	8bba      	ldrh	r2, [r7, #28]
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d3ab      	bcc.n	8008dbc <Paint_DrawChar+0x7c>
        }// Write a line
        if (Font->Width % 8 != 0)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	889b      	ldrh	r3, [r3, #4]
 8008e68:	f003 0307 	and.w	r3, r3, #7
 8008e6c:	b29b      	uxth	r3, r3
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d002      	beq.n	8008e78 <Paint_DrawChar+0x138>
            ptr++;
 8008e72:	69bb      	ldr	r3, [r7, #24]
 8008e74:	3301      	adds	r3, #1
 8008e76:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 8008e78:	8bfb      	ldrh	r3, [r7, #30]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	83fb      	strh	r3, [r7, #30]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	88db      	ldrh	r3, [r3, #6]
 8008e82:	8bfa      	ldrh	r2, [r7, #30]
 8008e84:	429a      	cmp	r2, r3
 8008e86:	d396      	bcc.n	8008db6 <Paint_DrawChar+0x76>
    }// Write all
}
 8008e88:	3720      	adds	r7, #32
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}
 8008e8e:	bf00      	nop
 8008e90:	24000cc0 	.word	0x24000cc0
 8008e94:	08011288 	.word	0x08011288

08008e98 <Paint_DrawString_EN>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Background, UWORD Color_Foreground )
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b088      	sub	sp, #32
 8008e9c:	af02      	add	r7, sp, #8
 8008e9e:	60ba      	str	r2, [r7, #8]
 8008ea0:	607b      	str	r3, [r7, #4]
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	81fb      	strh	r3, [r7, #14]
 8008ea6:	460b      	mov	r3, r1
 8008ea8:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 8008eaa:	89fb      	ldrh	r3, [r7, #14]
 8008eac:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 8008eae:	89bb      	ldrh	r3, [r7, #12]
 8008eb0:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 8008eb2:	4b23      	ldr	r3, [pc, #140]	; (8008f40 <Paint_DrawString_EN+0xa8>)
 8008eb4:	889b      	ldrh	r3, [r3, #4]
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	89fa      	ldrh	r2, [r7, #14]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d805      	bhi.n	8008eca <Paint_DrawString_EN+0x32>
 8008ebe:	4b20      	ldr	r3, [pc, #128]	; (8008f40 <Paint_DrawString_EN+0xa8>)
 8008ec0:	88db      	ldrh	r3, [r3, #6]
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	89ba      	ldrh	r2, [r7, #12]
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d933      	bls.n	8008f32 <Paint_DrawString_EN+0x9a>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 8008eca:	481e      	ldr	r0, [pc, #120]	; (8008f44 <Paint_DrawString_EN+0xac>)
 8008ecc:	f004 fdac 	bl	800da28 <puts>
        return;
 8008ed0:	e033      	b.n	8008f3a <Paint_DrawString_EN+0xa2>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 8008ed2:	8afb      	ldrh	r3, [r7, #22]
 8008ed4:	687a      	ldr	r2, [r7, #4]
 8008ed6:	8892      	ldrh	r2, [r2, #4]
 8008ed8:	4413      	add	r3, r2
 8008eda:	4a19      	ldr	r2, [pc, #100]	; (8008f40 <Paint_DrawString_EN+0xa8>)
 8008edc:	8892      	ldrh	r2, [r2, #4]
 8008ede:	b292      	uxth	r2, r2
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	dd06      	ble.n	8008ef2 <Paint_DrawString_EN+0x5a>
            Xpoint = Xstart;
 8008ee4:	89fb      	ldrh	r3, [r7, #14]
 8008ee6:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	88da      	ldrh	r2, [r3, #6]
 8008eec:	8abb      	ldrh	r3, [r7, #20]
 8008eee:	4413      	add	r3, r2
 8008ef0:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 8008ef2:	8abb      	ldrh	r3, [r7, #20]
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	88d2      	ldrh	r2, [r2, #6]
 8008ef8:	4413      	add	r3, r2
 8008efa:	4a11      	ldr	r2, [pc, #68]	; (8008f40 <Paint_DrawString_EN+0xa8>)
 8008efc:	88d2      	ldrh	r2, [r2, #6]
 8008efe:	b292      	uxth	r2, r2
 8008f00:	4293      	cmp	r3, r2
 8008f02:	dd03      	ble.n	8008f0c <Paint_DrawString_EN+0x74>
            Xpoint = Xstart;
 8008f04:	89fb      	ldrh	r3, [r7, #14]
 8008f06:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 8008f08:	89bb      	ldrh	r3, [r7, #12]
 8008f0a:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	781a      	ldrb	r2, [r3, #0]
 8008f10:	8ab9      	ldrh	r1, [r7, #20]
 8008f12:	8af8      	ldrh	r0, [r7, #22]
 8008f14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f16:	9301      	str	r3, [sp, #4]
 8008f18:	8c3b      	ldrh	r3, [r7, #32]
 8008f1a:	9300      	str	r3, [sp, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f7ff ff0f 	bl	8008d40 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	3301      	adds	r3, #1
 8008f26:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	889a      	ldrh	r2, [r3, #4]
 8008f2c:	8afb      	ldrh	r3, [r7, #22]
 8008f2e:	4413      	add	r3, r2
 8008f30:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	781b      	ldrb	r3, [r3, #0]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1cb      	bne.n	8008ed2 <Paint_DrawString_EN+0x3a>
    }
}
 8008f3a:	3718      	adds	r7, #24
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	24000cc0 	.word	0x24000cc0
 8008f44:	080112c8 	.word	0x080112c8

08008f48 <Paint_DrawString_CN>:
    Font             A structure pointer that displays a character size
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawString_CN(UWORD Xstart, UWORD Ystart, const char * pString, cFONT* font, UWORD Color_Background, UWORD Color_Foreground)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b08c      	sub	sp, #48	; 0x30
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60ba      	str	r2, [r7, #8]
 8008f50:	607b      	str	r3, [r7, #4]
 8008f52:	4603      	mov	r3, r0
 8008f54:	81fb      	strh	r3, [r7, #14]
 8008f56:	460b      	mov	r3, r1
 8008f58:	81bb      	strh	r3, [r7, #12]
    const char* p_text = pString;
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    int x = Xstart, y = Ystart;
 8008f5e:	89fb      	ldrh	r3, [r7, #14]
 8008f60:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f62:	89bb      	ldrh	r3, [r7, #12]
 8008f64:	613b      	str	r3, [r7, #16]
    int i, j,Num;

    /* Send the string character by character on EPD */
    while (*p_text != 0) {
 8008f66:	e180      	b.n	800926a <Paint_DrawString_CN+0x322>
        if(*p_text <= 0x7F) {  //ASCII < 126
 8008f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f6a:	781b      	ldrb	r3, [r3, #0]
 8008f6c:	b25b      	sxtb	r3, r3
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	f2c0 80b7 	blt.w	80090e2 <Paint_DrawString_CN+0x19a>
            for(Num = 0; Num < font->size; Num++) {
 8008f74:	2300      	movs	r3, #0
 8008f76:	61fb      	str	r3, [r7, #28]
 8008f78:	e0a2      	b.n	80090c0 <Paint_DrawString_CN+0x178>
                if(*p_text== font->table[Num].index[0]) {
 8008f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f7c:	781a      	ldrb	r2, [r3, #0]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6819      	ldr	r1, [r3, #0]
 8008f82:	69fb      	ldr	r3, [r7, #28]
 8008f84:	20a6      	movs	r0, #166	; 0xa6
 8008f86:	fb00 f303 	mul.w	r3, r0, r3
 8008f8a:	440b      	add	r3, r1
 8008f8c:	781b      	ldrb	r3, [r3, #0]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	f040 8093 	bne.w	80090ba <Paint_DrawString_CN+0x172>
                    const char* ptr = &font->table[Num].matrix[0];
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	69fb      	ldr	r3, [r7, #28]
 8008f9a:	21a6      	movs	r1, #166	; 0xa6
 8008f9c:	fb01 f303 	mul.w	r3, r1, r3
 8008fa0:	4413      	add	r3, r2
 8008fa2:	3302      	adds	r3, #2
 8008fa4:	61bb      	str	r3, [r7, #24]

                    for (j = 0; j < font->Height; j++) {
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	623b      	str	r3, [r7, #32]
 8008faa:	e07e      	b.n	80090aa <Paint_DrawString_CN+0x162>
                        for (i = 0; i < font->Width; i++) {
 8008fac:	2300      	movs	r3, #0
 8008fae:	627b      	str	r3, [r7, #36]	; 0x24
 8008fb0:	e068      	b.n	8009084 <Paint_DrawString_CN+0x13c>
                            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8008fb2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8008fb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d121      	bne.n	8009000 <Paint_DrawString_CN+0xb8>
                                if (*ptr & (0x80 >> (i % 8))) {
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	781b      	ldrb	r3, [r3, #0]
 8008fc0:	4619      	mov	r1, r3
 8008fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc4:	425a      	negs	r2, r3
 8008fc6:	f003 0307 	and.w	r3, r3, #7
 8008fca:	f002 0207 	and.w	r2, r2, #7
 8008fce:	bf58      	it	pl
 8008fd0:	4253      	negpl	r3, r2
 8008fd2:	2280      	movs	r2, #128	; 0x80
 8008fd4:	fa42 f303 	asr.w	r3, r2, r3
 8008fd8:	400b      	ands	r3, r1
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d042      	beq.n	8009064 <Paint_DrawString_CN+0x11c>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8008fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fe0:	b29a      	uxth	r2, r3
 8008fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe4:	b29b      	uxth	r3, r3
 8008fe6:	4413      	add	r3, r2
 8008fe8:	b298      	uxth	r0, r3
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	b29a      	uxth	r2, r3
 8008fee:	6a3b      	ldr	r3, [r7, #32]
 8008ff0:	b29b      	uxth	r3, r3
 8008ff2:	4413      	add	r3, r2
 8008ff4:	b29b      	uxth	r3, r3
 8008ff6:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	f7ff fa7f 	bl	80084fc <Paint_SetPixel>
 8008ffe:	e031      	b.n	8009064 <Paint_DrawString_CN+0x11c>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            } else {
                                if (*ptr & (0x80 >> (i % 8))) {
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	4619      	mov	r1, r3
 8009006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009008:	425a      	negs	r2, r3
 800900a:	f003 0307 	and.w	r3, r3, #7
 800900e:	f002 0207 	and.w	r2, r2, #7
 8009012:	bf58      	it	pl
 8009014:	4253      	negpl	r3, r2
 8009016:	2280      	movs	r2, #128	; 0x80
 8009018:	fa42 f303 	asr.w	r3, r2, r3
 800901c:	400b      	ands	r3, r1
 800901e:	2b00      	cmp	r3, #0
 8009020:	d010      	beq.n	8009044 <Paint_DrawString_CN+0xfc>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8009022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009024:	b29a      	uxth	r2, r3
 8009026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009028:	b29b      	uxth	r3, r3
 800902a:	4413      	add	r3, r2
 800902c:	b298      	uxth	r0, r3
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	b29a      	uxth	r2, r3
 8009032:	6a3b      	ldr	r3, [r7, #32]
 8009034:	b29b      	uxth	r3, r3
 8009036:	4413      	add	r3, r2
 8009038:	b29b      	uxth	r3, r3
 800903a:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800903c:	4619      	mov	r1, r3
 800903e:	f7ff fa5d 	bl	80084fc <Paint_SetPixel>
 8009042:	e00f      	b.n	8009064 <Paint_DrawString_CN+0x11c>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                } else {
                                    Paint_SetPixel(x + i, y + j, Color_Background);
 8009044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009046:	b29a      	uxth	r2, r3
 8009048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800904a:	b29b      	uxth	r3, r3
 800904c:	4413      	add	r3, r2
 800904e:	b298      	uxth	r0, r3
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	b29a      	uxth	r2, r3
 8009054:	6a3b      	ldr	r3, [r7, #32]
 8009056:	b29b      	uxth	r3, r3
 8009058:	4413      	add	r3, r2
 800905a:	b29b      	uxth	r3, r3
 800905c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800905e:	4619      	mov	r1, r3
 8009060:	f7ff fa4c 	bl	80084fc <Paint_SetPixel>
                                    // Paint_DrawPoint(x + i, y + j, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            }
                            if (i % 8 == 7) {
 8009064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009066:	425a      	negs	r2, r3
 8009068:	f003 0307 	and.w	r3, r3, #7
 800906c:	f002 0207 	and.w	r2, r2, #7
 8009070:	bf58      	it	pl
 8009072:	4253      	negpl	r3, r2
 8009074:	2b07      	cmp	r3, #7
 8009076:	d102      	bne.n	800907e <Paint_DrawString_CN+0x136>
                                ptr++;
 8009078:	69bb      	ldr	r3, [r7, #24]
 800907a:	3301      	adds	r3, #1
 800907c:	61bb      	str	r3, [r7, #24]
                        for (i = 0; i < font->Width; i++) {
 800907e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009080:	3301      	adds	r3, #1
 8009082:	627b      	str	r3, [r7, #36]	; 0x24
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	891b      	ldrh	r3, [r3, #8]
 8009088:	461a      	mov	r2, r3
 800908a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800908c:	4293      	cmp	r3, r2
 800908e:	db90      	blt.n	8008fb2 <Paint_DrawString_CN+0x6a>
                            }
                        }
                        if (font->Width % 8 != 0) {
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	891b      	ldrh	r3, [r3, #8]
 8009094:	f003 0307 	and.w	r3, r3, #7
 8009098:	b29b      	uxth	r3, r3
 800909a:	2b00      	cmp	r3, #0
 800909c:	d002      	beq.n	80090a4 <Paint_DrawString_CN+0x15c>
                            ptr++;
 800909e:	69bb      	ldr	r3, [r7, #24]
 80090a0:	3301      	adds	r3, #1
 80090a2:	61bb      	str	r3, [r7, #24]
                    for (j = 0; j < font->Height; j++) {
 80090a4:	6a3b      	ldr	r3, [r7, #32]
 80090a6:	3301      	adds	r3, #1
 80090a8:	623b      	str	r3, [r7, #32]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	895b      	ldrh	r3, [r3, #10]
 80090ae:	461a      	mov	r2, r3
 80090b0:	6a3b      	ldr	r3, [r7, #32]
 80090b2:	4293      	cmp	r3, r2
 80090b4:	f6ff af7a 	blt.w	8008fac <Paint_DrawString_CN+0x64>
                        }
                    }
                    break;
 80090b8:	e009      	b.n	80090ce <Paint_DrawString_CN+0x186>
            for(Num = 0; Num < font->size; Num++) {
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	3301      	adds	r3, #1
 80090be:	61fb      	str	r3, [r7, #28]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	889b      	ldrh	r3, [r3, #4]
 80090c4:	461a      	mov	r2, r3
 80090c6:	69fb      	ldr	r3, [r7, #28]
 80090c8:	4293      	cmp	r3, r2
 80090ca:	f6ff af56 	blt.w	8008f7a <Paint_DrawString_CN+0x32>
                }
            }
            /* Point on the next character */
            p_text += 1;
 80090ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090d0:	3301      	adds	r3, #1
 80090d2:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Decrement the column position by 16 */
            x += font->ASCII_Width;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	88db      	ldrh	r3, [r3, #6]
 80090d8:	461a      	mov	r2, r3
 80090da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090dc:	4413      	add	r3, r2
 80090de:	62bb      	str	r3, [r7, #40]	; 0x28
 80090e0:	e0c3      	b.n	800926a <Paint_DrawString_CN+0x322>
        } else {        //Chinese
            for(Num = 0; Num < font->size; Num++) {
 80090e2:	2300      	movs	r3, #0
 80090e4:	61fb      	str	r3, [r7, #28]
 80090e6:	e0b0      	b.n	800924a <Paint_DrawString_CN+0x302>
                if((*p_text== font->table[Num].index[0]) && (*(p_text+1) == font->table[Num].index[1])) {
 80090e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090ea:	781a      	ldrb	r2, [r3, #0]
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6819      	ldr	r1, [r3, #0]
 80090f0:	69fb      	ldr	r3, [r7, #28]
 80090f2:	20a6      	movs	r0, #166	; 0xa6
 80090f4:	fb00 f303 	mul.w	r3, r0, r3
 80090f8:	440b      	add	r3, r1
 80090fa:	781b      	ldrb	r3, [r3, #0]
 80090fc:	429a      	cmp	r2, r3
 80090fe:	f040 80a1 	bne.w	8009244 <Paint_DrawString_CN+0x2fc>
 8009102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009104:	3301      	adds	r3, #1
 8009106:	781a      	ldrb	r2, [r3, #0]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6819      	ldr	r1, [r3, #0]
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	20a6      	movs	r0, #166	; 0xa6
 8009110:	fb00 f303 	mul.w	r3, r0, r3
 8009114:	440b      	add	r3, r1
 8009116:	785b      	ldrb	r3, [r3, #1]
 8009118:	429a      	cmp	r2, r3
 800911a:	f040 8093 	bne.w	8009244 <Paint_DrawString_CN+0x2fc>
                    const char* ptr = &font->table[Num].matrix[0];
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681a      	ldr	r2, [r3, #0]
 8009122:	69fb      	ldr	r3, [r7, #28]
 8009124:	21a6      	movs	r1, #166	; 0xa6
 8009126:	fb01 f303 	mul.w	r3, r1, r3
 800912a:	4413      	add	r3, r2
 800912c:	3302      	adds	r3, #2
 800912e:	617b      	str	r3, [r7, #20]

                    for (j = 0; j < font->Height; j++) {
 8009130:	2300      	movs	r3, #0
 8009132:	623b      	str	r3, [r7, #32]
 8009134:	e07e      	b.n	8009234 <Paint_DrawString_CN+0x2ec>
                        for (i = 0; i < font->Width; i++) {
 8009136:	2300      	movs	r3, #0
 8009138:	627b      	str	r3, [r7, #36]	; 0x24
 800913a:	e068      	b.n	800920e <Paint_DrawString_CN+0x2c6>
                            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 800913c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800913e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009142:	4293      	cmp	r3, r2
 8009144:	d121      	bne.n	800918a <Paint_DrawString_CN+0x242>
                                if (*ptr & (0x80 >> (i % 8))) {
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	4619      	mov	r1, r3
 800914c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800914e:	425a      	negs	r2, r3
 8009150:	f003 0307 	and.w	r3, r3, #7
 8009154:	f002 0207 	and.w	r2, r2, #7
 8009158:	bf58      	it	pl
 800915a:	4253      	negpl	r3, r2
 800915c:	2280      	movs	r2, #128	; 0x80
 800915e:	fa42 f303 	asr.w	r3, r2, r3
 8009162:	400b      	ands	r3, r1
 8009164:	2b00      	cmp	r3, #0
 8009166:	d042      	beq.n	80091ee <Paint_DrawString_CN+0x2a6>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8009168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800916a:	b29a      	uxth	r2, r3
 800916c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800916e:	b29b      	uxth	r3, r3
 8009170:	4413      	add	r3, r2
 8009172:	b298      	uxth	r0, r3
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	b29a      	uxth	r2, r3
 8009178:	6a3b      	ldr	r3, [r7, #32]
 800917a:	b29b      	uxth	r3, r3
 800917c:	4413      	add	r3, r2
 800917e:	b29b      	uxth	r3, r3
 8009180:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8009182:	4619      	mov	r1, r3
 8009184:	f7ff f9ba 	bl	80084fc <Paint_SetPixel>
 8009188:	e031      	b.n	80091ee <Paint_DrawString_CN+0x2a6>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            } else {
                                if (*ptr & (0x80 >> (i % 8))) {
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	4619      	mov	r1, r3
 8009190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009192:	425a      	negs	r2, r3
 8009194:	f003 0307 	and.w	r3, r3, #7
 8009198:	f002 0207 	and.w	r2, r2, #7
 800919c:	bf58      	it	pl
 800919e:	4253      	negpl	r3, r2
 80091a0:	2280      	movs	r2, #128	; 0x80
 80091a2:	fa42 f303 	asr.w	r3, r2, r3
 80091a6:	400b      	ands	r3, r1
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d010      	beq.n	80091ce <Paint_DrawString_CN+0x286>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 80091ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b2:	b29b      	uxth	r3, r3
 80091b4:	4413      	add	r3, r2
 80091b6:	b298      	uxth	r0, r3
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	b29a      	uxth	r2, r3
 80091bc:	6a3b      	ldr	r3, [r7, #32]
 80091be:	b29b      	uxth	r3, r3
 80091c0:	4413      	add	r3, r2
 80091c2:	b29b      	uxth	r3, r3
 80091c4:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80091c6:	4619      	mov	r1, r3
 80091c8:	f7ff f998 	bl	80084fc <Paint_SetPixel>
 80091cc:	e00f      	b.n	80091ee <Paint_DrawString_CN+0x2a6>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                } else {
                                    Paint_SetPixel(x + i, y + j, Color_Background);
 80091ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091d0:	b29a      	uxth	r2, r3
 80091d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d4:	b29b      	uxth	r3, r3
 80091d6:	4413      	add	r3, r2
 80091d8:	b298      	uxth	r0, r3
 80091da:	693b      	ldr	r3, [r7, #16]
 80091dc:	b29a      	uxth	r2, r3
 80091de:	6a3b      	ldr	r3, [r7, #32]
 80091e0:	b29b      	uxth	r3, r3
 80091e2:	4413      	add	r3, r2
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80091e8:	4619      	mov	r1, r3
 80091ea:	f7ff f987 	bl	80084fc <Paint_SetPixel>
                                    // Paint_DrawPoint(x + i, y + j, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            }
                            if (i % 8 == 7) {
 80091ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091f0:	425a      	negs	r2, r3
 80091f2:	f003 0307 	and.w	r3, r3, #7
 80091f6:	f002 0207 	and.w	r2, r2, #7
 80091fa:	bf58      	it	pl
 80091fc:	4253      	negpl	r3, r2
 80091fe:	2b07      	cmp	r3, #7
 8009200:	d102      	bne.n	8009208 <Paint_DrawString_CN+0x2c0>
                                ptr++;
 8009202:	697b      	ldr	r3, [r7, #20]
 8009204:	3301      	adds	r3, #1
 8009206:	617b      	str	r3, [r7, #20]
                        for (i = 0; i < font->Width; i++) {
 8009208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800920a:	3301      	adds	r3, #1
 800920c:	627b      	str	r3, [r7, #36]	; 0x24
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	891b      	ldrh	r3, [r3, #8]
 8009212:	461a      	mov	r2, r3
 8009214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009216:	4293      	cmp	r3, r2
 8009218:	db90      	blt.n	800913c <Paint_DrawString_CN+0x1f4>
                            }
                        }
                        if (font->Width % 8 != 0) {
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	891b      	ldrh	r3, [r3, #8]
 800921e:	f003 0307 	and.w	r3, r3, #7
 8009222:	b29b      	uxth	r3, r3
 8009224:	2b00      	cmp	r3, #0
 8009226:	d002      	beq.n	800922e <Paint_DrawString_CN+0x2e6>
                            ptr++;
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	3301      	adds	r3, #1
 800922c:	617b      	str	r3, [r7, #20]
                    for (j = 0; j < font->Height; j++) {
 800922e:	6a3b      	ldr	r3, [r7, #32]
 8009230:	3301      	adds	r3, #1
 8009232:	623b      	str	r3, [r7, #32]
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	895b      	ldrh	r3, [r3, #10]
 8009238:	461a      	mov	r2, r3
 800923a:	6a3b      	ldr	r3, [r7, #32]
 800923c:	4293      	cmp	r3, r2
 800923e:	f6ff af7a 	blt.w	8009136 <Paint_DrawString_CN+0x1ee>
                        }
                    }
                    break;
 8009242:	e009      	b.n	8009258 <Paint_DrawString_CN+0x310>
            for(Num = 0; Num < font->size; Num++) {
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	3301      	adds	r3, #1
 8009248:	61fb      	str	r3, [r7, #28]
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	889b      	ldrh	r3, [r3, #4]
 800924e:	461a      	mov	r2, r3
 8009250:	69fb      	ldr	r3, [r7, #28]
 8009252:	4293      	cmp	r3, r2
 8009254:	f6ff af48 	blt.w	80090e8 <Paint_DrawString_CN+0x1a0>
                }
            }
            /* Point on the next character */
            p_text += 2;
 8009258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800925a:	3302      	adds	r3, #2
 800925c:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Decrement the column position by 16 */
            x += font->Width;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	891b      	ldrh	r3, [r3, #8]
 8009262:	461a      	mov	r2, r3
 8009264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009266:	4413      	add	r3, r2
 8009268:	62bb      	str	r3, [r7, #40]	; 0x28
    while (*p_text != 0) {
 800926a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	2b00      	cmp	r3, #0
 8009270:	f47f ae7a 	bne.w	8008f68 <Paint_DrawString_CN+0x20>
        }
    }
}
 8009274:	bf00      	nop
 8009276:	bf00      	nop
 8009278:	3730      	adds	r7, #48	; 0x30
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}
	...

08009280 <Paint_DrawFloatNum>:
    Font             A structure pointer that displays a character size
    Color            : Select the background color of the English character
******************************************************************************/
void Paint_DrawFloatNum(UWORD Xpoint, UWORD Ypoint, double Nummber,  UBYTE Decimal_Point, 
                        sFONT* Font,  UWORD Color_Background, UWORD Color_Foreground)
{
 8009280:	b590      	push	{r4, r7, lr}
 8009282:	b0cb      	sub	sp, #300	; 0x12c
 8009284:	af02      	add	r7, sp, #8
 8009286:	4604      	mov	r4, r0
 8009288:	4608      	mov	r0, r1
 800928a:	f107 0108 	add.w	r1, r7, #8
 800928e:	ed81 0b00 	vstr	d0, [r1]
 8009292:	4611      	mov	r1, r2
 8009294:	1d3a      	adds	r2, r7, #4
 8009296:	6013      	str	r3, [r2, #0]
 8009298:	f107 0316 	add.w	r3, r7, #22
 800929c:	4622      	mov	r2, r4
 800929e:	801a      	strh	r2, [r3, #0]
 80092a0:	f107 0314 	add.w	r3, r7, #20
 80092a4:	4602      	mov	r2, r0
 80092a6:	801a      	strh	r2, [r3, #0]
 80092a8:	f107 0313 	add.w	r3, r7, #19
 80092ac:	460a      	mov	r2, r1
 80092ae:	701a      	strb	r2, [r3, #0]
    char Str[ARRAY_LEN];
    sprintf(Str,"%.*lf",Decimal_Point+2,Nummber);
 80092b0:	f107 0313 	add.w	r3, r7, #19
 80092b4:	781b      	ldrb	r3, [r3, #0]
 80092b6:	1c99      	adds	r1, r3, #2
 80092b8:	f107 001c 	add.w	r0, r7, #28
 80092bc:	f107 0308 	add.w	r3, r7, #8
 80092c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c4:	e9cd 2300 	strd	r2, r3, [sp]
 80092c8:	460a      	mov	r2, r1
 80092ca:	4930      	ldr	r1, [pc, #192]	; (800938c <Paint_DrawFloatNum+0x10c>)
 80092cc:	f004 fbfe 	bl	800dacc <siprintf>
    char * pStr= (char *)malloc((strlen(Str))*sizeof(char));
 80092d0:	f107 031c 	add.w	r3, r7, #28
 80092d4:	4618      	mov	r0, r3
 80092d6:	f7f7 f80d 	bl	80002f4 <strlen>
 80092da:	4603      	mov	r3, r0
 80092dc:	4618      	mov	r0, r3
 80092de:	f003 fa93 	bl	800c808 <malloc>
 80092e2:	4603      	mov	r3, r0
 80092e4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    memcpy(pStr,Str,(strlen(Str)-2));
 80092e8:	f107 031c 	add.w	r3, r7, #28
 80092ec:	4618      	mov	r0, r3
 80092ee:	f7f7 f801 	bl	80002f4 <strlen>
 80092f2:	4603      	mov	r3, r0
 80092f4:	1e9a      	subs	r2, r3, #2
 80092f6:	f107 031c 	add.w	r3, r7, #28
 80092fa:	4619      	mov	r1, r3
 80092fc:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 8009300:	f003 fa92 	bl	800c828 <memcpy>
    * (pStr+strlen(Str)-1)='\0';
 8009304:	f107 031c 	add.w	r3, r7, #28
 8009308:	4618      	mov	r0, r3
 800930a:	f7f6 fff3 	bl	80002f4 <strlen>
 800930e:	4603      	mov	r3, r0
 8009310:	3b01      	subs	r3, #1
 8009312:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8009316:	4413      	add	r3, r2
 8009318:	2200      	movs	r2, #0
 800931a:	701a      	strb	r2, [r3, #0]
    if((*(pStr+strlen(Str)-3))=='.')
 800931c:	f107 031c 	add.w	r3, r7, #28
 8009320:	4618      	mov	r0, r3
 8009322:	f7f6 ffe7 	bl	80002f4 <strlen>
 8009326:	4603      	mov	r3, r0
 8009328:	3b03      	subs	r3, #3
 800932a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800932e:	4413      	add	r3, r2
 8009330:	781b      	ldrb	r3, [r3, #0]
 8009332:	2b2e      	cmp	r3, #46	; 0x2e
 8009334:	d10b      	bne.n	800934e <Paint_DrawFloatNum+0xce>
    {
      *(pStr+strlen(Str)-3)='\0';
 8009336:	f107 031c 	add.w	r3, r7, #28
 800933a:	4618      	mov	r0, r3
 800933c:	f7f6 ffda 	bl	80002f4 <strlen>
 8009340:	4603      	mov	r3, r0
 8009342:	3b03      	subs	r3, #3
 8009344:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8009348:	4413      	add	r3, r2
 800934a:	2200      	movs	r2, #0
 800934c:	701a      	strb	r2, [r3, #0]
    }
    //show
    Paint_DrawString_EN(Xpoint, Ypoint, (const char*)pStr, Font, Color_Foreground, Color_Background);
 800934e:	1d3b      	adds	r3, r7, #4
 8009350:	f107 0214 	add.w	r2, r7, #20
 8009354:	8811      	ldrh	r1, [r2, #0]
 8009356:	f107 0216 	add.w	r2, r7, #22
 800935a:	8810      	ldrh	r0, [r2, #0]
 800935c:	f8b7 2130 	ldrh.w	r2, [r7, #304]	; 0x130
 8009360:	9201      	str	r2, [sp, #4]
 8009362:	f8b7 2134 	ldrh.w	r2, [r7, #308]	; 0x134
 8009366:	9200      	str	r2, [sp, #0]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800936e:	f7ff fd93 	bl	8008e98 <Paint_DrawString_EN>
    free(pStr);
 8009372:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 8009376:	f003 fa4f 	bl	800c818 <free>
    pStr=NULL;
 800937a:	2300      	movs	r3, #0
 800937c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
}
 8009380:	bf00      	nop
 8009382:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8009386:	46bd      	mov	sp, r7
 8009388:	bd90      	pop	{r4, r7, pc}
 800938a:	bf00      	nop
 800938c:	0801134c 	.word	0x0801134c

08009390 <Paint_DrawImage>:
    yStart           : Y starting coordinates
    xEnd             Image width
    yEnd             : Image height
******************************************************************************/
void Paint_DrawImage(const unsigned char *image, UWORD xStart, UWORD yStart, UWORD W_Image, UWORD H_Image) 
{
 8009390:	b590      	push	{r4, r7, lr}
 8009392:	b087      	sub	sp, #28
 8009394:	af00      	add	r7, sp, #0
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	4608      	mov	r0, r1
 800939a:	4611      	mov	r1, r2
 800939c:	461a      	mov	r2, r3
 800939e:	4603      	mov	r3, r0
 80093a0:	817b      	strh	r3, [r7, #10]
 80093a2:	460b      	mov	r3, r1
 80093a4:	813b      	strh	r3, [r7, #8]
 80093a6:	4613      	mov	r3, r2
 80093a8:	80fb      	strh	r3, [r7, #6]
    int i,j; 
		for(j = 0; j < H_Image; j++){
 80093aa:	2300      	movs	r3, #0
 80093ac:	613b      	str	r3, [r7, #16]
 80093ae:	e049      	b.n	8009444 <Paint_DrawImage+0xb4>
			for(i = 0; i < W_Image; i++){
 80093b0:	2300      	movs	r3, #0
 80093b2:	617b      	str	r3, [r7, #20]
 80093b4:	e03f      	b.n	8009436 <Paint_DrawImage+0xa6>
				if(xStart+i < Paint.WidthMemory  &&  yStart+j < Paint.HeightMemory)//Exceeded part does not display
 80093b6:	897a      	ldrh	r2, [r7, #10]
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	4413      	add	r3, r2
 80093bc:	4a26      	ldr	r2, [pc, #152]	; (8009458 <Paint_DrawImage+0xc8>)
 80093be:	8912      	ldrh	r2, [r2, #8]
 80093c0:	b292      	uxth	r2, r2
 80093c2:	4293      	cmp	r3, r2
 80093c4:	da34      	bge.n	8009430 <Paint_DrawImage+0xa0>
 80093c6:	893a      	ldrh	r2, [r7, #8]
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	4413      	add	r3, r2
 80093cc:	4a22      	ldr	r2, [pc, #136]	; (8009458 <Paint_DrawImage+0xc8>)
 80093ce:	8952      	ldrh	r2, [r2, #10]
 80093d0:	b292      	uxth	r2, r2
 80093d2:	4293      	cmp	r3, r2
 80093d4:	da2c      	bge.n	8009430 <Paint_DrawImage+0xa0>
					Paint_SetPixel(xStart + i, yStart + j, (*(image + j*W_Image*2 + i*2+1))<<8 | (*(image + j*W_Image*2 + i*2)));
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	b29a      	uxth	r2, r3
 80093da:	897b      	ldrh	r3, [r7, #10]
 80093dc:	4413      	add	r3, r2
 80093de:	b298      	uxth	r0, r3
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	b29a      	uxth	r2, r3
 80093e4:	893b      	ldrh	r3, [r7, #8]
 80093e6:	4413      	add	r3, r2
 80093e8:	b29c      	uxth	r4, r3
 80093ea:	88fb      	ldrh	r3, [r7, #6]
 80093ec:	693a      	ldr	r2, [r7, #16]
 80093ee:	fb02 f303 	mul.w	r3, r2, r3
 80093f2:	005b      	lsls	r3, r3, #1
 80093f4:	461a      	mov	r2, r3
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	005b      	lsls	r3, r3, #1
 80093fa:	4413      	add	r3, r2
 80093fc:	3301      	adds	r3, #1
 80093fe:	68fa      	ldr	r2, [r7, #12]
 8009400:	4413      	add	r3, r2
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	021b      	lsls	r3, r3, #8
 8009406:	b21a      	sxth	r2, r3
 8009408:	88fb      	ldrh	r3, [r7, #6]
 800940a:	6939      	ldr	r1, [r7, #16]
 800940c:	fb01 f303 	mul.w	r3, r1, r3
 8009410:	005b      	lsls	r3, r3, #1
 8009412:	4619      	mov	r1, r3
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	005b      	lsls	r3, r3, #1
 8009418:	440b      	add	r3, r1
 800941a:	68f9      	ldr	r1, [r7, #12]
 800941c:	440b      	add	r3, r1
 800941e:	781b      	ldrb	r3, [r3, #0]
 8009420:	b21b      	sxth	r3, r3
 8009422:	4313      	orrs	r3, r2
 8009424:	b21b      	sxth	r3, r3
 8009426:	b29b      	uxth	r3, r3
 8009428:	461a      	mov	r2, r3
 800942a:	4621      	mov	r1, r4
 800942c:	f7ff f866 	bl	80084fc <Paint_SetPixel>
			for(i = 0; i < W_Image; i++){
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	3301      	adds	r3, #1
 8009434:	617b      	str	r3, [r7, #20]
 8009436:	88fb      	ldrh	r3, [r7, #6]
 8009438:	697a      	ldr	r2, [r7, #20]
 800943a:	429a      	cmp	r2, r3
 800943c:	dbbb      	blt.n	80093b6 <Paint_DrawImage+0x26>
		for(j = 0; j < H_Image; j++){
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	3301      	adds	r3, #1
 8009442:	613b      	str	r3, [r7, #16]
 8009444:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009446:	693a      	ldr	r2, [r7, #16]
 8009448:	429a      	cmp	r2, r3
 800944a:	dbb1      	blt.n	80093b0 <Paint_DrawImage+0x20>
				//j*W_Image*2 			   Y offset
				//i*2              	   X offset
			}
		}
      
}
 800944c:	bf00      	nop
 800944e:	bf00      	nop
 8009450:	371c      	adds	r7, #28
 8009452:	46bd      	mov	sp, r7
 8009454:	bd90      	pop	{r4, r7, pc}
 8009456:	bf00      	nop
 8009458:	24000cc0 	.word	0x24000cc0

0800945c <LCD_2IN4_Reset>:
/*******************************************************************************
function:
	Hardware reset
*******************************************************************************/
static void LCD_2IN4_Reset(void)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	af00      	add	r7, sp, #0
	LCD_2IN4_RST_1;
 8009460:	2201      	movs	r2, #1
 8009462:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009466:	480d      	ldr	r0, [pc, #52]	; (800949c <LCD_2IN4_Reset+0x40>)
 8009468:	f7f9 fcee 	bl	8002e48 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 800946c:	2064      	movs	r0, #100	; 0x64
 800946e:	f7f8 fd55 	bl	8001f1c <HAL_Delay>
	LCD_2IN4_RST_0;
 8009472:	2200      	movs	r2, #0
 8009474:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009478:	4808      	ldr	r0, [pc, #32]	; (800949c <LCD_2IN4_Reset+0x40>)
 800947a:	f7f9 fce5 	bl	8002e48 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 800947e:	2064      	movs	r0, #100	; 0x64
 8009480:	f7f8 fd4c 	bl	8001f1c <HAL_Delay>
	LCD_2IN4_RST_1;
 8009484:	2201      	movs	r2, #1
 8009486:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800948a:	4804      	ldr	r0, [pc, #16]	; (800949c <LCD_2IN4_Reset+0x40>)
 800948c:	f7f9 fcdc 	bl	8002e48 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 8009490:	2064      	movs	r0, #100	; 0x64
 8009492:	f7f8 fd43 	bl	8001f1c <HAL_Delay>
}
 8009496:	bf00      	nop
 8009498:	bd80      	pop	{r7, pc}
 800949a:	bf00      	nop
 800949c:	58021400 	.word	0x58021400

080094a0 <LCD_2IN4_Write_Command>:
/*******************************************************************************
function:
		Write data and commands
*******************************************************************************/
static void LCD_2IN4_Write_Command(UBYTE data)	 
{	
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b082      	sub	sp, #8
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	4603      	mov	r3, r0
 80094a8:	71fb      	strb	r3, [r7, #7]
	LCD_2IN4_CS_0;
 80094aa:	2200      	movs	r2, #0
 80094ac:	2140      	movs	r1, #64	; 0x40
 80094ae:	4808      	ldr	r0, [pc, #32]	; (80094d0 <LCD_2IN4_Write_Command+0x30>)
 80094b0:	f7f9 fcca 	bl	8002e48 <HAL_GPIO_WritePin>
	LCD_2IN4_DC_0;
 80094b4:	2200      	movs	r2, #0
 80094b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80094ba:	4805      	ldr	r0, [pc, #20]	; (80094d0 <LCD_2IN4_Write_Command+0x30>)
 80094bc:	f7f9 fcc4 	bl	8002e48 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE(data);
 80094c0:	79fb      	ldrb	r3, [r7, #7]
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7fe ff58 	bl	8008378 <DEV_SPI_WRite>
}
 80094c8:	bf00      	nop
 80094ca:	3708      	adds	r7, #8
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}
 80094d0:	58021800 	.word	0x58021800

080094d4 <LCD_2IN4_WriteData_Byte>:

static void LCD_2IN4_WriteData_Byte(UBYTE data) 
{	
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b082      	sub	sp, #8
 80094d8:	af00      	add	r7, sp, #0
 80094da:	4603      	mov	r3, r0
 80094dc:	71fb      	strb	r3, [r7, #7]
	LCD_2IN4_CS_0;
 80094de:	2200      	movs	r2, #0
 80094e0:	2140      	movs	r1, #64	; 0x40
 80094e2:	480b      	ldr	r0, [pc, #44]	; (8009510 <LCD_2IN4_WriteData_Byte+0x3c>)
 80094e4:	f7f9 fcb0 	bl	8002e48 <HAL_GPIO_WritePin>
	LCD_2IN4_DC_1;
 80094e8:	2201      	movs	r2, #1
 80094ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80094ee:	4808      	ldr	r0, [pc, #32]	; (8009510 <LCD_2IN4_WriteData_Byte+0x3c>)
 80094f0:	f7f9 fcaa 	bl	8002e48 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE(data);  
 80094f4:	79fb      	ldrb	r3, [r7, #7]
 80094f6:	4618      	mov	r0, r3
 80094f8:	f7fe ff3e 	bl	8008378 <DEV_SPI_WRite>
	LCD_2IN4_CS_1;
 80094fc:	2201      	movs	r2, #1
 80094fe:	2140      	movs	r1, #64	; 0x40
 8009500:	4803      	ldr	r0, [pc, #12]	; (8009510 <LCD_2IN4_WriteData_Byte+0x3c>)
 8009502:	f7f9 fca1 	bl	8002e48 <HAL_GPIO_WritePin>
}  
 8009506:	bf00      	nop
 8009508:	3708      	adds	r7, #8
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}
 800950e:	bf00      	nop
 8009510:	58021800 	.word	0x58021800

08009514 <LCD_2IN4_WriteData_Word>:

void LCD_2IN4_WriteData_Word(UWORD data)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b082      	sub	sp, #8
 8009518:	af00      	add	r7, sp, #0
 800951a:	4603      	mov	r3, r0
 800951c:	80fb      	strh	r3, [r7, #6]
	LCD_2IN4_CS_0;
 800951e:	2200      	movs	r2, #0
 8009520:	2140      	movs	r1, #64	; 0x40
 8009522:	480f      	ldr	r0, [pc, #60]	; (8009560 <LCD_2IN4_WriteData_Word+0x4c>)
 8009524:	f7f9 fc90 	bl	8002e48 <HAL_GPIO_WritePin>
	LCD_2IN4_DC_1;
 8009528:	2201      	movs	r2, #1
 800952a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800952e:	480c      	ldr	r0, [pc, #48]	; (8009560 <LCD_2IN4_WriteData_Word+0x4c>)
 8009530:	f7f9 fc8a 	bl	8002e48 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE((data>>8) & 0xff);
 8009534:	88fb      	ldrh	r3, [r7, #6]
 8009536:	0a1b      	lsrs	r3, r3, #8
 8009538:	b29b      	uxth	r3, r3
 800953a:	b2db      	uxtb	r3, r3
 800953c:	4618      	mov	r0, r3
 800953e:	f7fe ff1b 	bl	8008378 <DEV_SPI_WRite>
	DEV_SPI_WRITE(data);
 8009542:	88fb      	ldrh	r3, [r7, #6]
 8009544:	b2db      	uxtb	r3, r3
 8009546:	4618      	mov	r0, r3
 8009548:	f7fe ff16 	bl	8008378 <DEV_SPI_WRite>
	LCD_2IN4_CS_1;
 800954c:	2201      	movs	r2, #1
 800954e:	2140      	movs	r1, #64	; 0x40
 8009550:	4803      	ldr	r0, [pc, #12]	; (8009560 <LCD_2IN4_WriteData_Word+0x4c>)
 8009552:	f7f9 fc79 	bl	8002e48 <HAL_GPIO_WritePin>
}	 
 8009556:	bf00      	nop
 8009558:	3708      	adds	r7, #8
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	58021800 	.word	0x58021800

08009564 <LCD_2IN4_Init>:
/******************************************************************************
function:	
		Common register initialization
******************************************************************************/
void LCD_2IN4_Init(void)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	af00      	add	r7, sp, #0
	LCD_2IN4_Reset();
 8009568:	f7ff ff78 	bl	800945c <LCD_2IN4_Reset>

	LCD_2IN4_SetBackLight(500);//
 800956c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009570:	f000 f9de 	bl	8009930 <LCD_2IN4_SetBackLight>
  HAL_Delay(100);
 8009574:	2064      	movs	r0, #100	; 0x64
 8009576:	f7f8 fcd1 	bl	8001f1c <HAL_Delay>
	
	//************* Start Initial Sequence **********//
	LCD_2IN4_Write_Command(0x11); //Sleep out 
 800957a:	2011      	movs	r0, #17
 800957c:	f7ff ff90 	bl	80094a0 <LCD_2IN4_Write_Command>
	HAL_Delay(120);              //Delay 120ms 
 8009580:	2078      	movs	r0, #120	; 0x78
 8009582:	f7f8 fccb 	bl	8001f1c <HAL_Delay>
	//************* Start Initial Sequence **********// 
	LCD_2IN4_Write_Command(0xCF);
 8009586:	20cf      	movs	r0, #207	; 0xcf
 8009588:	f7ff ff8a 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x00);
 800958c:	2000      	movs	r0, #0
 800958e:	f7ff ffa1 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0xC1);
 8009592:	20c1      	movs	r0, #193	; 0xc1
 8009594:	f7ff ff9e 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0X30);
 8009598:	2030      	movs	r0, #48	; 0x30
 800959a:	f7ff ff9b 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xED);
 800959e:	20ed      	movs	r0, #237	; 0xed
 80095a0:	f7ff ff7e 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x64);
 80095a4:	2064      	movs	r0, #100	; 0x64
 80095a6:	f7ff ff95 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x03);
 80095aa:	2003      	movs	r0, #3
 80095ac:	f7ff ff92 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0X12);
 80095b0:	2012      	movs	r0, #18
 80095b2:	f7ff ff8f 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0X81);
 80095b6:	2081      	movs	r0, #129	; 0x81
 80095b8:	f7ff ff8c 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xE8);
 80095bc:	20e8      	movs	r0, #232	; 0xe8
 80095be:	f7ff ff6f 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x85);
 80095c2:	2085      	movs	r0, #133	; 0x85
 80095c4:	f7ff ff86 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x00);
 80095c8:	2000      	movs	r0, #0
 80095ca:	f7ff ff83 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x79);
 80095ce:	2079      	movs	r0, #121	; 0x79
 80095d0:	f7ff ff80 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xCB);
 80095d4:	20cb      	movs	r0, #203	; 0xcb
 80095d6:	f7ff ff63 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x39);
 80095da:	2039      	movs	r0, #57	; 0x39
 80095dc:	f7ff ff7a 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x2C);
 80095e0:	202c      	movs	r0, #44	; 0x2c
 80095e2:	f7ff ff77 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x00);
 80095e6:	2000      	movs	r0, #0
 80095e8:	f7ff ff74 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x34);
 80095ec:	2034      	movs	r0, #52	; 0x34
 80095ee:	f7ff ff71 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x02);
 80095f2:	2002      	movs	r0, #2
 80095f4:	f7ff ff6e 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xF7);
 80095f8:	20f7      	movs	r0, #247	; 0xf7
 80095fa:	f7ff ff51 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x20);
 80095fe:	2020      	movs	r0, #32
 8009600:	f7ff ff68 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xEA);
 8009604:	20ea      	movs	r0, #234	; 0xea
 8009606:	f7ff ff4b 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x00);
 800960a:	2000      	movs	r0, #0
 800960c:	f7ff ff62 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x00);
 8009610:	2000      	movs	r0, #0
 8009612:	f7ff ff5f 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xC0); //Power control
 8009616:	20c0      	movs	r0, #192	; 0xc0
 8009618:	f7ff ff42 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x1D); //VRH[5:0]
 800961c:	201d      	movs	r0, #29
 800961e:	f7ff ff59 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xC1); //Power control
 8009622:	20c1      	movs	r0, #193	; 0xc1
 8009624:	f7ff ff3c 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x12); //SAP[2:0];BT[3:0]
 8009628:	2012      	movs	r0, #18
 800962a:	f7ff ff53 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xC5); //VCM control
 800962e:	20c5      	movs	r0, #197	; 0xc5
 8009630:	f7ff ff36 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x33);
 8009634:	2033      	movs	r0, #51	; 0x33
 8009636:	f7ff ff4d 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x3F);
 800963a:	203f      	movs	r0, #63	; 0x3f
 800963c:	f7ff ff4a 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xC7); //VCM control
 8009640:	20c7      	movs	r0, #199	; 0xc7
 8009642:	f7ff ff2d 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x92);
 8009646:	2092      	movs	r0, #146	; 0x92
 8009648:	f7ff ff44 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0x3A); // Memory Access Control
 800964c:	203a      	movs	r0, #58	; 0x3a
 800964e:	f7ff ff27 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x55);
 8009652:	2055      	movs	r0, #85	; 0x55
 8009654:	f7ff ff3e 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0x36); // Memory Access Control
 8009658:	2036      	movs	r0, #54	; 0x36
 800965a:	f7ff ff21 	bl	80094a0 <LCD_2IN4_Write_Command>
  LCD_2IN4_WriteData_Byte(0x08);
 800965e:	2008      	movs	r0, #8
 8009660:	f7ff ff38 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xB1);
 8009664:	20b1      	movs	r0, #177	; 0xb1
 8009666:	f7ff ff1b 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x00);
 800966a:	2000      	movs	r0, #0
 800966c:	f7ff ff32 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x12);
 8009670:	2012      	movs	r0, #18
 8009672:	f7ff ff2f 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xB6); // Display Function Control
 8009676:	20b6      	movs	r0, #182	; 0xb6
 8009678:	f7ff ff12 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x0A);
 800967c:	200a      	movs	r0, #10
 800967e:	f7ff ff29 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0xA2);
 8009682:	20a2      	movs	r0, #162	; 0xa2
 8009684:	f7ff ff26 	bl	80094d4 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0x44);
 8009688:	2044      	movs	r0, #68	; 0x44
 800968a:	f7ff ff09 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x02);
 800968e:	2002      	movs	r0, #2
 8009690:	f7ff ff20 	bl	80094d4 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0xF2); // 3Gamma Function Disable
 8009694:	20f2      	movs	r0, #242	; 0xf2
 8009696:	f7ff ff03 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x00);
 800969a:	2000      	movs	r0, #0
 800969c:	f7ff ff1a 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0x26); //Gamma curve selected
 80096a0:	2026      	movs	r0, #38	; 0x26
 80096a2:	f7ff fefd 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x01);
 80096a6:	2001      	movs	r0, #1
 80096a8:	f7ff ff14 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0xE0); //Set Gamma
 80096ac:	20e0      	movs	r0, #224	; 0xe0
 80096ae:	f7ff fef7 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x0F);
 80096b2:	200f      	movs	r0, #15
 80096b4:	f7ff ff0e 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x22);
 80096b8:	2022      	movs	r0, #34	; 0x22
 80096ba:	f7ff ff0b 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x1C);
 80096be:	201c      	movs	r0, #28
 80096c0:	f7ff ff08 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x1B);
 80096c4:	201b      	movs	r0, #27
 80096c6:	f7ff ff05 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x08);
 80096ca:	2008      	movs	r0, #8
 80096cc:	f7ff ff02 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x0F);
 80096d0:	200f      	movs	r0, #15
 80096d2:	f7ff feff 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x48);
 80096d6:	2048      	movs	r0, #72	; 0x48
 80096d8:	f7ff fefc 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0xB8);
 80096dc:	20b8      	movs	r0, #184	; 0xb8
 80096de:	f7ff fef9 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x34);
 80096e2:	2034      	movs	r0, #52	; 0x34
 80096e4:	f7ff fef6 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x05);
 80096e8:	2005      	movs	r0, #5
 80096ea:	f7ff fef3 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x0C);
 80096ee:	200c      	movs	r0, #12
 80096f0:	f7ff fef0 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x09);
 80096f4:	2009      	movs	r0, #9
 80096f6:	f7ff feed 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x0F);
 80096fa:	200f      	movs	r0, #15
 80096fc:	f7ff feea 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x07);
 8009700:	2007      	movs	r0, #7
 8009702:	f7ff fee7 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x00);
 8009706:	2000      	movs	r0, #0
 8009708:	f7ff fee4 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0XE1); //Set Gamma
 800970c:	20e1      	movs	r0, #225	; 0xe1
 800970e:	f7ff fec7 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(0x00);
 8009712:	2000      	movs	r0, #0
 8009714:	f7ff fede 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x23);
 8009718:	2023      	movs	r0, #35	; 0x23
 800971a:	f7ff fedb 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x24);
 800971e:	2024      	movs	r0, #36	; 0x24
 8009720:	f7ff fed8 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x07);
 8009724:	2007      	movs	r0, #7
 8009726:	f7ff fed5 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x10);
 800972a:	2010      	movs	r0, #16
 800972c:	f7ff fed2 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x07);
 8009730:	2007      	movs	r0, #7
 8009732:	f7ff fecf 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x38);
 8009736:	2038      	movs	r0, #56	; 0x38
 8009738:	f7ff fecc 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x47);
 800973c:	2047      	movs	r0, #71	; 0x47
 800973e:	f7ff fec9 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x4B);
 8009742:	204b      	movs	r0, #75	; 0x4b
 8009744:	f7ff fec6 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x0A);
 8009748:	200a      	movs	r0, #10
 800974a:	f7ff fec3 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x13);
 800974e:	2013      	movs	r0, #19
 8009750:	f7ff fec0 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x06);
 8009754:	2006      	movs	r0, #6
 8009756:	f7ff febd 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x30);
 800975a:	2030      	movs	r0, #48	; 0x30
 800975c:	f7ff feba 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x38);
 8009760:	2038      	movs	r0, #56	; 0x38
 8009762:	f7ff feb7 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(0x0F);
 8009766:	200f      	movs	r0, #15
 8009768:	f7ff feb4 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_Write_Command(0x29); //Display on
 800976c:	2029      	movs	r0, #41	; 0x29
 800976e:	f7ff fe97 	bl	80094a0 <LCD_2IN4_Write_Command>
}
 8009772:	bf00      	nop
 8009774:	bd80      	pop	{r7, pc}

08009776 <LCD_2IN4_SetWindow>:
	  Ystart:	Start UWORD y coordinate
	  Xend  :	End UWORD coordinates
	  Yend  :	End UWORD coordinatesen
******************************************************************************/
void LCD_2IN4_SetWindow(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD  Yend)
{ 
 8009776:	b590      	push	{r4, r7, lr}
 8009778:	b083      	sub	sp, #12
 800977a:	af00      	add	r7, sp, #0
 800977c:	4604      	mov	r4, r0
 800977e:	4608      	mov	r0, r1
 8009780:	4611      	mov	r1, r2
 8009782:	461a      	mov	r2, r3
 8009784:	4623      	mov	r3, r4
 8009786:	80fb      	strh	r3, [r7, #6]
 8009788:	4603      	mov	r3, r0
 800978a:	80bb      	strh	r3, [r7, #4]
 800978c:	460b      	mov	r3, r1
 800978e:	807b      	strh	r3, [r7, #2]
 8009790:	4613      	mov	r3, r2
 8009792:	803b      	strh	r3, [r7, #0]
	LCD_2IN4_Write_Command(0x2a);
 8009794:	202a      	movs	r0, #42	; 0x2a
 8009796:	f7ff fe83 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(Xstart >>8);
 800979a:	88fb      	ldrh	r3, [r7, #6]
 800979c:	0a1b      	lsrs	r3, r3, #8
 800979e:	b29b      	uxth	r3, r3
 80097a0:	b2db      	uxtb	r3, r3
 80097a2:	4618      	mov	r0, r3
 80097a4:	f7ff fe96 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(Xstart & 0xff);
 80097a8:	88fb      	ldrh	r3, [r7, #6]
 80097aa:	b2db      	uxtb	r3, r3
 80097ac:	4618      	mov	r0, r3
 80097ae:	f7ff fe91 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte((Xend - 1) >> 8);
 80097b2:	887b      	ldrh	r3, [r7, #2]
 80097b4:	3b01      	subs	r3, #1
 80097b6:	121b      	asrs	r3, r3, #8
 80097b8:	b2db      	uxtb	r3, r3
 80097ba:	4618      	mov	r0, r3
 80097bc:	f7ff fe8a 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte((Xend - 1) & 0xff);
 80097c0:	887b      	ldrh	r3, [r7, #2]
 80097c2:	b2db      	uxtb	r3, r3
 80097c4:	3b01      	subs	r3, #1
 80097c6:	b2db      	uxtb	r3, r3
 80097c8:	4618      	mov	r0, r3
 80097ca:	f7ff fe83 	bl	80094d4 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0x2b);
 80097ce:	202b      	movs	r0, #43	; 0x2b
 80097d0:	f7ff fe66 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(Ystart >>8);
 80097d4:	88bb      	ldrh	r3, [r7, #4]
 80097d6:	0a1b      	lsrs	r3, r3, #8
 80097d8:	b29b      	uxth	r3, r3
 80097da:	b2db      	uxtb	r3, r3
 80097dc:	4618      	mov	r0, r3
 80097de:	f7ff fe79 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(Ystart & 0xff);
 80097e2:	88bb      	ldrh	r3, [r7, #4]
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	4618      	mov	r0, r3
 80097e8:	f7ff fe74 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte((Yend - 1) >> 8);
 80097ec:	883b      	ldrh	r3, [r7, #0]
 80097ee:	3b01      	subs	r3, #1
 80097f0:	121b      	asrs	r3, r3, #8
 80097f2:	b2db      	uxtb	r3, r3
 80097f4:	4618      	mov	r0, r3
 80097f6:	f7ff fe6d 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte((Yend - 1) & 0xff);
 80097fa:	883b      	ldrh	r3, [r7, #0]
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	3b01      	subs	r3, #1
 8009800:	b2db      	uxtb	r3, r3
 8009802:	4618      	mov	r0, r3
 8009804:	f7ff fe66 	bl	80094d4 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0x2C);
 8009808:	202c      	movs	r0, #44	; 0x2c
 800980a:	f7ff fe49 	bl	80094a0 <LCD_2IN4_Write_Command>
}
 800980e:	bf00      	nop
 8009810:	370c      	adds	r7, #12
 8009812:	46bd      	mov	sp, r7
 8009814:	bd90      	pop	{r4, r7, pc}

08009816 <LCD_2IN4_SetCursor>:
	  Xstart: 	Start UWORD x coordinate
	  Ystart:	Start UWORD y coordinate

******************************************************************************/
void LCD_2IN4_SetCursor(UWORD X, UWORD Y)
{ 
 8009816:	b580      	push	{r7, lr}
 8009818:	b082      	sub	sp, #8
 800981a:	af00      	add	r7, sp, #0
 800981c:	4603      	mov	r3, r0
 800981e:	460a      	mov	r2, r1
 8009820:	80fb      	strh	r3, [r7, #6]
 8009822:	4613      	mov	r3, r2
 8009824:	80bb      	strh	r3, [r7, #4]
	LCD_2IN4_Write_Command(0x2a);
 8009826:	202a      	movs	r0, #42	; 0x2a
 8009828:	f7ff fe3a 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(X >> 8);
 800982c:	88fb      	ldrh	r3, [r7, #6]
 800982e:	0a1b      	lsrs	r3, r3, #8
 8009830:	b29b      	uxth	r3, r3
 8009832:	b2db      	uxtb	r3, r3
 8009834:	4618      	mov	r0, r3
 8009836:	f7ff fe4d 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(X);
 800983a:	88fb      	ldrh	r3, [r7, #6]
 800983c:	b2db      	uxtb	r3, r3
 800983e:	4618      	mov	r0, r3
 8009840:	f7ff fe48 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(X >> 8);
 8009844:	88fb      	ldrh	r3, [r7, #6]
 8009846:	0a1b      	lsrs	r3, r3, #8
 8009848:	b29b      	uxth	r3, r3
 800984a:	b2db      	uxtb	r3, r3
 800984c:	4618      	mov	r0, r3
 800984e:	f7ff fe41 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(X);
 8009852:	88fb      	ldrh	r3, [r7, #6]
 8009854:	b2db      	uxtb	r3, r3
 8009856:	4618      	mov	r0, r3
 8009858:	f7ff fe3c 	bl	80094d4 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0x2b);
 800985c:	202b      	movs	r0, #43	; 0x2b
 800985e:	f7ff fe1f 	bl	80094a0 <LCD_2IN4_Write_Command>
	LCD_2IN4_WriteData_Byte(Y >> 8);
 8009862:	88bb      	ldrh	r3, [r7, #4]
 8009864:	0a1b      	lsrs	r3, r3, #8
 8009866:	b29b      	uxth	r3, r3
 8009868:	b2db      	uxtb	r3, r3
 800986a:	4618      	mov	r0, r3
 800986c:	f7ff fe32 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(Y);
 8009870:	88bb      	ldrh	r3, [r7, #4]
 8009872:	b2db      	uxtb	r3, r3
 8009874:	4618      	mov	r0, r3
 8009876:	f7ff fe2d 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(Y >> 8);
 800987a:	88bb      	ldrh	r3, [r7, #4]
 800987c:	0a1b      	lsrs	r3, r3, #8
 800987e:	b29b      	uxth	r3, r3
 8009880:	b2db      	uxtb	r3, r3
 8009882:	4618      	mov	r0, r3
 8009884:	f7ff fe26 	bl	80094d4 <LCD_2IN4_WriteData_Byte>
	LCD_2IN4_WriteData_Byte(Y);
 8009888:	88bb      	ldrh	r3, [r7, #4]
 800988a:	b2db      	uxtb	r3, r3
 800988c:	4618      	mov	r0, r3
 800988e:	f7ff fe21 	bl	80094d4 <LCD_2IN4_WriteData_Byte>

	LCD_2IN4_Write_Command(0x2C);
 8009892:	202c      	movs	r0, #44	; 0x2c
 8009894:	f7ff fe04 	bl	80094a0 <LCD_2IN4_Write_Command>
}
 8009898:	bf00      	nop
 800989a:	3708      	adds	r7, #8
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}

080098a0 <LCD_2IN4_Clear>:
function:	Clear screen function, refresh the screen to a certain color
parameter	:
	  Color :		The color you want to clear all the screen
******************************************************************************/
void LCD_2IN4_Clear(UWORD Color)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	4603      	mov	r3, r0
 80098a8:	80fb      	strh	r3, [r7, #6]
    UWORD i,j;
    LCD_2IN4_SetWindow(0, 0, LCD_2IN4_WIDTH, LCD_2IN4_HEIGHT);
 80098aa:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80098ae:	22f0      	movs	r2, #240	; 0xf0
 80098b0:	2100      	movs	r1, #0
 80098b2:	2000      	movs	r0, #0
 80098b4:	f7ff ff5f 	bl	8009776 <LCD_2IN4_SetWindow>

	DEV_Digital_Write(DEV_DC_PIN, 1);
 80098b8:	2201      	movs	r2, #1
 80098ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80098be:	480f      	ldr	r0, [pc, #60]	; (80098fc <LCD_2IN4_Clear+0x5c>)
 80098c0:	f7f9 fac2 	bl	8002e48 <HAL_GPIO_WritePin>
	for(i = 0; i < LCD_2IN4_WIDTH; i++){
 80098c4:	2300      	movs	r3, #0
 80098c6:	81fb      	strh	r3, [r7, #14]
 80098c8:	e010      	b.n	80098ec <LCD_2IN4_Clear+0x4c>
		for(j = 0; j < LCD_2IN4_HEIGHT; j++){
 80098ca:	2300      	movs	r3, #0
 80098cc:	81bb      	strh	r3, [r7, #12]
 80098ce:	e006      	b.n	80098de <LCD_2IN4_Clear+0x3e>
			LCD_2IN4_WriteData_Word(Color);
 80098d0:	88fb      	ldrh	r3, [r7, #6]
 80098d2:	4618      	mov	r0, r3
 80098d4:	f7ff fe1e 	bl	8009514 <LCD_2IN4_WriteData_Word>
		for(j = 0; j < LCD_2IN4_HEIGHT; j++){
 80098d8:	89bb      	ldrh	r3, [r7, #12]
 80098da:	3301      	adds	r3, #1
 80098dc:	81bb      	strh	r3, [r7, #12]
 80098de:	89bb      	ldrh	r3, [r7, #12]
 80098e0:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80098e4:	d3f4      	bcc.n	80098d0 <LCD_2IN4_Clear+0x30>
	for(i = 0; i < LCD_2IN4_WIDTH; i++){
 80098e6:	89fb      	ldrh	r3, [r7, #14]
 80098e8:	3301      	adds	r3, #1
 80098ea:	81fb      	strh	r3, [r7, #14]
 80098ec:	89fb      	ldrh	r3, [r7, #14]
 80098ee:	2bef      	cmp	r3, #239	; 0xef
 80098f0:	d9eb      	bls.n	80098ca <LCD_2IN4_Clear+0x2a>
		}
	 }
}
 80098f2:	bf00      	nop
 80098f4:	bf00      	nop
 80098f6:	3710      	adds	r7, #16
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}
 80098fc:	58021800 	.word	0x58021800

08009900 <LCD_2IN4_DrawPaint>:
	    X	: 	Set the X coordinate
	    Y	:	Set the Y coordinate
	  Color :	Set the color
******************************************************************************/
void LCD_2IN4_DrawPaint(UWORD x, UWORD y, UWORD Color)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b082      	sub	sp, #8
 8009904:	af00      	add	r7, sp, #0
 8009906:	4603      	mov	r3, r0
 8009908:	80fb      	strh	r3, [r7, #6]
 800990a:	460b      	mov	r3, r1
 800990c:	80bb      	strh	r3, [r7, #4]
 800990e:	4613      	mov	r3, r2
 8009910:	807b      	strh	r3, [r7, #2]
	LCD_2IN4_SetCursor(x, y);
 8009912:	88ba      	ldrh	r2, [r7, #4]
 8009914:	88fb      	ldrh	r3, [r7, #6]
 8009916:	4611      	mov	r1, r2
 8009918:	4618      	mov	r0, r3
 800991a:	f7ff ff7c 	bl	8009816 <LCD_2IN4_SetCursor>
	LCD_2IN4_WriteData_Word(Color); 	    
 800991e:	887b      	ldrh	r3, [r7, #2]
 8009920:	4618      	mov	r0, r3
 8009922:	f7ff fdf7 	bl	8009514 <LCD_2IN4_WriteData_Word>
}
 8009926:	bf00      	nop
 8009928:	3708      	adds	r7, #8
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}
	...

08009930 <LCD_2IN4_SetBackLight>:
	Setting backlight
parameter	:
	  value : Range 0~1000   Duty cycle is value/1000	
*******************************************************************************/
void LCD_2IN4_SetBackLight(UWORD Value)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	4603      	mov	r3, r0
 8009938:	80fb      	strh	r3, [r7, #6]
	DEV_Set_PWM(Value);
 800993a:	4a04      	ldr	r2, [pc, #16]	; (800994c <LCD_2IN4_SetBackLight+0x1c>)
 800993c:	88fb      	ldrh	r3, [r7, #6]
 800993e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8009940:	bf00      	nop
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr
 800994c:	40000400 	.word	0x40000400

08009950 <LCD_2in4_test>:
#include "LCD_Test.h"
#include "LCD_2inch4.h"
#include "DEV_Config.h"

void LCD_2in4_test()
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b084      	sub	sp, #16
 8009954:	af04      	add	r7, sp, #16
	printf("LCD_2IN4_test Demo\r\n");
 8009956:	4872      	ldr	r0, [pc, #456]	; (8009b20 <LCD_2in4_test+0x1d0>)
 8009958:	f004 f866 	bl	800da28 <puts>
	DEV_Module_Init();
 800995c:	f7fe fd1e 	bl	800839c <DEV_Module_Init>
  
  printf("LCD_2IN4_ Init and Clear...\r\n");
 8009960:	4870      	ldr	r0, [pc, #448]	; (8009b24 <LCD_2in4_test+0x1d4>)
 8009962:	f004 f861 	bl	800da28 <puts>
	LCD_2IN4_Init();
 8009966:	f7ff fdfd 	bl	8009564 <LCD_2IN4_Init>
	LCD_2IN4_Clear(WHITE);
 800996a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800996e:	f7ff ff97 	bl	80098a0 <LCD_2IN4_Clear>
  
  printf("Paint_NewImage\r\n");
 8009972:	486d      	ldr	r0, [pc, #436]	; (8009b28 <LCD_2in4_test+0x1d8>)
 8009974:	f004 f858 	bl	800da28 <puts>
	Paint_NewImage(LCD_2IN4_WIDTH,LCD_2IN4_HEIGHT, ROTATE_0, WHITE);
 8009978:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800997c:	2200      	movs	r2, #0
 800997e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009982:	20f0      	movs	r0, #240	; 0xf0
 8009984:	f7fe fd24 	bl	80083d0 <Paint_NewImage>
  
  printf("Set Clear and Display Funtion\r\n");
 8009988:	4868      	ldr	r0, [pc, #416]	; (8009b2c <LCD_2in4_test+0x1dc>)
 800998a:	f004 f84d 	bl	800da28 <puts>
	Paint_SetClearFuntion(LCD_2IN4_Clear);
 800998e:	4868      	ldr	r0, [pc, #416]	; (8009b30 <LCD_2in4_test+0x1e0>)
 8009990:	f7fe fd6a 	bl	8008468 <Paint_SetClearFuntion>
	Paint_SetDisplayFuntion(LCD_2IN4_DrawPaint);
 8009994:	4867      	ldr	r0, [pc, #412]	; (8009b34 <LCD_2in4_test+0x1e4>)
 8009996:	f7fe fd77 	bl	8008488 <Paint_SetDisplayFuntion>
  
  printf("Paint_Clear\r\n");
 800999a:	4867      	ldr	r0, [pc, #412]	; (8009b38 <LCD_2in4_test+0x1e8>)
 800999c:	f004 f844 	bl	800da28 <puts>
	Paint_Clear(WHITE);
 80099a0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80099a4:	f7fe fe5a 	bl	800865c <Paint_Clear>
  DEV_Delay_ms(1000);
 80099a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80099ac:	f7f8 fab6 	bl	8001f1c <HAL_Delay>
  
  printf("Painting...\r\n");
 80099b0:	4862      	ldr	r0, [pc, #392]	; (8009b3c <LCD_2in4_test+0x1ec>)
 80099b2:	f004 f839 	bl	800da28 <puts>
	Paint_SetRotate(ROTATE_0);
 80099b6:	2000      	movs	r0, #0
 80099b8:	f7fe fd76 	bl	80084a8 <Paint_SetRotate>
	Paint_DrawString_EN (5, 10, "DEMO:",        &Font24,    YELLOW,  RED);
 80099bc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80099c0:	9301      	str	r3, [sp, #4]
 80099c2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80099c6:	9300      	str	r3, [sp, #0]
 80099c8:	4b5d      	ldr	r3, [pc, #372]	; (8009b40 <LCD_2in4_test+0x1f0>)
 80099ca:	4a5e      	ldr	r2, [pc, #376]	; (8009b44 <LCD_2in4_test+0x1f4>)
 80099cc:	210a      	movs	r1, #10
 80099ce:	2005      	movs	r0, #5
 80099d0:	f7ff fa62 	bl	8008e98 <Paint_DrawString_EN>
	Paint_DrawString_EN (5, 34, "Hello World",  &Font24,    BLUE,    CYAN);
 80099d4:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80099d8:	9301      	str	r3, [sp, #4]
 80099da:	231f      	movs	r3, #31
 80099dc:	9300      	str	r3, [sp, #0]
 80099de:	4b58      	ldr	r3, [pc, #352]	; (8009b40 <LCD_2in4_test+0x1f0>)
 80099e0:	4a59      	ldr	r2, [pc, #356]	; (8009b48 <LCD_2in4_test+0x1f8>)
 80099e2:	2122      	movs	r1, #34	; 0x22
 80099e4:	2005      	movs	r0, #5
 80099e6:	f7ff fa57 	bl	8008e98 <Paint_DrawString_EN>
  Paint_DrawFloatNum  (5, 150 ,987.654321,5,  &Font20,    WHITE,   LIGHTBLUE);
 80099ea:	f647 537c 	movw	r3, #32124	; 0x7d7c
 80099ee:	9301      	str	r3, [sp, #4]
 80099f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80099f4:	9300      	str	r3, [sp, #0]
 80099f6:	4b55      	ldr	r3, [pc, #340]	; (8009b4c <LCD_2in4_test+0x1fc>)
 80099f8:	2205      	movs	r2, #5
 80099fa:	ed9f 0b47 	vldr	d0, [pc, #284]	; 8009b18 <LCD_2in4_test+0x1c8>
 80099fe:	2196      	movs	r1, #150	; 0x96
 8009a00:	2005      	movs	r0, #5
 8009a02:	f7ff fc3d 	bl	8009280 <Paint_DrawFloatNum>
  Paint_DrawString_EN (5,170, "WaveShare",    &Font24,    WHITE,   BLUE);
 8009a06:	231f      	movs	r3, #31
 8009a08:	9301      	str	r3, [sp, #4]
 8009a0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009a0e:	9300      	str	r3, [sp, #0]
 8009a10:	4b4b      	ldr	r3, [pc, #300]	; (8009b40 <LCD_2in4_test+0x1f0>)
 8009a12:	4a4f      	ldr	r2, [pc, #316]	; (8009b50 <LCD_2in4_test+0x200>)
 8009a14:	21aa      	movs	r1, #170	; 0xaa
 8009a16:	2005      	movs	r0, #5
 8009a18:	f7ff fa3e 	bl	8008e98 <Paint_DrawString_EN>
  Paint_DrawString_CN (5,190, "",     &Font24CN,  WHITE,   RED);
 8009a1c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8009a20:	9301      	str	r3, [sp, #4]
 8009a22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	4b4a      	ldr	r3, [pc, #296]	; (8009b54 <LCD_2in4_test+0x204>)
 8009a2a:	4a4b      	ldr	r2, [pc, #300]	; (8009b58 <LCD_2in4_test+0x208>)
 8009a2c:	21be      	movs	r1, #190	; 0xbe
 8009a2e:	2005      	movs	r0, #5
 8009a30:	f7ff fa8a 	bl	8008f48 <Paint_DrawString_CN>
  
	Paint_DrawRectangle (125, 240, 225, 300,    RED     ,DOT_PIXEL_2X2,DRAW_FILL_EMPTY);
 8009a34:	2300      	movs	r3, #0
 8009a36:	9302      	str	r3, [sp, #8]
 8009a38:	2302      	movs	r3, #2
 8009a3a:	9301      	str	r3, [sp, #4]
 8009a3c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8009a40:	9300      	str	r3, [sp, #0]
 8009a42:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8009a46:	22e1      	movs	r2, #225	; 0xe1
 8009a48:	21f0      	movs	r1, #240	; 0xf0
 8009a4a:	207d      	movs	r0, #125	; 0x7d
 8009a4c:	f7fe ff62 	bl	8008914 <Paint_DrawRectangle>
	Paint_DrawLine      (125, 240, 225, 300,    MAGENTA ,DOT_PIXEL_2X2,LINE_STYLE_SOLID);
 8009a50:	2300      	movs	r3, #0
 8009a52:	9302      	str	r3, [sp, #8]
 8009a54:	2302      	movs	r3, #2
 8009a56:	9301      	str	r3, [sp, #4]
 8009a58:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8009a5c:	9300      	str	r3, [sp, #0]
 8009a5e:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8009a62:	22e1      	movs	r2, #225	; 0xe1
 8009a64:	21f0      	movs	r1, #240	; 0xf0
 8009a66:	207d      	movs	r0, #125	; 0x7d
 8009a68:	f7fe fea4 	bl	80087b4 <Paint_DrawLine>
	Paint_DrawLine      (225, 240, 125, 300,    MAGENTA ,DOT_PIXEL_2X2,LINE_STYLE_SOLID);
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	9302      	str	r3, [sp, #8]
 8009a70:	2302      	movs	r3, #2
 8009a72:	9301      	str	r3, [sp, #4]
 8009a74:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8009a78:	9300      	str	r3, [sp, #0]
 8009a7a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8009a7e:	227d      	movs	r2, #125	; 0x7d
 8009a80:	21f0      	movs	r1, #240	; 0xf0
 8009a82:	20e1      	movs	r0, #225	; 0xe1
 8009a84:	f7fe fe96 	bl	80087b4 <Paint_DrawLine>
  
	Paint_DrawCircle(150,100,  25,        BLUE    ,DOT_PIXEL_2X2,DRAW_FILL_EMPTY);
 8009a88:	2300      	movs	r3, #0
 8009a8a:	9301      	str	r3, [sp, #4]
 8009a8c:	2302      	movs	r3, #2
 8009a8e:	9300      	str	r3, [sp, #0]
 8009a90:	231f      	movs	r3, #31
 8009a92:	2219      	movs	r2, #25
 8009a94:	2164      	movs	r1, #100	; 0x64
 8009a96:	2096      	movs	r0, #150	; 0x96
 8009a98:	f7fe ffc4 	bl	8008a24 <Paint_DrawCircle>
	Paint_DrawCircle(180,100,  25,        BLACK   ,DOT_PIXEL_2X2,DRAW_FILL_EMPTY);
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	9301      	str	r3, [sp, #4]
 8009aa0:	2302      	movs	r3, #2
 8009aa2:	9300      	str	r3, [sp, #0]
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	2219      	movs	r2, #25
 8009aa8:	2164      	movs	r1, #100	; 0x64
 8009aaa:	20b4      	movs	r0, #180	; 0xb4
 8009aac:	f7fe ffba 	bl	8008a24 <Paint_DrawCircle>
	Paint_DrawCircle(210,100,  25,        RED     ,DOT_PIXEL_2X2,DRAW_FILL_EMPTY);
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	9301      	str	r3, [sp, #4]
 8009ab4:	2302      	movs	r3, #2
 8009ab6:	9300      	str	r3, [sp, #0]
 8009ab8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8009abc:	2219      	movs	r2, #25
 8009abe:	2164      	movs	r1, #100	; 0x64
 8009ac0:	20d2      	movs	r0, #210	; 0xd2
 8009ac2:	f7fe ffaf 	bl	8008a24 <Paint_DrawCircle>
	Paint_DrawCircle(165,125,  25,        YELLOW  ,DOT_PIXEL_2X2,DRAW_FILL_EMPTY);
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	9301      	str	r3, [sp, #4]
 8009aca:	2302      	movs	r3, #2
 8009acc:	9300      	str	r3, [sp, #0]
 8009ace:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8009ad2:	2219      	movs	r2, #25
 8009ad4:	217d      	movs	r1, #125	; 0x7d
 8009ad6:	20a5      	movs	r0, #165	; 0xa5
 8009ad8:	f7fe ffa4 	bl	8008a24 <Paint_DrawCircle>
	Paint_DrawCircle(195,125,  25,        GREEN   ,DOT_PIXEL_2X2,DRAW_FILL_EMPTY);
 8009adc:	2300      	movs	r3, #0
 8009ade:	9301      	str	r3, [sp, #4]
 8009ae0:	2302      	movs	r3, #2
 8009ae2:	9300      	str	r3, [sp, #0]
 8009ae4:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8009ae8:	2219      	movs	r2, #25
 8009aea:	217d      	movs	r1, #125	; 0x7d
 8009aec:	20c3      	movs	r0, #195	; 0xc3
 8009aee:	f7fe ff99 	bl	8008a24 <Paint_DrawCircle>
  
  Paint_DrawImage(gImage_1,5,70,60,60);
 8009af2:	233c      	movs	r3, #60	; 0x3c
 8009af4:	9300      	str	r3, [sp, #0]
 8009af6:	233c      	movs	r3, #60	; 0x3c
 8009af8:	2246      	movs	r2, #70	; 0x46
 8009afa:	2105      	movs	r1, #5
 8009afc:	4817      	ldr	r0, [pc, #92]	; (8009b5c <LCD_2in4_test+0x20c>)
 8009afe:	f7ff fc47 	bl	8009390 <Paint_DrawImage>
	
  
	DEV_Delay_ms(3000);
 8009b02:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009b06:	f7f8 fa09 	bl	8001f1c <HAL_Delay>
	
	printf("quit...\r\n");
 8009b0a:	4815      	ldr	r0, [pc, #84]	; (8009b60 <LCD_2in4_test+0x210>)
 8009b0c:	f003 ff8c 	bl	800da28 <puts>
	//DEV_Module_Exit();
  
}
 8009b10:	bf00      	nop
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}
 8009b16:	bf00      	nop
 8009b18:	0ca600b0 	.word	0x0ca600b0
 8009b1c:	408edd3c 	.word	0x408edd3c
 8009b20:	08011360 	.word	0x08011360
 8009b24:	08011374 	.word	0x08011374
 8009b28:	08011394 	.word	0x08011394
 8009b2c:	080113a4 	.word	0x080113a4
 8009b30:	080098a1 	.word	0x080098a1
 8009b34:	08009901 	.word	0x08009901
 8009b38:	080113c4 	.word	0x080113c4
 8009b3c:	080113d4 	.word	0x080113d4
 8009b40:	24000020 	.word	0x24000020
 8009b44:	080113e4 	.word	0x080113e4
 8009b48:	080113ec 	.word	0x080113ec
 8009b4c:	24000018 	.word	0x24000018
 8009b50:	080113f8 	.word	0x080113f8
 8009b54:	24000028 	.word	0x24000028
 8009b58:	08011404 	.word	0x08011404
 8009b5c:	080158b0 	.word	0x080158b0
 8009b60:	08011410 	.word	0x08011410

08009b64 <metal_list_init>:
 */
#define METAL_DECLARE_LIST(name)			\
	struct metal_list name = METAL_INIT_LIST(name)

static inline void metal_list_init(struct metal_list *list)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b083      	sub	sp, #12
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	687a      	ldr	r2, [r7, #4]
 8009b70:	605a      	str	r2, [r3, #4]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	685a      	ldr	r2, [r3, #4]
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	601a      	str	r2, [r3, #0]
}
 8009b7a:	bf00      	nop
 8009b7c:	370c      	adds	r7, #12
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b84:	4770      	bx	lr

08009b86 <metal_list_add_before>:

static inline void metal_list_add_before(struct metal_list *node,
					 struct metal_list *new_node)
{
 8009b86:	b480      	push	{r7}
 8009b88:	b083      	sub	sp, #12
 8009b8a:	af00      	add	r7, sp, #0
 8009b8c:	6078      	str	r0, [r7, #4]
 8009b8e:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	685a      	ldr	r2, [r3, #4]
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	605a      	str	r2, [r3, #4]
	new_node->next = node;
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	687a      	ldr	r2, [r7, #4]
 8009b9c:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	683a      	ldr	r2, [r7, #0]
 8009ba4:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	685b      	ldr	r3, [r3, #4]
 8009baa:	683a      	ldr	r2, [r7, #0]
 8009bac:	601a      	str	r2, [r3, #0]
}
 8009bae:	bf00      	nop
 8009bb0:	370c      	adds	r7, #12
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb8:	4770      	bx	lr

08009bba <metal_list_add_tail>:
	metal_list_add_after(list, node);
}

static inline void metal_list_add_tail(struct metal_list *list,
				       struct metal_list *node)
{
 8009bba:	b580      	push	{r7, lr}
 8009bbc:	b082      	sub	sp, #8
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
 8009bc2:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
 8009bc4:	6839      	ldr	r1, [r7, #0]
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f7ff ffdd 	bl	8009b86 <metal_list_add_before>
}
 8009bcc:	bf00      	nop
 8009bce:	3708      	adds	r7, #8
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}

08009bd4 <__metal_cache_flush>:

extern void metal_machine_cache_flush(void *addr, unsigned int len);
extern void metal_machine_cache_invalidate(void *addr, unsigned int len);

static inline void __metal_cache_flush(void *addr, unsigned int len)
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b082      	sub	sp, #8
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
 8009bdc:	6039      	str	r1, [r7, #0]
	metal_machine_cache_flush(addr, len);
 8009bde:	6839      	ldr	r1, [r7, #0]
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f001 ff89 	bl	800baf8 <metal_machine_cache_flush>
}
 8009be6:	bf00      	nop
 8009be8:	3708      	adds	r7, #8
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}

08009bee <__metal_cache_invalidate>:

static inline void __metal_cache_invalidate(void *addr, unsigned int len)
{
 8009bee:	b580      	push	{r7, lr}
 8009bf0:	b082      	sub	sp, #8
 8009bf2:	af00      	add	r7, sp, #0
 8009bf4:	6078      	str	r0, [r7, #4]
 8009bf6:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
 8009bf8:	6839      	ldr	r1, [r7, #0]
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f001 ff87 	bl	800bb0e <metal_machine_cache_invalidate>
}
 8009c00:	bf00      	nop
 8009c02:	3708      	adds	r7, #8
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}

08009c08 <metal_cache_flush>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will flush the whole data cache.
 */
static inline void metal_cache_flush(void *addr, unsigned int len)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]
	__metal_cache_flush(addr, len);
 8009c12:	6839      	ldr	r1, [r7, #0]
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f7ff ffdd 	bl	8009bd4 <__metal_cache_flush>
}
 8009c1a:	bf00      	nop
 8009c1c:	3708      	adds	r7, #8
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	bd80      	pop	{r7, pc}

08009c22 <metal_cache_invalidate>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will invalidate the whole data cache.
 */
static inline void metal_cache_invalidate(void *addr, unsigned int len)
{
 8009c22:	b580      	push	{r7, lr}
 8009c24:	b082      	sub	sp, #8
 8009c26:	af00      	add	r7, sp, #0
 8009c28:	6078      	str	r0, [r7, #4]
 8009c2a:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
 8009c2c:	6839      	ldr	r1, [r7, #0]
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f7ff ffdd 	bl	8009bee <__metal_cache_invalidate>
}
 8009c34:	bf00      	nop
 8009c36:	3708      	adds	r7, #8
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	bd80      	pop	{r7, pc}

08009c3c <metal_bus_register>:
#include <metal/utilities.h>
#include <metal/dma.h>
#include <metal/cache.h>

int metal_bus_register(struct metal_bus *bus)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b082      	sub	sp, #8
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
	if (!bus || !bus->name || !strlen(bus->name))
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d008      	beq.n	8009c5c <metal_bus_register+0x20>
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d004      	beq.n	8009c5c <metal_bus_register+0x20>
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	781b      	ldrb	r3, [r3, #0]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d102      	bne.n	8009c62 <metal_bus_register+0x26>
		return -EINVAL;
 8009c5c:	f06f 0315 	mvn.w	r3, #21
 8009c60:	e026      	b.n	8009cb0 <metal_bus_register+0x74>
	if (metal_bus_find(bus->name, NULL) == 0)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	2100      	movs	r1, #0
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f000 f82b 	bl	8009cc4 <metal_bus_find>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d102      	bne.n	8009c7a <metal_bus_register+0x3e>
		return -EEXIST;
 8009c74:	f06f 0310 	mvn.w	r3, #16
 8009c78:	e01a      	b.n	8009cb0 <metal_bus_register+0x74>
	metal_list_init(&bus->devices);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	331c      	adds	r3, #28
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f7ff ff70 	bl	8009b64 <metal_list_init>
	metal_list_add_tail(&_metal.common.bus_list, &bus->node);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	3324      	adds	r3, #36	; 0x24
 8009c88:	4619      	mov	r1, r3
 8009c8a:	480b      	ldr	r0, [pc, #44]	; (8009cb8 <metal_bus_register+0x7c>)
 8009c8c:	f7ff ff95 	bl	8009bba <metal_list_add_tail>
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
 8009c90:	4b0a      	ldr	r3, [pc, #40]	; (8009cbc <metal_bus_register+0x80>)
 8009c92:	781b      	ldrb	r3, [r3, #0]
 8009c94:	2b06      	cmp	r3, #6
 8009c96:	d90a      	bls.n	8009cae <metal_bus_register+0x72>
 8009c98:	4b08      	ldr	r3, [pc, #32]	; (8009cbc <metal_bus_register+0x80>)
 8009c9a:	685b      	ldr	r3, [r3, #4]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d006      	beq.n	8009cae <metal_bus_register+0x72>
 8009ca0:	4b06      	ldr	r3, [pc, #24]	; (8009cbc <metal_bus_register+0x80>)
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	687a      	ldr	r2, [r7, #4]
 8009ca6:	6812      	ldr	r2, [r2, #0]
 8009ca8:	4905      	ldr	r1, [pc, #20]	; (8009cc0 <metal_bus_register+0x84>)
 8009caa:	2007      	movs	r0, #7
 8009cac:	4798      	blx	r3
	return 0;
 8009cae:	2300      	movs	r3, #0
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3708      	adds	r7, #8
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	24000ce4 	.word	0x24000ce4
 8009cbc:	24000cdc 	.word	0x24000cdc
 8009cc0:	0801141c 	.word	0x0801141c

08009cc4 <metal_bus_find>:
	metal_log(METAL_LOG_DEBUG, "unregistered %s bus\n", bus->name);
	return 0;
}

int metal_bus_find(const char *name, struct metal_bus **result)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
	struct metal_list *node;
	struct metal_bus *bus;

	metal_list_for_each(&_metal.common.bus_list, node) {
 8009cce:	4b13      	ldr	r3, [pc, #76]	; (8009d1c <metal_bus_find+0x58>)
 8009cd0:	689b      	ldr	r3, [r3, #8]
 8009cd2:	60fb      	str	r3, [r7, #12]
 8009cd4:	e017      	b.n	8009d06 <metal_bus_find+0x42>
		bus = metal_container_of(node, struct metal_bus, node);
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	3b24      	subs	r3, #36	; 0x24
 8009cda:	60bb      	str	r3, [r7, #8]
		if (strcmp(bus->name, name) != 0)
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	6879      	ldr	r1, [r7, #4]
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f7f6 fafc 	bl	80002e0 <strcmp>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d003      	beq.n	8009cf6 <metal_bus_find+0x32>
	metal_list_for_each(&_metal.common.bus_list, node) {
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	60fb      	str	r3, [r7, #12]
 8009cf4:	e007      	b.n	8009d06 <metal_bus_find+0x42>
			continue;
		if (result)
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d002      	beq.n	8009d02 <metal_bus_find+0x3e>
			*result = bus;
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	68ba      	ldr	r2, [r7, #8]
 8009d00:	601a      	str	r2, [r3, #0]
		return 0;
 8009d02:	2300      	movs	r3, #0
 8009d04:	e005      	b.n	8009d12 <metal_bus_find+0x4e>
	metal_list_for_each(&_metal.common.bus_list, node) {
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	4a05      	ldr	r2, [pc, #20]	; (8009d20 <metal_bus_find+0x5c>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d1e3      	bne.n	8009cd6 <metal_bus_find+0x12>
	}
	return -ENOENT;
 8009d0e:	f06f 0301 	mvn.w	r3, #1
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3710      	adds	r7, #16
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	24000cdc 	.word	0x24000cdc
 8009d20:	24000ce4 	.word	0x24000ce4

08009d24 <metal_device_open>:

int metal_device_open(const char *bus_name, const char *dev_name,
		      struct metal_device **device)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b086      	sub	sp, #24
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	60f8      	str	r0, [r7, #12]
 8009d2c:	60b9      	str	r1, [r7, #8]
 8009d2e:	607a      	str	r2, [r7, #4]
	struct metal_bus *bus;
	int error;

	if (!bus_name || !strlen(bus_name) ||
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d00d      	beq.n	8009d52 <metal_device_open+0x2e>
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d009      	beq.n	8009d52 <metal_device_open+0x2e>
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d006      	beq.n	8009d52 <metal_device_open+0x2e>
	    !dev_name || !strlen(dev_name) ||
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	781b      	ldrb	r3, [r3, #0]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d002      	beq.n	8009d52 <metal_device_open+0x2e>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d102      	bne.n	8009d58 <metal_device_open+0x34>
	    !device)
		return -EINVAL;
 8009d52:	f06f 0315 	mvn.w	r3, #21
 8009d56:	e01f      	b.n	8009d98 <metal_device_open+0x74>

	error = metal_bus_find(bus_name, &bus);
 8009d58:	f107 0310 	add.w	r3, r7, #16
 8009d5c:	4619      	mov	r1, r3
 8009d5e:	68f8      	ldr	r0, [r7, #12]
 8009d60:	f7ff ffb0 	bl	8009cc4 <metal_bus_find>
 8009d64:	6178      	str	r0, [r7, #20]
	if (error)
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d001      	beq.n	8009d70 <metal_device_open+0x4c>
		return error;
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	e013      	b.n	8009d98 <metal_device_open+0x74>

	if (!bus->ops.dev_open)
 8009d70:	693b      	ldr	r3, [r7, #16]
 8009d72:	689b      	ldr	r3, [r3, #8]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d102      	bne.n	8009d7e <metal_device_open+0x5a>
		return -ENODEV;
 8009d78:	f06f 0312 	mvn.w	r3, #18
 8009d7c:	e00c      	b.n	8009d98 <metal_device_open+0x74>

	error = (*bus->ops.dev_open)(bus, dev_name, device);
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	689b      	ldr	r3, [r3, #8]
 8009d82:	6938      	ldr	r0, [r7, #16]
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	68b9      	ldr	r1, [r7, #8]
 8009d88:	4798      	blx	r3
 8009d8a:	6178      	str	r0, [r7, #20]
	if (error)
 8009d8c:	697b      	ldr	r3, [r7, #20]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d001      	beq.n	8009d96 <metal_device_open+0x72>
		return error;
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	e000      	b.n	8009d98 <metal_device_open+0x74>

	return 0;
 8009d96:	2300      	movs	r3, #0
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3718      	adds	r7, #24
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}

08009da0 <metal_register_generic_device>:
	if (device->bus->ops.dev_close)
		device->bus->ops.dev_close(device->bus, device);
}

int metal_register_generic_device(struct metal_device *device)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b082      	sub	sp, #8
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
	if (!device->name || !strlen(device->name) ||
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d008      	beq.n	8009dc2 <metal_register_generic_device+0x22>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	781b      	ldrb	r3, [r3, #0]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d003      	beq.n	8009dc2 <metal_register_generic_device+0x22>
	    device->num_regions > METAL_MAX_DEVICE_REGIONS)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	689b      	ldr	r3, [r3, #8]
	if (!device->name || !strlen(device->name) ||
 8009dbe:	2b02      	cmp	r3, #2
 8009dc0:	d902      	bls.n	8009dc8 <metal_register_generic_device+0x28>
		return -EINVAL;
 8009dc2:	f06f 0315 	mvn.w	r3, #21
 8009dc6:	e009      	b.n	8009ddc <metal_register_generic_device+0x3c>

	device->bus = &metal_generic_bus;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	4a06      	ldr	r2, [pc, #24]	; (8009de4 <metal_register_generic_device+0x44>)
 8009dcc:	605a      	str	r2, [r3, #4]
	metal_list_add_tail(&_metal.common.generic_device_list,
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	336c      	adds	r3, #108	; 0x6c
 8009dd2:	4619      	mov	r1, r3
 8009dd4:	4804      	ldr	r0, [pc, #16]	; (8009de8 <metal_register_generic_device+0x48>)
 8009dd6:	f7ff fef0 	bl	8009bba <metal_list_add_tail>
			    &device->node);
	return 0;
 8009dda:	2300      	movs	r3, #0
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	3708      	adds	r7, #8
 8009de0:	46bd      	mov	sp, r7
 8009de2:	bd80      	pop	{r7, pc}
 8009de4:	24000034 	.word	0x24000034
 8009de8:	24000cf4 	.word	0x24000cf4

08009dec <metal_generic_dev_open>:

int metal_generic_dev_open(struct metal_bus *bus, const char *dev_name,
			   struct metal_device **device)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b086      	sub	sp, #24
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	60f8      	str	r0, [r7, #12]
 8009df4:	60b9      	str	r1, [r7, #8]
 8009df6:	607a      	str	r2, [r7, #4]
	struct metal_list *node;
	struct metal_device *dev;

	(void)bus;

	metal_list_for_each(&_metal.common.generic_device_list, node) {
 8009df8:	4b12      	ldr	r3, [pc, #72]	; (8009e44 <metal_generic_dev_open+0x58>)
 8009dfa:	699b      	ldr	r3, [r3, #24]
 8009dfc:	617b      	str	r3, [r7, #20]
 8009dfe:	e017      	b.n	8009e30 <metal_generic_dev_open+0x44>
		dev = metal_container_of(node, struct metal_device, node);
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	3b6c      	subs	r3, #108	; 0x6c
 8009e04:	613b      	str	r3, [r7, #16]
		if (strcmp(dev->name, dev_name) != 0)
 8009e06:	693b      	ldr	r3, [r7, #16]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	68b9      	ldr	r1, [r7, #8]
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f7f6 fa67 	bl	80002e0 <strcmp>
 8009e12:	4603      	mov	r3, r0
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d003      	beq.n	8009e20 <metal_generic_dev_open+0x34>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	617b      	str	r3, [r7, #20]
 8009e1e:	e007      	b.n	8009e30 <metal_generic_dev_open+0x44>
			continue;
		*device = dev;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	693a      	ldr	r2, [r7, #16]
 8009e24:	601a      	str	r2, [r3, #0]
		return metal_generic_dev_sys_open(dev);
 8009e26:	6938      	ldr	r0, [r7, #16]
 8009e28:	f000 f88c 	bl	8009f44 <metal_generic_dev_sys_open>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	e005      	b.n	8009e3c <metal_generic_dev_open+0x50>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	4a05      	ldr	r2, [pc, #20]	; (8009e48 <metal_generic_dev_open+0x5c>)
 8009e34:	4293      	cmp	r3, r2
 8009e36:	d1e3      	bne.n	8009e00 <metal_generic_dev_open+0x14>
	}

	return -ENODEV;
 8009e38:	f06f 0312 	mvn.w	r3, #18
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3718      	adds	r7, #24
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}
 8009e44:	24000cdc 	.word	0x24000cdc
 8009e48:	24000cf4 	.word	0x24000cf4

08009e4c <metal_generic_dev_dma_map>:
			     struct metal_device *device,
			     uint32_t dir,
			     struct metal_sg *sg_in,
			     int nents_in,
			     struct metal_sg *sg_out)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b086      	sub	sp, #24
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	60f8      	str	r0, [r7, #12]
 8009e54:	60b9      	str	r1, [r7, #8]
 8009e56:	607a      	str	r2, [r7, #4]
 8009e58:	603b      	str	r3, [r7, #0]
	(void)bus;
	(void)device;
	int i;

	if (sg_out != sg_in)
 8009e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	d009      	beq.n	8009e76 <metal_generic_dev_dma_map+0x2a>
		memcpy(sg_out, sg_in, nents_in*(sizeof(struct metal_sg)));
 8009e62:	6a3a      	ldr	r2, [r7, #32]
 8009e64:	4613      	mov	r3, r2
 8009e66:	005b      	lsls	r3, r3, #1
 8009e68:	4413      	add	r3, r2
 8009e6a:	009b      	lsls	r3, r3, #2
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	6839      	ldr	r1, [r7, #0]
 8009e70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009e72:	f002 fcd9 	bl	800c828 <memcpy>
	for (i = 0; i < nents_in; i++) {
 8009e76:	2300      	movs	r3, #0
 8009e78:	617b      	str	r3, [r7, #20]
 8009e7a:	e02f      	b.n	8009edc <metal_generic_dev_dma_map+0x90>
		if (dir == METAL_DMA_DEV_W) {
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2b02      	cmp	r3, #2
 8009e80:	d114      	bne.n	8009eac <metal_generic_dev_dma_map+0x60>
			metal_cache_flush(sg_out[i].virt, sg_out[i].len);
 8009e82:	697a      	ldr	r2, [r7, #20]
 8009e84:	4613      	mov	r3, r2
 8009e86:	005b      	lsls	r3, r3, #1
 8009e88:	4413      	add	r3, r2
 8009e8a:	009b      	lsls	r3, r3, #2
 8009e8c:	461a      	mov	r2, r3
 8009e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e90:	4413      	add	r3, r2
 8009e92:	6818      	ldr	r0, [r3, #0]
 8009e94:	697a      	ldr	r2, [r7, #20]
 8009e96:	4613      	mov	r3, r2
 8009e98:	005b      	lsls	r3, r3, #1
 8009e9a:	4413      	add	r3, r2
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	461a      	mov	r2, r3
 8009ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ea2:	4413      	add	r3, r2
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	f7ff feae 	bl	8009c08 <metal_cache_flush>
		}
		metal_cache_invalidate(sg_out[i].virt, sg_out[i].len);
 8009eac:	697a      	ldr	r2, [r7, #20]
 8009eae:	4613      	mov	r3, r2
 8009eb0:	005b      	lsls	r3, r3, #1
 8009eb2:	4413      	add	r3, r2
 8009eb4:	009b      	lsls	r3, r3, #2
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eba:	4413      	add	r3, r2
 8009ebc:	6818      	ldr	r0, [r3, #0]
 8009ebe:	697a      	ldr	r2, [r7, #20]
 8009ec0:	4613      	mov	r3, r2
 8009ec2:	005b      	lsls	r3, r3, #1
 8009ec4:	4413      	add	r3, r2
 8009ec6:	009b      	lsls	r3, r3, #2
 8009ec8:	461a      	mov	r2, r3
 8009eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ecc:	4413      	add	r3, r2
 8009ece:	689b      	ldr	r3, [r3, #8]
 8009ed0:	4619      	mov	r1, r3
 8009ed2:	f7ff fea6 	bl	8009c22 <metal_cache_invalidate>
	for (i = 0; i < nents_in; i++) {
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	3301      	adds	r3, #1
 8009eda:	617b      	str	r3, [r7, #20]
 8009edc:	697a      	ldr	r2, [r7, #20]
 8009ede:	6a3b      	ldr	r3, [r7, #32]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	dbcb      	blt.n	8009e7c <metal_generic_dev_dma_map+0x30>
	}

	return nents_in;
 8009ee4:	6a3b      	ldr	r3, [r7, #32]
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3718      	adds	r7, #24
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}

08009eee <metal_generic_dev_dma_unmap>:
void metal_generic_dev_dma_unmap(struct metal_bus *bus,
				 struct metal_device *device,
				 uint32_t dir,
				 struct metal_sg *sg,
				 int nents)
{
 8009eee:	b580      	push	{r7, lr}
 8009ef0:	b086      	sub	sp, #24
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	60f8      	str	r0, [r7, #12]
 8009ef6:	60b9      	str	r1, [r7, #8]
 8009ef8:	607a      	str	r2, [r7, #4]
 8009efa:	603b      	str	r3, [r7, #0]
	(void)bus;
	(void)device;
	(void)dir;
	int i;

	for (i = 0; i < nents; i++) {
 8009efc:	2300      	movs	r3, #0
 8009efe:	617b      	str	r3, [r7, #20]
 8009f00:	e017      	b.n	8009f32 <metal_generic_dev_dma_unmap+0x44>
		metal_cache_invalidate(sg[i].virt, sg[i].len);
 8009f02:	697a      	ldr	r2, [r7, #20]
 8009f04:	4613      	mov	r3, r2
 8009f06:	005b      	lsls	r3, r3, #1
 8009f08:	4413      	add	r3, r2
 8009f0a:	009b      	lsls	r3, r3, #2
 8009f0c:	461a      	mov	r2, r3
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	4413      	add	r3, r2
 8009f12:	6818      	ldr	r0, [r3, #0]
 8009f14:	697a      	ldr	r2, [r7, #20]
 8009f16:	4613      	mov	r3, r2
 8009f18:	005b      	lsls	r3, r3, #1
 8009f1a:	4413      	add	r3, r2
 8009f1c:	009b      	lsls	r3, r3, #2
 8009f1e:	461a      	mov	r2, r3
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	4413      	add	r3, r2
 8009f24:	689b      	ldr	r3, [r3, #8]
 8009f26:	4619      	mov	r1, r3
 8009f28:	f7ff fe7b 	bl	8009c22 <metal_cache_invalidate>
	for (i = 0; i < nents; i++) {
 8009f2c:	697b      	ldr	r3, [r7, #20]
 8009f2e:	3301      	adds	r3, #1
 8009f30:	617b      	str	r3, [r7, #20]
 8009f32:	697a      	ldr	r2, [r7, #20]
 8009f34:	6a3b      	ldr	r3, [r7, #32]
 8009f36:	429a      	cmp	r2, r3
 8009f38:	dbe3      	blt.n	8009f02 <metal_generic_dev_dma_unmap+0x14>
	}
}
 8009f3a:	bf00      	nop
 8009f3c:	bf00      	nop
 8009f3e:	3718      	adds	r7, #24
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}

08009f44 <metal_generic_dev_sys_open>:
#include <metal/io.h>
#include <metal/sys.h>
#include <metal/utilities.h>

int metal_generic_dev_sys_open(struct metal_device *dev)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b084      	sub	sp, #16
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
	struct metal_io_region *io;
	unsigned i;

	/* map I/O memory regions */
	for (i = 0; i < dev->num_regions; i++) {
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	60fb      	str	r3, [r7, #12]
 8009f50:	e013      	b.n	8009f7a <metal_generic_dev_sys_open+0x36>
		io = &dev->regions[i];
 8009f52:	68fa      	ldr	r2, [r7, #12]
 8009f54:	4613      	mov	r3, r2
 8009f56:	005b      	lsls	r3, r3, #1
 8009f58:	4413      	add	r3, r2
 8009f5a:	011b      	lsls	r3, r3, #4
 8009f5c:	3308      	adds	r3, #8
 8009f5e:	687a      	ldr	r2, [r7, #4]
 8009f60:	4413      	add	r3, r2
 8009f62:	3304      	adds	r3, #4
 8009f64:	60bb      	str	r3, [r7, #8]
		if (!io->size)
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d00b      	beq.n	8009f86 <metal_generic_dev_sys_open+0x42>
			break;
		metal_sys_io_mem_map(io);
 8009f6e:	68b8      	ldr	r0, [r7, #8]
 8009f70:	f000 f81e 	bl	8009fb0 <metal_sys_io_mem_map>
	for (i = 0; i < dev->num_regions; i++) {
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	3301      	adds	r3, #1
 8009f78:	60fb      	str	r3, [r7, #12]
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	689b      	ldr	r3, [r3, #8]
 8009f7e:	68fa      	ldr	r2, [r7, #12]
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d3e6      	bcc.n	8009f52 <metal_generic_dev_sys_open+0xe>
 8009f84:	e000      	b.n	8009f88 <metal_generic_dev_sys_open+0x44>
			break;
 8009f86:	bf00      	nop
	}

	return 0;
 8009f88:	2300      	movs	r3, #0
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3710      	adds	r7, #16
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}
	...

08009f94 <metal_sys_init>:
#include <metal/device.h>

struct metal_state _metal;

int metal_sys_init(const struct metal_init_params *params)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b082      	sub	sp, #8
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
	metal_unused(params);
	metal_bus_register(&metal_generic_bus);
 8009f9c:	4803      	ldr	r0, [pc, #12]	; (8009fac <metal_sys_init+0x18>)
 8009f9e:	f7ff fe4d 	bl	8009c3c <metal_bus_register>
	return 0;
 8009fa2:	2300      	movs	r3, #0
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3708      	adds	r7, #8
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}
 8009fac:	24000034 	.word	0x24000034

08009fb0 <metal_sys_io_mem_map>:
 */

#include <metal/io.h>

void metal_sys_io_mem_map(struct metal_io_region *io)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b086      	sub	sp, #24
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
	unsigned long p;
	size_t psize;
	size_t *va;

	va = (size_t *)io->virt;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	60fb      	str	r3, [r7, #12]
	psize = io->size;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	689b      	ldr	r3, [r3, #8]
 8009fc2:	613b      	str	r3, [r7, #16]
	if (psize) {
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d02c      	beq.n	800a024 <metal_sys_io_mem_map+0x74>
		if (psize >> io->page_shift)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	68db      	ldr	r3, [r3, #12]
 8009fce:	693a      	ldr	r2, [r7, #16]
 8009fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d005      	beq.n	8009fe4 <metal_sys_io_mem_map+0x34>
			psize = (size_t)1 << io->page_shift;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	68db      	ldr	r3, [r3, #12]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	fa02 f303 	lsl.w	r3, r2, r3
 8009fe2:	613b      	str	r3, [r7, #16]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	617b      	str	r3, [r7, #20]
 8009fe8:	e013      	b.n	800a012 <metal_sys_io_mem_map+0x62>
			metal_machine_io_mem_map(va, io->physmap[p],
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	685a      	ldr	r2, [r3, #4]
 8009fee:	697b      	ldr	r3, [r7, #20]
 8009ff0:	009b      	lsls	r3, r3, #2
 8009ff2:	4413      	add	r3, r2
 8009ff4:	6819      	ldr	r1, [r3, #0]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	695b      	ldr	r3, [r3, #20]
 8009ffa:	693a      	ldr	r2, [r7, #16]
 8009ffc:	68f8      	ldr	r0, [r7, #12]
 8009ffe:	f001 fd91 	bl	800bb24 <metal_machine_io_mem_map>
						 psize, io->mem_flags);
			va += psize;
 800a002:	693b      	ldr	r3, [r7, #16]
 800a004:	009b      	lsls	r3, r3, #2
 800a006:	68fa      	ldr	r2, [r7, #12]
 800a008:	4413      	add	r3, r2
 800a00a:	60fb      	str	r3, [r7, #12]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	3301      	adds	r3, #1
 800a010:	617b      	str	r3, [r7, #20]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	689a      	ldr	r2, [r3, #8]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	68db      	ldr	r3, [r3, #12]
 800a01a:	fa22 f303 	lsr.w	r3, r2, r3
 800a01e:	697a      	ldr	r2, [r7, #20]
 800a020:	429a      	cmp	r2, r3
 800a022:	d9e2      	bls.n	8009fea <metal_sys_io_mem_map+0x3a>
		}
	}
}
 800a024:	bf00      	nop
 800a026:	3718      	adds	r7, #24
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}

0800a02c <metal_list_init>:
{
 800a02c:	b480      	push	{r7}
 800a02e:	b083      	sub	sp, #12
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	687a      	ldr	r2, [r7, #4]
 800a038:	605a      	str	r2, [r3, #4]
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	685a      	ldr	r2, [r3, #4]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	601a      	str	r2, [r3, #0]
}
 800a042:	bf00      	nop
 800a044:	370c      	adds	r7, #12
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr
	...

0800a050 <metal_init>:

#include <string.h>
#include <metal/sys.h>

int metal_init(const struct metal_init_params *params)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b084      	sub	sp, #16
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
	int error = 0;
 800a058:	2300      	movs	r3, #0
 800a05a:	60fb      	str	r3, [r7, #12]

	memset(&_metal, 0, sizeof(_metal));
 800a05c:	2220      	movs	r2, #32
 800a05e:	2100      	movs	r1, #0
 800a060:	4810      	ldr	r0, [pc, #64]	; (800a0a4 <metal_init+0x54>)
 800a062:	f002 fc09 	bl	800c878 <memset>

	_metal.common.log_handler   = params->log_handler;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4a0e      	ldr	r2, [pc, #56]	; (800a0a4 <metal_init+0x54>)
 800a06c:	6053      	str	r3, [r2, #4]
	_metal.common.log_level     = params->log_level;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	791a      	ldrb	r2, [r3, #4]
 800a072:	4b0c      	ldr	r3, [pc, #48]	; (800a0a4 <metal_init+0x54>)
 800a074:	701a      	strb	r2, [r3, #0]

	metal_list_init(&_metal.common.bus_list);
 800a076:	480c      	ldr	r0, [pc, #48]	; (800a0a8 <metal_init+0x58>)
 800a078:	f7ff ffd8 	bl	800a02c <metal_list_init>
	metal_list_init(&_metal.common.generic_shmem_list);
 800a07c:	480b      	ldr	r0, [pc, #44]	; (800a0ac <metal_init+0x5c>)
 800a07e:	f7ff ffd5 	bl	800a02c <metal_list_init>
	metal_list_init(&_metal.common.generic_device_list);
 800a082:	480b      	ldr	r0, [pc, #44]	; (800a0b0 <metal_init+0x60>)
 800a084:	f7ff ffd2 	bl	800a02c <metal_list_init>

	error = metal_sys_init(params);
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f7ff ff83 	bl	8009f94 <metal_sys_init>
 800a08e:	60f8      	str	r0, [r7, #12]
	if (error)
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d001      	beq.n	800a09a <metal_init+0x4a>
		return error;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	e000      	b.n	800a09c <metal_init+0x4c>

	return error;
 800a09a:	68fb      	ldr	r3, [r7, #12]
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3710      	adds	r7, #16
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	24000cdc 	.word	0x24000cdc
 800a0a8:	24000ce4 	.word	0x24000ce4
 800a0ac:	24000cec 	.word	0x24000cec
 800a0b0:	24000cf4 	.word	0x24000cf4

0800a0b4 <metal_io_virt>:
 * @param[in]	offset	Offset into shared memory segment.
 * @return	NULL if offset is out of range, or pointer to offset.
 */
static inline void *
metal_io_virt(struct metal_io_region *io, unsigned long offset)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
 800a0bc:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset <= io->size
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
		? (uint8_t *)io->virt + offset
		: NULL);
 800a0c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0c6:	d009      	beq.n	800a0dc <metal_io_virt+0x28>
	return (io->virt != METAL_BAD_VA && offset <= io->size
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	683a      	ldr	r2, [r7, #0]
 800a0ce:	429a      	cmp	r2, r3
 800a0d0:	d804      	bhi.n	800a0dc <metal_io_virt+0x28>
		? (uint8_t *)io->virt + offset
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681a      	ldr	r2, [r3, #0]
		: NULL);
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	4413      	add	r3, r2
 800a0da:	e000      	b.n	800a0de <metal_io_virt+0x2a>
 800a0dc:	2300      	movs	r3, #0
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	370c      	adds	r7, #12
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr

0800a0ea <metal_io_init>:

void metal_io_init(struct metal_io_region *io, void *virt,
	      const metal_phys_addr_t *physmap, size_t size,
	      unsigned page_shift, unsigned int mem_flags,
	      const struct metal_io_ops *ops)
{
 800a0ea:	b5b0      	push	{r4, r5, r7, lr}
 800a0ec:	b08a      	sub	sp, #40	; 0x28
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	60f8      	str	r0, [r7, #12]
 800a0f2:	60b9      	str	r1, [r7, #8]
 800a0f4:	607a      	str	r2, [r7, #4]
 800a0f6:	603b      	str	r3, [r7, #0]
	const struct metal_io_ops nops = {NULL, NULL, NULL, NULL, NULL, NULL};
 800a0f8:	f107 0310 	add.w	r3, r7, #16
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	601a      	str	r2, [r3, #0]
 800a100:	605a      	str	r2, [r3, #4]
 800a102:	609a      	str	r2, [r3, #8]
 800a104:	60da      	str	r2, [r3, #12]
 800a106:	611a      	str	r2, [r3, #16]
 800a108:	615a      	str	r2, [r3, #20]

	io->virt = virt;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	68ba      	ldr	r2, [r7, #8]
 800a10e:	601a      	str	r2, [r3, #0]
	io->physmap = physmap;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	687a      	ldr	r2, [r7, #4]
 800a114:	605a      	str	r2, [r3, #4]
	io->size = size;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	683a      	ldr	r2, [r7, #0]
 800a11a:	609a      	str	r2, [r3, #8]
	io->page_shift = page_shift;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a120:	60da      	str	r2, [r3, #12]
	if (page_shift >= sizeof(io->page_mask) * CHAR_BIT)
 800a122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a124:	2b1f      	cmp	r3, #31
 800a126:	d904      	bls.n	800a132 <metal_io_init+0x48>
		/* avoid overflow */
		io->page_mask = -1UL;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	f04f 32ff 	mov.w	r2, #4294967295
 800a12e:	611a      	str	r2, [r3, #16]
 800a130:	e006      	b.n	800a140 <metal_io_init+0x56>
	else
		io->page_mask = (1UL << page_shift) - 1UL;
 800a132:	2201      	movs	r2, #1
 800a134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a136:	fa02 f303 	lsl.w	r3, r2, r3
 800a13a:	1e5a      	subs	r2, r3, #1
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	611a      	str	r2, [r3, #16]
	io->mem_flags = mem_flags;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a144:	615a      	str	r2, [r3, #20]
	io->ops = ops ? *ops : nops;
 800a146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d00b      	beq.n	800a164 <metal_io_init+0x7a>
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a150:	f103 0418 	add.w	r4, r3, #24
 800a154:	4615      	mov	r5, r2
 800a156:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a158:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a15a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800a15e:	e884 0003 	stmia.w	r4, {r0, r1}
 800a162:	e00a      	b.n	800a17a <metal_io_init+0x90>
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	f103 0418 	add.w	r4, r3, #24
 800a16a:	f107 0510 	add.w	r5, r7, #16
 800a16e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a170:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a172:	e895 0003 	ldmia.w	r5, {r0, r1}
 800a176:	e884 0003 	stmia.w	r4, {r0, r1}
	metal_sys_io_mem_map(io);
 800a17a:	68f8      	ldr	r0, [r7, #12]
 800a17c:	f7ff ff18 	bl	8009fb0 <metal_sys_io_mem_map>
}
 800a180:	bf00      	nop
 800a182:	3728      	adds	r7, #40	; 0x28
 800a184:	46bd      	mov	sp, r7
 800a186:	bdb0      	pop	{r4, r5, r7, pc}

0800a188 <metal_io_block_read>:

int metal_io_block_read(struct metal_io_region *io, unsigned long offset,
	       void *restrict dst, int len)
{
 800a188:	b590      	push	{r4, r7, lr}
 800a18a:	b08b      	sub	sp, #44	; 0x2c
 800a18c:	af02      	add	r7, sp, #8
 800a18e:	60f8      	str	r0, [r7, #12]
 800a190:	60b9      	str	r1, [r7, #8]
 800a192:	607a      	str	r2, [r7, #4]
 800a194:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
 800a196:	68b9      	ldr	r1, [r7, #8]
 800a198:	68f8      	ldr	r0, [r7, #12]
 800a19a:	f7ff ff8b 	bl	800a0b4 <metal_io_virt>
 800a19e:	61f8      	str	r0, [r7, #28]
	unsigned char *dest = dst;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (offset > io->size)
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	689b      	ldr	r3, [r3, #8]
 800a1a8:	68ba      	ldr	r2, [r7, #8]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d902      	bls.n	800a1b4 <metal_io_block_read+0x2c>
		return -ERANGE;
 800a1ae:	f06f 0321 	mvn.w	r3, #33	; 0x21
 800a1b2:	e05c      	b.n	800a26e <metal_io_block_read+0xe6>
	if ((offset + len) > io->size)
 800a1b4:	683a      	ldr	r2, [r7, #0]
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	441a      	add	r2, r3
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	689b      	ldr	r3, [r3, #8]
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d904      	bls.n	800a1cc <metal_io_block_read+0x44>
		len = io->size - offset;
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	689a      	ldr	r2, [r3, #8]
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	1ad3      	subs	r3, r2, r3
 800a1ca:	603b      	str	r3, [r7, #0]
	retlen = len;
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	617b      	str	r3, [r7, #20]
	if (io->ops.block_read) {
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	6a1b      	ldr	r3, [r3, #32]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d00a      	beq.n	800a1ee <metal_io_block_read+0x66>
		retlen = (*io->ops.block_read)(
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	6a1c      	ldr	r4, [r3, #32]
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	9300      	str	r3, [sp, #0]
 800a1e0:	2305      	movs	r3, #5
 800a1e2:	687a      	ldr	r2, [r7, #4]
 800a1e4:	68b9      	ldr	r1, [r7, #8]
 800a1e6:	68f8      	ldr	r0, [r7, #12]
 800a1e8:	47a0      	blx	r4
 800a1ea:	6178      	str	r0, [r7, #20]
 800a1ec:	e03e      	b.n	800a26c <metal_io_block_read+0xe4>
			io, offset, dst, memory_order_seq_cst, len);
	} else {
		atomic_thread_fence(memory_order_seq_cst);
 800a1ee:	f3bf 8f5b 	dmb	ish
		while ( len && (
 800a1f2:	e00c      	b.n	800a20e <metal_io_block_read+0x86>
			((uintptr_t)dest % sizeof(int)) ||
			((uintptr_t)ptr % sizeof(int)))) {
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
 800a1f4:	69fb      	ldr	r3, [r7, #28]
 800a1f6:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
 800a1f8:	69bb      	ldr	r3, [r7, #24]
 800a1fa:	701a      	strb	r2, [r3, #0]
			dest++;
 800a1fc:	69bb      	ldr	r3, [r7, #24]
 800a1fe:	3301      	adds	r3, #1
 800a200:	61bb      	str	r3, [r7, #24]
			ptr++;
 800a202:	69fb      	ldr	r3, [r7, #28]
 800a204:	3301      	adds	r3, #1
 800a206:	61fb      	str	r3, [r7, #28]
			len--;
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	3b01      	subs	r3, #1
 800a20c:	603b      	str	r3, [r7, #0]
		while ( len && (
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d017      	beq.n	800a244 <metal_io_block_read+0xbc>
			((uintptr_t)dest % sizeof(int)) ||
 800a214:	69bb      	ldr	r3, [r7, #24]
 800a216:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d1ea      	bne.n	800a1f4 <metal_io_block_read+0x6c>
			((uintptr_t)ptr % sizeof(int)))) {
 800a21e:	69fb      	ldr	r3, [r7, #28]
 800a220:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)dest % sizeof(int)) ||
 800a224:	2b00      	cmp	r3, #0
 800a226:	d1e5      	bne.n	800a1f4 <metal_io_block_read+0x6c>
		}
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 800a228:	e00c      	b.n	800a244 <metal_io_block_read+0xbc>
					ptr += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)dest = *(const unsigned int *)ptr;
 800a22a:	69fb      	ldr	r3, [r7, #28]
 800a22c:	681a      	ldr	r2, [r3, #0]
 800a22e:	69bb      	ldr	r3, [r7, #24]
 800a230:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 800a232:	69bb      	ldr	r3, [r7, #24]
 800a234:	3304      	adds	r3, #4
 800a236:	61bb      	str	r3, [r7, #24]
					ptr += sizeof(int),
 800a238:	69fb      	ldr	r3, [r7, #28]
 800a23a:	3304      	adds	r3, #4
 800a23c:	61fb      	str	r3, [r7, #28]
					len -= sizeof(int))
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	3b04      	subs	r3, #4
 800a242:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	2b03      	cmp	r3, #3
 800a248:	dcef      	bgt.n	800a22a <metal_io_block_read+0xa2>
		for (; len != 0; dest++, ptr++, len--)
 800a24a:	e00c      	b.n	800a266 <metal_io_block_read+0xde>
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
 800a24c:	69fb      	ldr	r3, [r7, #28]
 800a24e:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
 800a250:	69bb      	ldr	r3, [r7, #24]
 800a252:	701a      	strb	r2, [r3, #0]
		for (; len != 0; dest++, ptr++, len--)
 800a254:	69bb      	ldr	r3, [r7, #24]
 800a256:	3301      	adds	r3, #1
 800a258:	61bb      	str	r3, [r7, #24]
 800a25a:	69fb      	ldr	r3, [r7, #28]
 800a25c:	3301      	adds	r3, #1
 800a25e:	61fb      	str	r3, [r7, #28]
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	3b01      	subs	r3, #1
 800a264:	603b      	str	r3, [r7, #0]
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d1ef      	bne.n	800a24c <metal_io_block_read+0xc4>
	}
	return retlen;
 800a26c:	697b      	ldr	r3, [r7, #20]
}
 800a26e:	4618      	mov	r0, r3
 800a270:	3724      	adds	r7, #36	; 0x24
 800a272:	46bd      	mov	sp, r7
 800a274:	bd90      	pop	{r4, r7, pc}

0800a276 <metal_io_block_write>:

int metal_io_block_write(struct metal_io_region *io, unsigned long offset,
	       const void *restrict src, int len)
{
 800a276:	b590      	push	{r4, r7, lr}
 800a278:	b08b      	sub	sp, #44	; 0x2c
 800a27a:	af02      	add	r7, sp, #8
 800a27c:	60f8      	str	r0, [r7, #12]
 800a27e:	60b9      	str	r1, [r7, #8]
 800a280:	607a      	str	r2, [r7, #4]
 800a282:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
 800a284:	68b9      	ldr	r1, [r7, #8]
 800a286:	68f8      	ldr	r0, [r7, #12]
 800a288:	f7ff ff14 	bl	800a0b4 <metal_io_virt>
 800a28c:	61f8      	str	r0, [r7, #28]
	const unsigned char *source = src;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (offset > io->size)
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	689b      	ldr	r3, [r3, #8]
 800a296:	68ba      	ldr	r2, [r7, #8]
 800a298:	429a      	cmp	r2, r3
 800a29a:	d902      	bls.n	800a2a2 <metal_io_block_write+0x2c>
		return -ERANGE;
 800a29c:	f06f 0321 	mvn.w	r3, #33	; 0x21
 800a2a0:	e05b      	b.n	800a35a <metal_io_block_write+0xe4>
	if ((offset + len) > io->size)
 800a2a2:	683a      	ldr	r2, [r7, #0]
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	441a      	add	r2, r3
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	689b      	ldr	r3, [r3, #8]
 800a2ac:	429a      	cmp	r2, r3
 800a2ae:	d904      	bls.n	800a2ba <metal_io_block_write+0x44>
		len = io->size - offset;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	689a      	ldr	r2, [r3, #8]
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	1ad3      	subs	r3, r2, r3
 800a2b8:	603b      	str	r3, [r7, #0]
	retlen = len;
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	617b      	str	r3, [r7, #20]
	if (io->ops.block_write) {
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d017      	beq.n	800a2f6 <metal_io_block_write+0x80>
		retlen = (*io->ops.block_write)(
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	9300      	str	r3, [sp, #0]
 800a2ce:	2305      	movs	r3, #5
 800a2d0:	687a      	ldr	r2, [r7, #4]
 800a2d2:	68b9      	ldr	r1, [r7, #8]
 800a2d4:	68f8      	ldr	r0, [r7, #12]
 800a2d6:	47a0      	blx	r4
 800a2d8:	6178      	str	r0, [r7, #20]
 800a2da:	e03d      	b.n	800a358 <metal_io_block_write+0xe2>
	} else {
		while ( len && (
			((uintptr_t)ptr % sizeof(int)) ||
			((uintptr_t)source % sizeof(int)))) {
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
 800a2dc:	69bb      	ldr	r3, [r7, #24]
 800a2de:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
 800a2e0:	69fb      	ldr	r3, [r7, #28]
 800a2e2:	701a      	strb	r2, [r3, #0]
			ptr++;
 800a2e4:	69fb      	ldr	r3, [r7, #28]
 800a2e6:	3301      	adds	r3, #1
 800a2e8:	61fb      	str	r3, [r7, #28]
			source++;
 800a2ea:	69bb      	ldr	r3, [r7, #24]
 800a2ec:	3301      	adds	r3, #1
 800a2ee:	61bb      	str	r3, [r7, #24]
			len--;
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	3b01      	subs	r3, #1
 800a2f4:	603b      	str	r3, [r7, #0]
		while ( len && (
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d017      	beq.n	800a32c <metal_io_block_write+0xb6>
			((uintptr_t)ptr % sizeof(int)) ||
 800a2fc:	69fb      	ldr	r3, [r7, #28]
 800a2fe:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
 800a302:	2b00      	cmp	r3, #0
 800a304:	d1ea      	bne.n	800a2dc <metal_io_block_write+0x66>
			((uintptr_t)source % sizeof(int)))) {
 800a306:	69bb      	ldr	r3, [r7, #24]
 800a308:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)ptr % sizeof(int)) ||
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d1e5      	bne.n	800a2dc <metal_io_block_write+0x66>
		}
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 800a310:	e00c      	b.n	800a32c <metal_io_block_write+0xb6>
					source += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)ptr = *(const unsigned int *)source;
 800a312:	69bb      	ldr	r3, [r7, #24]
 800a314:	681a      	ldr	r2, [r3, #0]
 800a316:	69fb      	ldr	r3, [r7, #28]
 800a318:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 800a31a:	69fb      	ldr	r3, [r7, #28]
 800a31c:	3304      	adds	r3, #4
 800a31e:	61fb      	str	r3, [r7, #28]
					source += sizeof(int),
 800a320:	69bb      	ldr	r3, [r7, #24]
 800a322:	3304      	adds	r3, #4
 800a324:	61bb      	str	r3, [r7, #24]
					len -= sizeof(int))
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	3b04      	subs	r3, #4
 800a32a:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	2b03      	cmp	r3, #3
 800a330:	dcef      	bgt.n	800a312 <metal_io_block_write+0x9c>
		for (; len != 0; ptr++, source++, len--)
 800a332:	e00c      	b.n	800a34e <metal_io_block_write+0xd8>
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
 800a338:	69fb      	ldr	r3, [r7, #28]
 800a33a:	701a      	strb	r2, [r3, #0]
		for (; len != 0; ptr++, source++, len--)
 800a33c:	69fb      	ldr	r3, [r7, #28]
 800a33e:	3301      	adds	r3, #1
 800a340:	61fb      	str	r3, [r7, #28]
 800a342:	69bb      	ldr	r3, [r7, #24]
 800a344:	3301      	adds	r3, #1
 800a346:	61bb      	str	r3, [r7, #24]
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	3b01      	subs	r3, #1
 800a34c:	603b      	str	r3, [r7, #0]
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d1ef      	bne.n	800a334 <metal_io_block_write+0xbe>
		atomic_thread_fence(memory_order_seq_cst);
 800a354:	f3bf 8f5b 	dmb	ish
	}
	return retlen;
 800a358:	697b      	ldr	r3, [r7, #20]
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3724      	adds	r7, #36	; 0x24
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd90      	pop	{r4, r7, pc}

0800a362 <metal_io_block_set>:

int metal_io_block_set(struct metal_io_region *io, unsigned long offset,
	       unsigned char value, int len)
{
 800a362:	b590      	push	{r4, r7, lr}
 800a364:	b08b      	sub	sp, #44	; 0x2c
 800a366:	af02      	add	r7, sp, #8
 800a368:	60f8      	str	r0, [r7, #12]
 800a36a:	60b9      	str	r1, [r7, #8]
 800a36c:	603b      	str	r3, [r7, #0]
 800a36e:	4613      	mov	r3, r2
 800a370:	71fb      	strb	r3, [r7, #7]
	unsigned char *ptr = metal_io_virt(io, offset);
 800a372:	68b9      	ldr	r1, [r7, #8]
 800a374:	68f8      	ldr	r0, [r7, #12]
 800a376:	f7ff fe9d 	bl	800a0b4 <metal_io_virt>
 800a37a:	61f8      	str	r0, [r7, #28]
	int retlen = len;
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	613b      	str	r3, [r7, #16]

	if (offset > io->size)
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	68ba      	ldr	r2, [r7, #8]
 800a386:	429a      	cmp	r2, r3
 800a388:	d902      	bls.n	800a390 <metal_io_block_set+0x2e>
		return -ERANGE;
 800a38a:	f06f 0321 	mvn.w	r3, #33	; 0x21
 800a38e:	e05d      	b.n	800a44c <metal_io_block_set+0xea>
	if ((offset + len) > io->size)
 800a390:	683a      	ldr	r2, [r7, #0]
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	441a      	add	r2, r3
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	689b      	ldr	r3, [r3, #8]
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d904      	bls.n	800a3a8 <metal_io_block_set+0x46>
		len = io->size - offset;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	689a      	ldr	r2, [r3, #8]
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	1ad3      	subs	r3, r2, r3
 800a3a6:	603b      	str	r3, [r7, #0]
	retlen = len;
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	613b      	str	r3, [r7, #16]
	if (io->ops.block_set) {
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d009      	beq.n	800a3c8 <metal_io_block_set+0x66>
		(*io->ops.block_set)(
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800a3b8:	79fa      	ldrb	r2, [r7, #7]
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	9300      	str	r3, [sp, #0]
 800a3be:	2305      	movs	r3, #5
 800a3c0:	68b9      	ldr	r1, [r7, #8]
 800a3c2:	68f8      	ldr	r0, [r7, #12]
 800a3c4:	47a0      	blx	r4
 800a3c6:	e040      	b.n	800a44a <metal_io_block_set+0xe8>
			io, offset, value, memory_order_seq_cst, len);
	} else {
		unsigned int cint = value;
 800a3c8:	79fb      	ldrb	r3, [r7, #7]
 800a3ca:	61bb      	str	r3, [r7, #24]
		unsigned int i;

		for (i = 1; i < sizeof(int); i++)
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	617b      	str	r3, [r7, #20]
 800a3d0:	e00a      	b.n	800a3e8 <metal_io_block_set+0x86>
			cint |= ((unsigned int)value << (8 * i));
 800a3d2:	79fa      	ldrb	r2, [r7, #7]
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	00db      	lsls	r3, r3, #3
 800a3d8:	fa02 f303 	lsl.w	r3, r2, r3
 800a3dc:	69ba      	ldr	r2, [r7, #24]
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	61bb      	str	r3, [r7, #24]
		for (i = 1; i < sizeof(int); i++)
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	3301      	adds	r3, #1
 800a3e6:	617b      	str	r3, [r7, #20]
 800a3e8:	697b      	ldr	r3, [r7, #20]
 800a3ea:	2b03      	cmp	r3, #3
 800a3ec:	d9f1      	bls.n	800a3d2 <metal_io_block_set+0x70>

		for (; len && ((uintptr_t)ptr % sizeof(int)); ptr++, len--)
 800a3ee:	e008      	b.n	800a402 <metal_io_block_set+0xa0>
			*(unsigned char *)ptr = (unsigned char) value;
 800a3f0:	69fb      	ldr	r3, [r7, #28]
 800a3f2:	79fa      	ldrb	r2, [r7, #7]
 800a3f4:	701a      	strb	r2, [r3, #0]
		for (; len && ((uintptr_t)ptr % sizeof(int)); ptr++, len--)
 800a3f6:	69fb      	ldr	r3, [r7, #28]
 800a3f8:	3301      	adds	r3, #1
 800a3fa:	61fb      	str	r3, [r7, #28]
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	3b01      	subs	r3, #1
 800a400:	603b      	str	r3, [r7, #0]
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d00e      	beq.n	800a426 <metal_io_block_set+0xc4>
 800a408:	69fb      	ldr	r3, [r7, #28]
 800a40a:	f003 0303 	and.w	r3, r3, #3
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d1ee      	bne.n	800a3f0 <metal_io_block_set+0x8e>
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 800a412:	e008      	b.n	800a426 <metal_io_block_set+0xc4>
						len -= sizeof(int))
			*(unsigned int *)ptr = cint;
 800a414:	69fb      	ldr	r3, [r7, #28]
 800a416:	69ba      	ldr	r2, [r7, #24]
 800a418:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 800a41a:	69fb      	ldr	r3, [r7, #28]
 800a41c:	3304      	adds	r3, #4
 800a41e:	61fb      	str	r3, [r7, #28]
						len -= sizeof(int))
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	3b04      	subs	r3, #4
 800a424:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	2b03      	cmp	r3, #3
 800a42a:	dcf3      	bgt.n	800a414 <metal_io_block_set+0xb2>
		for (; len != 0; ptr++, len--)
 800a42c:	e008      	b.n	800a440 <metal_io_block_set+0xde>
			*(unsigned char *)ptr = (unsigned char) value;
 800a42e:	69fb      	ldr	r3, [r7, #28]
 800a430:	79fa      	ldrb	r2, [r7, #7]
 800a432:	701a      	strb	r2, [r3, #0]
		for (; len != 0; ptr++, len--)
 800a434:	69fb      	ldr	r3, [r7, #28]
 800a436:	3301      	adds	r3, #1
 800a438:	61fb      	str	r3, [r7, #28]
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	3b01      	subs	r3, #1
 800a43e:	603b      	str	r3, [r7, #0]
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d1f3      	bne.n	800a42e <metal_io_block_set+0xcc>
		atomic_thread_fence(memory_order_seq_cst);
 800a446:	f3bf 8f5b 	dmb	ish
	}
	return retlen;
 800a44a:	693b      	ldr	r3, [r7, #16]
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3724      	adds	r7, #36	; 0x24
 800a450:	46bd      	mov	sp, r7
 800a452:	bd90      	pop	{r4, r7, pc}

0800a454 <metal_default_log_handler>:
#include <metal/log.h>
#include <metal/sys.h>

void metal_default_log_handler(enum metal_log_level level,
			       const char *format, ...)
{
 800a454:	b40e      	push	{r1, r2, r3}
 800a456:	b480      	push	{r7}
 800a458:	b082      	sub	sp, #8
 800a45a:	af00      	add	r7, sp, #0
 800a45c:	4603      	mov	r3, r0
 800a45e:	71fb      	strb	r3, [r7, #7]
	fprintf(stderr, "%s%s", level_strs[level], msg);
#else
	(void)level;
	(void)format;
#endif
}
 800a460:	bf00      	nop
 800a462:	3708      	adds	r7, #8
 800a464:	46bd      	mov	sp, r7
 800a466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46a:	b003      	add	sp, #12
 800a46c:	4770      	bx	lr

0800a46e <metal_io_virt>:
{
 800a46e:	b480      	push	{r7}
 800a470:	b083      	sub	sp, #12
 800a472:	af00      	add	r7, sp, #0
 800a474:	6078      	str	r0, [r7, #4]
 800a476:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset <= io->size
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
		: NULL);
 800a47c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a480:	d009      	beq.n	800a496 <metal_io_virt+0x28>
	return (io->virt != METAL_BAD_VA && offset <= io->size
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	689b      	ldr	r3, [r3, #8]
 800a486:	683a      	ldr	r2, [r7, #0]
 800a488:	429a      	cmp	r2, r3
 800a48a:	d804      	bhi.n	800a496 <metal_io_virt+0x28>
		? (uint8_t *)io->virt + offset
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681a      	ldr	r2, [r3, #0]
		: NULL);
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	4413      	add	r3, r2
 800a494:	e000      	b.n	800a498 <metal_io_virt+0x2a>
 800a496:	2300      	movs	r3, #0
}
 800a498:	4618      	mov	r0, r3
 800a49a:	370c      	adds	r7, #12
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr

0800a4a4 <metal_io_virt_to_offset>:
 * @param[in]	virt	Virtual address within segment.
 * @return	METAL_BAD_OFFSET if out of range, or offset.
 */
static inline unsigned long
metal_io_virt_to_offset(struct metal_io_region *io, void *virt)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b085      	sub	sp, #20
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]
	size_t offset = (uint8_t *)virt - (uint8_t *)io->virt;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	683a      	ldr	r2, [r7, #0]
 800a4b4:	1ad3      	subs	r3, r2, r3
 800a4b6:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	689b      	ldr	r3, [r3, #8]
 800a4bc:	68fa      	ldr	r2, [r7, #12]
 800a4be:	429a      	cmp	r2, r3
 800a4c0:	d201      	bcs.n	800a4c6 <metal_io_virt_to_offset+0x22>
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	e001      	b.n	800a4ca <metal_io_virt_to_offset+0x26>
 800a4c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	3714      	adds	r7, #20
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d4:	4770      	bx	lr
	...

0800a4d8 <metal_io_read>:
 * @return	Value.
 */
static inline uint64_t
metal_io_read(struct metal_io_region *io, unsigned long offset,
	      memory_order order, int width)
{
 800a4d8:	b590      	push	{r4, r7, lr}
 800a4da:	b08d      	sub	sp, #52	; 0x34
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	60f8      	str	r0, [r7, #12]
 800a4e0:	60b9      	str	r1, [r7, #8]
 800a4e2:	603b      	str	r3, [r7, #0]
 800a4e4:	4613      	mov	r3, r2
 800a4e6:	71fb      	strb	r3, [r7, #7]
	void *ptr = metal_io_virt(io, offset);
 800a4e8:	68b9      	ldr	r1, [r7, #8]
 800a4ea:	68f8      	ldr	r0, [r7, #12]
 800a4ec:	f7ff ffbf 	bl	800a46e <metal_io_virt>
 800a4f0:	62f8      	str	r0, [r7, #44]	; 0x2c

	if (io->ops.read)
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	699b      	ldr	r3, [r3, #24]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d009      	beq.n	800a50e <metal_io_read+0x36>
		return (*io->ops.read)(io, offset, order, width);
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	699c      	ldr	r4, [r3, #24]
 800a4fe:	79fa      	ldrb	r2, [r7, #7]
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	68b9      	ldr	r1, [r7, #8]
 800a504:	68f8      	ldr	r0, [r7, #12]
 800a506:	47a0      	blx	r4
 800a508:	4602      	mov	r2, r0
 800a50a:	460b      	mov	r3, r1
 800a50c:	e057      	b.n	800a5be <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_uchar) == width)
 800a50e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a510:	2b00      	cmp	r3, #0
 800a512:	d011      	beq.n	800a538 <metal_io_read+0x60>
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	2b01      	cmp	r3, #1
 800a518:	d10e      	bne.n	800a538 <metal_io_read+0x60>
		return atomic_load_explicit((atomic_uchar *)ptr, order);
 800a51a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a51c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a51e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a520:	f3bf 8f5b 	dmb	ish
 800a524:	781b      	ldrb	r3, [r3, #0]
 800a526:	f3bf 8f5b 	dmb	ish
 800a52a:	b2db      	uxtb	r3, r3
 800a52c:	76fb      	strb	r3, [r7, #27]
 800a52e:	7efb      	ldrb	r3, [r7, #27]
 800a530:	b2da      	uxtb	r2, r3
 800a532:	f04f 0300 	mov.w	r3, #0
 800a536:	e042      	b.n	800a5be <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_ushort) == width)
 800a538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d011      	beq.n	800a562 <metal_io_read+0x8a>
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	2b02      	cmp	r3, #2
 800a542:	d10e      	bne.n	800a562 <metal_io_read+0x8a>
		return atomic_load_explicit((atomic_ushort *)ptr, order);
 800a544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a546:	627b      	str	r3, [r7, #36]	; 0x24
 800a548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a54a:	f3bf 8f5b 	dmb	ish
 800a54e:	881b      	ldrh	r3, [r3, #0]
 800a550:	f3bf 8f5b 	dmb	ish
 800a554:	b29b      	uxth	r3, r3
 800a556:	833b      	strh	r3, [r7, #24]
 800a558:	8b3b      	ldrh	r3, [r7, #24]
 800a55a:	b29a      	uxth	r2, r3
 800a55c:	f04f 0300 	mov.w	r3, #0
 800a560:	e02d      	b.n	800a5be <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_uint) == width)
 800a562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a564:	2b00      	cmp	r3, #0
 800a566:	d010      	beq.n	800a58a <metal_io_read+0xb2>
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	2b04      	cmp	r3, #4
 800a56c:	d10d      	bne.n	800a58a <metal_io_read+0xb2>
		return atomic_load_explicit((atomic_uint *)ptr, order);
 800a56e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a570:	623b      	str	r3, [r7, #32]
 800a572:	6a3b      	ldr	r3, [r7, #32]
 800a574:	f3bf 8f5b 	dmb	ish
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f3bf 8f5b 	dmb	ish
 800a57e:	617b      	str	r3, [r7, #20]
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	461a      	mov	r2, r3
 800a584:	f04f 0300 	mov.w	r3, #0
 800a588:	e019      	b.n	800a5be <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_ulong) == width)
 800a58a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d010      	beq.n	800a5b2 <metal_io_read+0xda>
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	2b04      	cmp	r3, #4
 800a594:	d10d      	bne.n	800a5b2 <metal_io_read+0xda>
		return atomic_load_explicit((atomic_ulong *)ptr, order);
 800a596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a598:	61fb      	str	r3, [r7, #28]
 800a59a:	69fb      	ldr	r3, [r7, #28]
 800a59c:	f3bf 8f5b 	dmb	ish
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f3bf 8f5b 	dmb	ish
 800a5a6:	613b      	str	r3, [r7, #16]
 800a5a8:	693b      	ldr	r3, [r7, #16]
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	f04f 0300 	mov.w	r3, #0
 800a5b0:	e005      	b.n	800a5be <metal_io_read+0xe6>
#ifndef NO_ATOMIC_64_SUPPORT
	else if (ptr && sizeof(atomic_ullong) == width)
		return atomic_load_explicit((atomic_ullong *)ptr, order);
#endif
	metal_assert(0);
 800a5b2:	4b05      	ldr	r3, [pc, #20]	; (800a5c8 <metal_io_read+0xf0>)
 800a5b4:	4a05      	ldr	r2, [pc, #20]	; (800a5cc <metal_io_read+0xf4>)
 800a5b6:	21f0      	movs	r1, #240	; 0xf0
 800a5b8:	4805      	ldr	r0, [pc, #20]	; (800a5d0 <metal_io_read+0xf8>)
 800a5ba:	f002 f8cb 	bl	800c754 <__assert_func>
	return 0; /* quiet compiler */
}
 800a5be:	4610      	mov	r0, r2
 800a5c0:	4619      	mov	r1, r3
 800a5c2:	3734      	adds	r7, #52	; 0x34
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd90      	pop	{r4, r7, pc}
 800a5c8:	080114d8 	.word	0x080114d8
 800a5cc:	08017514 	.word	0x08017514
 800a5d0:	080114dc 	.word	0x080114dc

0800a5d4 <metal_io_write>:
 *			to inline cleanly.
 */
static inline void
metal_io_write(struct metal_io_region *io, unsigned long offset,
	       uint64_t value, memory_order order, int width)
{
 800a5d4:	b590      	push	{r4, r7, lr}
 800a5d6:	b08f      	sub	sp, #60	; 0x3c
 800a5d8:	af02      	add	r7, sp, #8
 800a5da:	60f8      	str	r0, [r7, #12]
 800a5dc:	60b9      	str	r1, [r7, #8]
 800a5de:	e9c7 2300 	strd	r2, r3, [r7]
	void *ptr = metal_io_virt(io, offset);
 800a5e2:	68b9      	ldr	r1, [r7, #8]
 800a5e4:	68f8      	ldr	r0, [r7, #12]
 800a5e6:	f7ff ff42 	bl	800a46e <metal_io_virt>
 800a5ea:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (io->ops.write)
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	69db      	ldr	r3, [r3, #28]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d00c      	beq.n	800a60e <metal_io_write+0x3a>
		(*io->ops.write)(io, offset, value, order, width);
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	69dc      	ldr	r4, [r3, #28]
 800a5f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a5fa:	9301      	str	r3, [sp, #4]
 800a5fc:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800a600:	9300      	str	r3, [sp, #0]
 800a602:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a606:	68b9      	ldr	r1, [r7, #8]
 800a608:	68f8      	ldr	r0, [r7, #12]
 800a60a:	47a0      	blx	r4
	else if (ptr && sizeof(atomic_ullong) == width)
		atomic_store_explicit((atomic_ullong *)ptr, value, order);
#endif
	else
		metal_assert (0);
}
 800a60c:	e04e      	b.n	800a6ac <metal_io_write+0xd8>
	else if (ptr && sizeof(atomic_uchar) == width)
 800a60e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a610:	2b00      	cmp	r3, #0
 800a612:	d00e      	beq.n	800a632 <metal_io_write+0x5e>
 800a614:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a616:	2b01      	cmp	r3, #1
 800a618:	d10b      	bne.n	800a632 <metal_io_write+0x5e>
		atomic_store_explicit((atomic_uchar *)ptr, value, order);
 800a61a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a61c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a61e:	783b      	ldrb	r3, [r7, #0]
 800a620:	76fb      	strb	r3, [r7, #27]
 800a622:	7efa      	ldrb	r2, [r7, #27]
 800a624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a626:	f3bf 8f5b 	dmb	ish
 800a62a:	701a      	strb	r2, [r3, #0]
 800a62c:	f3bf 8f5b 	dmb	ish
 800a630:	e03c      	b.n	800a6ac <metal_io_write+0xd8>
	else if (ptr && sizeof(atomic_ushort) == width)
 800a632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a634:	2b00      	cmp	r3, #0
 800a636:	d00e      	beq.n	800a656 <metal_io_write+0x82>
 800a638:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a63a:	2b02      	cmp	r3, #2
 800a63c:	d10b      	bne.n	800a656 <metal_io_write+0x82>
		atomic_store_explicit((atomic_ushort *)ptr, value, order);
 800a63e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a640:	627b      	str	r3, [r7, #36]	; 0x24
 800a642:	883b      	ldrh	r3, [r7, #0]
 800a644:	833b      	strh	r3, [r7, #24]
 800a646:	8b3a      	ldrh	r2, [r7, #24]
 800a648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a64a:	f3bf 8f5b 	dmb	ish
 800a64e:	801a      	strh	r2, [r3, #0]
 800a650:	f3bf 8f5b 	dmb	ish
 800a654:	e02a      	b.n	800a6ac <metal_io_write+0xd8>
	else if (ptr && sizeof(atomic_uint) == width)
 800a656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d00e      	beq.n	800a67a <metal_io_write+0xa6>
 800a65c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a65e:	2b04      	cmp	r3, #4
 800a660:	d10b      	bne.n	800a67a <metal_io_write+0xa6>
		atomic_store_explicit((atomic_uint *)ptr, value, order);
 800a662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a664:	623b      	str	r3, [r7, #32]
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	617b      	str	r3, [r7, #20]
 800a66a:	697a      	ldr	r2, [r7, #20]
 800a66c:	6a3b      	ldr	r3, [r7, #32]
 800a66e:	f3bf 8f5b 	dmb	ish
 800a672:	601a      	str	r2, [r3, #0]
 800a674:	f3bf 8f5b 	dmb	ish
 800a678:	e018      	b.n	800a6ac <metal_io_write+0xd8>
	else if (ptr && sizeof(atomic_ulong) == width)
 800a67a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00e      	beq.n	800a69e <metal_io_write+0xca>
 800a680:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a682:	2b04      	cmp	r3, #4
 800a684:	d10b      	bne.n	800a69e <metal_io_write+0xca>
		atomic_store_explicit((atomic_ulong *)ptr, value, order);
 800a686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a688:	61fb      	str	r3, [r7, #28]
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	613b      	str	r3, [r7, #16]
 800a68e:	693a      	ldr	r2, [r7, #16]
 800a690:	69fb      	ldr	r3, [r7, #28]
 800a692:	f3bf 8f5b 	dmb	ish
 800a696:	601a      	str	r2, [r3, #0]
 800a698:	f3bf 8f5b 	dmb	ish
 800a69c:	e006      	b.n	800a6ac <metal_io_write+0xd8>
		metal_assert (0);
 800a69e:	4b05      	ldr	r3, [pc, #20]	; (800a6b4 <metal_io_write+0xe0>)
 800a6a0:	4a05      	ldr	r2, [pc, #20]	; (800a6b8 <metal_io_write+0xe4>)
 800a6a2:	f44f 7189 	mov.w	r1, #274	; 0x112
 800a6a6:	4805      	ldr	r0, [pc, #20]	; (800a6bc <metal_io_write+0xe8>)
 800a6a8:	f002 f854 	bl	800c754 <__assert_func>
}
 800a6ac:	bf00      	nop
 800a6ae:	3734      	adds	r7, #52	; 0x34
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd90      	pop	{r4, r7, pc}
 800a6b4:	080114d8 	.word	0x080114d8
 800a6b8:	08017524 	.word	0x08017524
 800a6bc:	080114dc 	.word	0x080114dc

0800a6c0 <metal_allocate_memory>:
#ifdef __cplusplus
extern "C" {
#endif

static inline void *metal_allocate_memory(unsigned int size)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b082      	sub	sp, #8
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
	return (malloc(size));
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f002 f89d 	bl	800c808 <malloc>
 800a6ce:	4603      	mov	r3, r0
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3708      	adds	r7, #8
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}

0800a6d8 <metal_free_memory>:

static inline void metal_free_memory(void *ptr)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b082      	sub	sp, #8
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
	free(ptr);
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f002 f899 	bl	800c818 <free>
}
 800a6e6:	bf00      	nop
 800a6e8:	3708      	adds	r7, #8
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd80      	pop	{r7, pc}

0800a6ee <virtqueue_allocate>:
int virtqueue_enable_cb(struct virtqueue *vq);

void virtqueue_kick(struct virtqueue *vq);

static inline struct virtqueue *virtqueue_allocate(unsigned int num_desc_extra)
{
 800a6ee:	b580      	push	{r7, lr}
 800a6f0:	b084      	sub	sp, #16
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	6078      	str	r0, [r7, #4]
	struct virtqueue *vqs;
	uint32_t vq_size = sizeof(struct virtqueue) +
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	3307      	adds	r3, #7
 800a6fa:	00db      	lsls	r3, r3, #3
 800a6fc:	60fb      	str	r3, [r7, #12]
		 num_desc_extra * sizeof(struct vq_desc_extra);

	vqs = (struct virtqueue *)metal_allocate_memory(vq_size);
 800a6fe:	68f8      	ldr	r0, [r7, #12]
 800a700:	f7ff ffde 	bl	800a6c0 <metal_allocate_memory>
 800a704:	60b8      	str	r0, [r7, #8]

	if (vqs) {
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d004      	beq.n	800a716 <virtqueue_allocate+0x28>
		memset(vqs, 0x00, vq_size);
 800a70c:	68fa      	ldr	r2, [r7, #12]
 800a70e:	2100      	movs	r1, #0
 800a710:	68b8      	ldr	r0, [r7, #8]
 800a712:	f002 f8b1 	bl	800c878 <memset>
	}

	return vqs;
 800a716:	68bb      	ldr	r3, [r7, #8]
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3710      	adds	r7, #16
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}

0800a720 <rproc_virtio_virtqueue_notify>:
#include <openamp/virtqueue.h>
#include <metal/utilities.h>
#include <metal/alloc.h>

static void rproc_virtio_virtqueue_notify(struct virtqueue *vq)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b086      	sub	sp, #24
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vring_info;
	struct virtio_device *vdev;
	unsigned int vq_id = vq->vq_queue_index;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	891b      	ldrh	r3, [r3, #8]
 800a72c:	617b      	str	r3, [r7, #20]

	vdev = vq->vq_dev;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	613b      	str	r3, [r7, #16]
	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 800a734:	693b      	ldr	r3, [r7, #16]
 800a736:	3b18      	subs	r3, #24
 800a738:	60fb      	str	r3, [r7, #12]
	metal_assert(vq_id <= vdev->vrings_num);
 800a73a:	693b      	ldr	r3, [r7, #16]
 800a73c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a73e:	697a      	ldr	r2, [r7, #20]
 800a740:	429a      	cmp	r2, r3
 800a742:	d905      	bls.n	800a750 <rproc_virtio_virtqueue_notify+0x30>
 800a744:	4b0d      	ldr	r3, [pc, #52]	; (800a77c <rproc_virtio_virtqueue_notify+0x5c>)
 800a746:	4a0e      	ldr	r2, [pc, #56]	; (800a780 <rproc_virtio_virtqueue_notify+0x60>)
 800a748:	2133      	movs	r1, #51	; 0x33
 800a74a:	480e      	ldr	r0, [pc, #56]	; (800a784 <rproc_virtio_virtqueue_notify+0x64>)
 800a74c:	f002 f802 	bl	800c754 <__assert_func>
	vring_info = &vdev->vrings_info[vq_id];
 800a750:	693b      	ldr	r3, [r7, #16]
 800a752:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a754:	697a      	ldr	r2, [r7, #20]
 800a756:	4613      	mov	r3, r2
 800a758:	005b      	lsls	r3, r3, #1
 800a75a:	4413      	add	r3, r2
 800a75c:	00db      	lsls	r3, r3, #3
 800a75e:	440b      	add	r3, r1
 800a760:	60bb      	str	r3, [r7, #8]
	rpvdev->notify(rpvdev->priv, vring_info->notifyid);
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	691b      	ldr	r3, [r3, #16]
 800a766:	68fa      	ldr	r2, [r7, #12]
 800a768:	6810      	ldr	r0, [r2, #0]
 800a76a:	68ba      	ldr	r2, [r7, #8]
 800a76c:	6912      	ldr	r2, [r2, #16]
 800a76e:	4611      	mov	r1, r2
 800a770:	4798      	blx	r3
}
 800a772:	bf00      	nop
 800a774:	3718      	adds	r7, #24
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}
 800a77a:	bf00      	nop
 800a77c:	08011524 	.word	0x08011524
 800a780:	080174f4 	.word	0x080174f4
 800a784:	08011540 	.word	0x08011540

0800a788 <rproc_virtio_get_status>:

static unsigned char rproc_virtio_get_status(struct virtio_device *vdev)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b086      	sub	sp, #24
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char status;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	3b18      	subs	r3, #24
 800a794:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
 800a796:	697b      	ldr	r3, [r7, #20]
 800a798:	689b      	ldr	r3, [r3, #8]
 800a79a:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	68db      	ldr	r3, [r3, #12]
 800a7a0:	60fb      	str	r3, [r7, #12]
	status = metal_io_read8(io,
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	3318      	adds	r3, #24
 800a7a6:	4619      	mov	r1, r3
 800a7a8:	68f8      	ldr	r0, [r7, #12]
 800a7aa:	f7ff fe7b 	bl	800a4a4 <metal_io_virt_to_offset>
 800a7ae:	4601      	mov	r1, r0
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	2205      	movs	r2, #5
 800a7b4:	68f8      	ldr	r0, [r7, #12]
 800a7b6:	f7ff fe8f 	bl	800a4d8 <metal_io_read>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	460b      	mov	r3, r1
 800a7be:	4613      	mov	r3, r2
 800a7c0:	72fb      	strb	r3, [r7, #11]
				metal_io_virt_to_offset(io, &vdev_rsc->status));
	return status;
 800a7c2:	7afb      	ldrb	r3, [r7, #11]
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3718      	adds	r7, #24
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <rproc_virtio_set_status>:

#ifndef VIRTIO_SLAVE_ONLY
static void rproc_virtio_set_status(struct virtio_device *vdev,
				    unsigned char status)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b088      	sub	sp, #32
 800a7d0:	af02      	add	r7, sp, #8
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	460b      	mov	r3, r1
 800a7d6:	70fb      	strb	r3, [r7, #3]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	3b18      	subs	r3, #24
 800a7dc:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	689b      	ldr	r3, [r3, #8]
 800a7e2:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	68db      	ldr	r3, [r3, #12]
 800a7e8:	60fb      	str	r3, [r7, #12]
	metal_io_write8(io,
 800a7ea:	693b      	ldr	r3, [r7, #16]
 800a7ec:	3318      	adds	r3, #24
 800a7ee:	4619      	mov	r1, r3
 800a7f0:	68f8      	ldr	r0, [r7, #12]
 800a7f2:	f7ff fe57 	bl	800a4a4 <metal_io_virt_to_offset>
 800a7f6:	4601      	mov	r1, r0
 800a7f8:	78fa      	ldrb	r2, [r7, #3]
 800a7fa:	f04f 0300 	mov.w	r3, #0
 800a7fe:	2001      	movs	r0, #1
 800a800:	9001      	str	r0, [sp, #4]
 800a802:	2005      	movs	r0, #5
 800a804:	9000      	str	r0, [sp, #0]
 800a806:	68f8      	ldr	r0, [r7, #12]
 800a808:	f7ff fee4 	bl	800a5d4 <metal_io_write>
			metal_io_virt_to_offset(io, &vdev_rsc->status),
			status);
	rpvdev->notify(rpvdev->priv, vdev->index);
 800a80c:	697b      	ldr	r3, [r7, #20]
 800a80e:	691b      	ldr	r3, [r3, #16]
 800a810:	697a      	ldr	r2, [r7, #20]
 800a812:	6810      	ldr	r0, [r2, #0]
 800a814:	687a      	ldr	r2, [r7, #4]
 800a816:	6812      	ldr	r2, [r2, #0]
 800a818:	4611      	mov	r1, r2
 800a81a:	4798      	blx	r3
}
 800a81c:	bf00      	nop
 800a81e:	3718      	adds	r7, #24
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}

0800a824 <rproc_virtio_get_features>:
#endif

static uint32_t rproc_virtio_get_features(struct virtio_device *vdev)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b086      	sub	sp, #24
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t features;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	3b18      	subs	r3, #24
 800a830:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
 800a832:	697b      	ldr	r3, [r7, #20]
 800a834:	689b      	ldr	r3, [r3, #8]
 800a836:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
 800a838:	697b      	ldr	r3, [r7, #20]
 800a83a:	68db      	ldr	r3, [r3, #12]
 800a83c:	60fb      	str	r3, [r7, #12]
	/* TODO: shall we get features based on the role ? */
	features = metal_io_read32(io,
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	330c      	adds	r3, #12
 800a842:	4619      	mov	r1, r3
 800a844:	68f8      	ldr	r0, [r7, #12]
 800a846:	f7ff fe2d 	bl	800a4a4 <metal_io_virt_to_offset>
 800a84a:	4601      	mov	r1, r0
 800a84c:	2304      	movs	r3, #4
 800a84e:	2205      	movs	r2, #5
 800a850:	68f8      	ldr	r0, [r7, #12]
 800a852:	f7ff fe41 	bl	800a4d8 <metal_io_read>
 800a856:	4602      	mov	r2, r0
 800a858:	460b      	mov	r3, r1
 800a85a:	4613      	mov	r3, r2
 800a85c:	60bb      	str	r3, [r7, #8]
			metal_io_virt_to_offset(io, &vdev_rsc->dfeatures));

	return features;
 800a85e:	68bb      	ldr	r3, [r7, #8]
}
 800a860:	4618      	mov	r0, r3
 800a862:	3718      	adds	r7, #24
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <rproc_virtio_set_features>:

#ifndef VIRTIO_SLAVE_ONLY
static void rproc_virtio_set_features(struct virtio_device *vdev,
				      uint32_t features)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b088      	sub	sp, #32
 800a86c:	af02      	add	r7, sp, #8
 800a86e:	6078      	str	r0, [r7, #4]
 800a870:	6039      	str	r1, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	3b18      	subs	r3, #24
 800a876:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
 800a878:	697b      	ldr	r3, [r7, #20]
 800a87a:	689b      	ldr	r3, [r3, #8]
 800a87c:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	68db      	ldr	r3, [r3, #12]
 800a882:	60fb      	str	r3, [r7, #12]
	/* TODO: shall we set features based on the role ? */
	metal_io_write32(io,
 800a884:	693b      	ldr	r3, [r7, #16]
 800a886:	330c      	adds	r3, #12
 800a888:	4619      	mov	r1, r3
 800a88a:	68f8      	ldr	r0, [r7, #12]
 800a88c:	f7ff fe0a 	bl	800a4a4 <metal_io_virt_to_offset>
 800a890:	4601      	mov	r1, r0
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	461a      	mov	r2, r3
 800a896:	f04f 0300 	mov.w	r3, #0
 800a89a:	2004      	movs	r0, #4
 800a89c:	9001      	str	r0, [sp, #4]
 800a89e:	2005      	movs	r0, #5
 800a8a0:	9000      	str	r0, [sp, #0]
 800a8a2:	68f8      	ldr	r0, [r7, #12]
 800a8a4:	f7ff fe96 	bl	800a5d4 <metal_io_write>
			 metal_io_virt_to_offset(io, &vdev_rsc->dfeatures),
			 features);
	rpvdev->notify(rpvdev->priv, vdev->index);
 800a8a8:	697b      	ldr	r3, [r7, #20]
 800a8aa:	691b      	ldr	r3, [r3, #16]
 800a8ac:	697a      	ldr	r2, [r7, #20]
 800a8ae:	6810      	ldr	r0, [r2, #0]
 800a8b0:	687a      	ldr	r2, [r7, #4]
 800a8b2:	6812      	ldr	r2, [r2, #0]
 800a8b4:	4611      	mov	r1, r2
 800a8b6:	4798      	blx	r3
}
 800a8b8:	bf00      	nop
 800a8ba:	3718      	adds	r7, #24
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bd80      	pop	{r7, pc}

0800a8c0 <rproc_virtio_negotiate_features>:
#endif

static uint32_t rproc_virtio_negotiate_features(struct virtio_device *vdev,
						uint32_t features)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b083      	sub	sp, #12
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
 800a8c8:	6039      	str	r1, [r7, #0]
	(void)vdev;
	(void)features;

	return 0;
 800a8ca:	2300      	movs	r3, #0
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	370c      	adds	r7, #12
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr

0800a8d8 <rproc_virtio_read_config>:

static void rproc_virtio_read_config(struct virtio_device *vdev,
				     uint32_t offset, void *dst, int length)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b085      	sub	sp, #20
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	60f8      	str	r0, [r7, #12]
 800a8e0:	60b9      	str	r1, [r7, #8]
 800a8e2:	607a      	str	r2, [r7, #4]
 800a8e4:	603b      	str	r3, [r7, #0]
	(void)vdev;
	(void)offset;
	(void)dst;
	(void)length;
}
 800a8e6:	bf00      	nop
 800a8e8:	3714      	adds	r7, #20
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f0:	4770      	bx	lr

0800a8f2 <rproc_virtio_write_config>:

#ifndef VIRTIO_SLAVE_ONLY
static void rproc_virtio_write_config(struct virtio_device *vdev,
				      uint32_t offset, void *src, int length)
{
 800a8f2:	b480      	push	{r7}
 800a8f4:	b085      	sub	sp, #20
 800a8f6:	af00      	add	r7, sp, #0
 800a8f8:	60f8      	str	r0, [r7, #12]
 800a8fa:	60b9      	str	r1, [r7, #8]
 800a8fc:	607a      	str	r2, [r7, #4]
 800a8fe:	603b      	str	r3, [r7, #0]
	(void)vdev;
	(void)offset;
	(void)src;
	(void)length;
}
 800a900:	bf00      	nop
 800a902:	3714      	adds	r7, #20
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr

0800a90c <rproc_virtio_reset_device>:

static void rproc_virtio_reset_device(struct virtio_device *vdev)
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b082      	sub	sp, #8
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
	if (vdev->role == VIRTIO_DEV_MASTER)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	699b      	ldr	r3, [r3, #24]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d103      	bne.n	800a924 <rproc_virtio_reset_device+0x18>
		rproc_virtio_set_status(vdev,
 800a91c:	2140      	movs	r1, #64	; 0x40
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f7ff ff54 	bl	800a7cc <rproc_virtio_set_status>
					VIRTIO_CONFIG_STATUS_NEEDS_RESET);
}
 800a924:	bf00      	nop
 800a926:	3708      	adds	r7, #8
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}

0800a92c <rproc_virtio_create_vdev>:
rproc_virtio_create_vdev(unsigned int role, unsigned int notifyid,
			 void *rsc, struct metal_io_region *rsc_io,
			 void *priv,
			 rpvdev_notify_func notify,
			 virtio_dev_reset_cb rst_cb)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b08e      	sub	sp, #56	; 0x38
 800a930:	af00      	add	r7, sp, #0
 800a932:	60f8      	str	r0, [r7, #12]
 800a934:	60b9      	str	r1, [r7, #8]
 800a936:	607a      	str	r2, [r7, #4]
 800a938:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vrings_info;
	struct fw_rsc_vdev *vdev_rsc = rsc;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	62fb      	str	r3, [r7, #44]	; 0x2c
	struct virtio_device *vdev;
	unsigned int num_vrings = vdev_rsc->num_of_vrings;
 800a93e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a940:	7e5b      	ldrb	r3, [r3, #25]
 800a942:	62bb      	str	r3, [r7, #40]	; 0x28
	unsigned int i;

	rpvdev = metal_allocate_memory(sizeof(*rpvdev));
 800a944:	2050      	movs	r0, #80	; 0x50
 800a946:	f7ff febb 	bl	800a6c0 <metal_allocate_memory>
 800a94a:	6278      	str	r0, [r7, #36]	; 0x24
	if (!rpvdev)
 800a94c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d101      	bne.n	800a956 <rproc_virtio_create_vdev+0x2a>
		return NULL;
 800a952:	2300      	movs	r3, #0
 800a954:	e092      	b.n	800aa7c <rproc_virtio_create_vdev+0x150>
	vrings_info = metal_allocate_memory(sizeof(*vrings_info) * num_vrings);
 800a956:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a958:	4613      	mov	r3, r2
 800a95a:	005b      	lsls	r3, r3, #1
 800a95c:	4413      	add	r3, r2
 800a95e:	00db      	lsls	r3, r3, #3
 800a960:	4618      	mov	r0, r3
 800a962:	f7ff fead 	bl	800a6c0 <metal_allocate_memory>
 800a966:	6238      	str	r0, [r7, #32]
	if (!vrings_info)
 800a968:	6a3b      	ldr	r3, [r7, #32]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	f000 8081 	beq.w	800aa72 <rproc_virtio_create_vdev+0x146>
		goto err0;
	memset(rpvdev, 0, sizeof(*rpvdev));
 800a970:	2250      	movs	r2, #80	; 0x50
 800a972:	2100      	movs	r1, #0
 800a974:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a976:	f001 ff7f 	bl	800c878 <memset>
	memset(vrings_info, 0, sizeof(*vrings_info));
 800a97a:	2218      	movs	r2, #24
 800a97c:	2100      	movs	r1, #0
 800a97e:	6a38      	ldr	r0, [r7, #32]
 800a980:	f001 ff7a 	bl	800c878 <memset>
	vdev = &rpvdev->vdev;
 800a984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a986:	3318      	adds	r3, #24
 800a988:	61fb      	str	r3, [r7, #28]

	for (i = 0; i < num_vrings; i++) {
 800a98a:	2300      	movs	r3, #0
 800a98c:	637b      	str	r3, [r7, #52]	; 0x34
 800a98e:	e025      	b.n	800a9dc <rproc_virtio_create_vdev+0xb0>
		struct virtqueue *vq;
		struct fw_rsc_vdev_vring *vring_rsc;
		unsigned int num_extra_desc = 0;
 800a990:	2300      	movs	r3, #0
 800a992:	633b      	str	r3, [r7, #48]	; 0x30

		vring_rsc = &vdev_rsc->vring[i];
 800a994:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a996:	4613      	mov	r3, r2
 800a998:	009b      	lsls	r3, r3, #2
 800a99a:	4413      	add	r3, r2
 800a99c:	009b      	lsls	r3, r3, #2
 800a99e:	3318      	adds	r3, #24
 800a9a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a9a2:	4413      	add	r3, r2
 800a9a4:	3304      	adds	r3, #4
 800a9a6:	61bb      	str	r3, [r7, #24]
		if (role == VIRTIO_DEV_MASTER) {
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d102      	bne.n	800a9b4 <rproc_virtio_create_vdev+0x88>
			num_extra_desc = vring_rsc->num;
 800a9ae:	69bb      	ldr	r3, [r7, #24]
 800a9b0:	689b      	ldr	r3, [r3, #8]
 800a9b2:	633b      	str	r3, [r7, #48]	; 0x30
		}
		vq = virtqueue_allocate(num_extra_desc);
 800a9b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a9b6:	f7ff fe9a 	bl	800a6ee <virtqueue_allocate>
 800a9ba:	6178      	str	r0, [r7, #20]
		if (!vq)
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d031      	beq.n	800aa26 <rproc_virtio_create_vdev+0xfa>
			goto err1;
		vrings_info[i].vq = vq;
 800a9c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	005b      	lsls	r3, r3, #1
 800a9c8:	4413      	add	r3, r2
 800a9ca:	00db      	lsls	r3, r3, #3
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	6a3b      	ldr	r3, [r7, #32]
 800a9d0:	4413      	add	r3, r2
 800a9d2:	697a      	ldr	r2, [r7, #20]
 800a9d4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_vrings; i++) {
 800a9d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9d8:	3301      	adds	r3, #1
 800a9da:	637b      	str	r3, [r7, #52]	; 0x34
 800a9dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a9de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d3d5      	bcc.n	800a990 <rproc_virtio_create_vdev+0x64>
	}

	/* FIXME commended as seems not nedded, already stored in vdev */
	//rpvdev->notifyid = notifyid;
	rpvdev->notify = notify;
 800a9e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a9e8:	611a      	str	r2, [r3, #16]
	rpvdev->priv = priv;
 800a9ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a9ee:	601a      	str	r2, [r3, #0]
	vdev->vrings_info = vrings_info;
 800a9f0:	69fb      	ldr	r3, [r7, #28]
 800a9f2:	6a3a      	ldr	r2, [r7, #32]
 800a9f4:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Assuming the shared memory has been mapped and registered if
	 * necessary
	 */
	rpvdev->vdev_rsc = vdev_rsc;
 800a9f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a9fa:	609a      	str	r2, [r3, #8]
	rpvdev->vdev_rsc_io = rsc_io;
 800a9fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9fe:	683a      	ldr	r2, [r7, #0]
 800aa00:	60da      	str	r2, [r3, #12]

	vdev->index = notifyid;
 800aa02:	69fb      	ldr	r3, [r7, #28]
 800aa04:	68ba      	ldr	r2, [r7, #8]
 800aa06:	601a      	str	r2, [r3, #0]
	vdev->role = role;
 800aa08:	69fb      	ldr	r3, [r7, #28]
 800aa0a:	68fa      	ldr	r2, [r7, #12]
 800aa0c:	619a      	str	r2, [r3, #24]
	vdev->reset_cb = rst_cb;
 800aa0e:	69fb      	ldr	r3, [r7, #28]
 800aa10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aa12:	61da      	str	r2, [r3, #28]
	vdev->vrings_num = num_vrings;
 800aa14:	69fb      	ldr	r3, [r7, #28]
 800aa16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa18:	629a      	str	r2, [r3, #40]	; 0x28
	vdev->func = &remoteproc_virtio_dispatch_funcs;
 800aa1a:	69fb      	ldr	r3, [r7, #28]
 800aa1c:	4a19      	ldr	r2, [pc, #100]	; (800aa84 <rproc_virtio_create_vdev+0x158>)
 800aa1e:	621a      	str	r2, [r3, #32]
	/* TODO: Shall we set features here ? */

	return &rpvdev->vdev;
 800aa20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa22:	3318      	adds	r3, #24
 800aa24:	e02a      	b.n	800aa7c <rproc_virtio_create_vdev+0x150>
			goto err1;
 800aa26:	bf00      	nop

err1:
	for (i = 0; i < num_vrings; i++) {
 800aa28:	2300      	movs	r3, #0
 800aa2a:	637b      	str	r3, [r7, #52]	; 0x34
 800aa2c:	e019      	b.n	800aa62 <rproc_virtio_create_vdev+0x136>
		if (vrings_info[i].vq)
 800aa2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa30:	4613      	mov	r3, r2
 800aa32:	005b      	lsls	r3, r3, #1
 800aa34:	4413      	add	r3, r2
 800aa36:	00db      	lsls	r3, r3, #3
 800aa38:	461a      	mov	r2, r3
 800aa3a:	6a3b      	ldr	r3, [r7, #32]
 800aa3c:	4413      	add	r3, r2
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d00b      	beq.n	800aa5c <rproc_virtio_create_vdev+0x130>
			metal_free_memory(vrings_info[i].vq);
 800aa44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa46:	4613      	mov	r3, r2
 800aa48:	005b      	lsls	r3, r3, #1
 800aa4a:	4413      	add	r3, r2
 800aa4c:	00db      	lsls	r3, r3, #3
 800aa4e:	461a      	mov	r2, r3
 800aa50:	6a3b      	ldr	r3, [r7, #32]
 800aa52:	4413      	add	r3, r2
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	4618      	mov	r0, r3
 800aa58:	f7ff fe3e 	bl	800a6d8 <metal_free_memory>
	for (i = 0; i < num_vrings; i++) {
 800aa5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa5e:	3301      	adds	r3, #1
 800aa60:	637b      	str	r3, [r7, #52]	; 0x34
 800aa62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa66:	429a      	cmp	r2, r3
 800aa68:	d3e1      	bcc.n	800aa2e <rproc_virtio_create_vdev+0x102>
	}
	metal_free_memory(vrings_info);
 800aa6a:	6a38      	ldr	r0, [r7, #32]
 800aa6c:	f7ff fe34 	bl	800a6d8 <metal_free_memory>
 800aa70:	e000      	b.n	800aa74 <rproc_virtio_create_vdev+0x148>
		goto err0;
 800aa72:	bf00      	nop
err0:
	metal_free_memory(rpvdev);
 800aa74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aa76:	f7ff fe2f 	bl	800a6d8 <metal_free_memory>
	return NULL;
 800aa7a:	2300      	movs	r3, #0
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3738      	adds	r7, #56	; 0x38
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}
 800aa84:	080174d0 	.word	0x080174d0

0800aa88 <rproc_virtio_init_vring>:

int rproc_virtio_init_vring(struct virtio_device *vdev, unsigned int index,
			    unsigned int notifyid, void *va,
			    struct metal_io_region *io,
			    unsigned int num_descs, unsigned int align)
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b087      	sub	sp, #28
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	60f8      	str	r0, [r7, #12]
 800aa90:	60b9      	str	r1, [r7, #8]
 800aa92:	607a      	str	r2, [r7, #4]
 800aa94:	603b      	str	r3, [r7, #0]
	struct virtio_vring_info *vring_info;
	unsigned int num_vrings;

	num_vrings = vdev->vrings_num;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa9a:	617b      	str	r3, [r7, #20]
	if (index >= num_vrings)
 800aa9c:	68ba      	ldr	r2, [r7, #8]
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d302      	bcc.n	800aaaa <rproc_virtio_init_vring+0x22>
		return -RPROC_EINVAL;
 800aaa4:	f06f 0301 	mvn.w	r3, #1
 800aaa8:	e019      	b.n	800aade <rproc_virtio_init_vring+0x56>
	vring_info = &vdev->vrings_info[index];
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800aaae:	68ba      	ldr	r2, [r7, #8]
 800aab0:	4613      	mov	r3, r2
 800aab2:	005b      	lsls	r3, r3, #1
 800aab4:	4413      	add	r3, r2
 800aab6:	00db      	lsls	r3, r3, #3
 800aab8:	440b      	add	r3, r1
 800aaba:	613b      	str	r3, [r7, #16]
	vring_info->io = io;
 800aabc:	693b      	ldr	r3, [r7, #16]
 800aabe:	6a3a      	ldr	r2, [r7, #32]
 800aac0:	615a      	str	r2, [r3, #20]
	vring_info->notifyid = notifyid;
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	611a      	str	r2, [r3, #16]
	vring_info->info.vaddr = va;
 800aac8:	693b      	ldr	r3, [r7, #16]
 800aaca:	683a      	ldr	r2, [r7, #0]
 800aacc:	605a      	str	r2, [r3, #4]
	vring_info->info.num_descs = num_descs;
 800aace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aad0:	b29a      	uxth	r2, r3
 800aad2:	693b      	ldr	r3, [r7, #16]
 800aad4:	819a      	strh	r2, [r3, #12]
	vring_info->info.align = align;
 800aad6:	693b      	ldr	r3, [r7, #16]
 800aad8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aada:	609a      	str	r2, [r3, #8]

	return 0;
 800aadc:	2300      	movs	r3, #0
}
 800aade:	4618      	mov	r0, r3
 800aae0:	371c      	adds	r7, #28
 800aae2:	46bd      	mov	sp, r7
 800aae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae8:	4770      	bx	lr

0800aaea <rproc_virtio_notified>:

int rproc_virtio_notified(struct virtio_device *vdev, uint32_t notifyid)
{
 800aaea:	b580      	push	{r7, lr}
 800aaec:	b086      	sub	sp, #24
 800aaee:	af00      	add	r7, sp, #0
 800aaf0:	6078      	str	r0, [r7, #4]
 800aaf2:	6039      	str	r1, [r7, #0]
	unsigned int num_vrings, i;
	struct virtio_vring_info *vring_info;
	struct virtqueue *vq;

	if (!vdev)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d102      	bne.n	800ab00 <rproc_virtio_notified+0x16>
		return -EINVAL;
 800aafa:	f06f 0315 	mvn.w	r3, #21
 800aafe:	e02c      	b.n	800ab5a <rproc_virtio_notified+0x70>
	/* We do nothing for vdev notification in this implementation */
	if (vdev->index == notifyid)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	683a      	ldr	r2, [r7, #0]
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d101      	bne.n	800ab0e <rproc_virtio_notified+0x24>
		return 0;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	e025      	b.n	800ab5a <rproc_virtio_notified+0x70>
	num_vrings = vdev->vrings_num;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab12:	613b      	str	r3, [r7, #16]
	for (i = 0; i < num_vrings; i++) {
 800ab14:	2300      	movs	r3, #0
 800ab16:	617b      	str	r3, [r7, #20]
 800ab18:	e01a      	b.n	800ab50 <rproc_virtio_notified+0x66>
		vring_info = &vdev->vrings_info[i];
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800ab1e:	697a      	ldr	r2, [r7, #20]
 800ab20:	4613      	mov	r3, r2
 800ab22:	005b      	lsls	r3, r3, #1
 800ab24:	4413      	add	r3, r2
 800ab26:	00db      	lsls	r3, r3, #3
 800ab28:	440b      	add	r3, r1
 800ab2a:	60fb      	str	r3, [r7, #12]
		if (vring_info->notifyid == notifyid ||
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	691b      	ldr	r3, [r3, #16]
 800ab30:	683a      	ldr	r2, [r7, #0]
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d003      	beq.n	800ab3e <rproc_virtio_notified+0x54>
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab3c:	d105      	bne.n	800ab4a <rproc_virtio_notified+0x60>
		    notifyid == RSC_NOTIFY_ID_ANY) {
			vq = vring_info->vq;
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	60bb      	str	r3, [r7, #8]
			virtqueue_notification(vq);
 800ab44:	68b8      	ldr	r0, [r7, #8]
 800ab46:	f001 fb58 	bl	800c1fa <virtqueue_notification>
	for (i = 0; i < num_vrings; i++) {
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	3301      	adds	r3, #1
 800ab4e:	617b      	str	r3, [r7, #20]
 800ab50:	697a      	ldr	r2, [r7, #20]
 800ab52:	693b      	ldr	r3, [r7, #16]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d3e0      	bcc.n	800ab1a <rproc_virtio_notified+0x30>
		}
	}
	return 0;
 800ab58:	2300      	movs	r3, #0
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3718      	adds	r7, #24
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}

0800ab62 <rproc_virtio_wait_remote_ready>:

void rproc_virtio_wait_remote_ready(struct virtio_device *vdev)
{
 800ab62:	b580      	push	{r7, lr}
 800ab64:	b084      	sub	sp, #16
 800ab66:	af00      	add	r7, sp, #0
 800ab68:	6078      	str	r0, [r7, #4]
	/*
	 * No status available for slave. As Master has not to wait
	 * slave action, we can return. Behavior should be updated
	 * in future if a slave status is added.
	 */
	if (vdev->role == VIRTIO_DEV_MASTER)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	699b      	ldr	r3, [r3, #24]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00a      	beq.n	800ab88 <rproc_virtio_wait_remote_ready+0x26>
		return;

	while (1) {
		status = rproc_virtio_get_status(vdev);
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f7ff fe08 	bl	800a788 <rproc_virtio_get_status>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	73fb      	strb	r3, [r7, #15]
		if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK)
 800ab7c:	7bfb      	ldrb	r3, [r7, #15]
 800ab7e:	f003 0304 	and.w	r3, r3, #4
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d102      	bne.n	800ab8c <rproc_virtio_wait_remote_ready+0x2a>
		status = rproc_virtio_get_status(vdev);
 800ab86:	e7f4      	b.n	800ab72 <rproc_virtio_wait_remote_ready+0x10>
		return;
 800ab88:	bf00      	nop
 800ab8a:	e000      	b.n	800ab8e <rproc_virtio_wait_remote_ready+0x2c>
			return;
 800ab8c:	bf00      	nop
	}
}
 800ab8e:	3710      	adds	r7, #16
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bd80      	pop	{r7, pc}

0800ab94 <__metal_mutex_acquire>:
{
	return 1 - atomic_flag_test_and_set(&mutex->w);
}

static inline void __metal_mutex_acquire(metal_mutex_t *mutex)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b083      	sub	sp, #12
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
	while (atomic_flag_test_and_set(&mutex->w)) {
 800ab9c:	bf00      	nop
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2201      	movs	r2, #1
 800aba2:	4611      	mov	r1, r2
 800aba4:	f3bf 8f5b 	dmb	ish
 800aba8:	e8d3 2f4f 	ldrexb	r2, [r3]
 800abac:	e8c3 1f40 	strexb	r0, r1, [r3]
 800abb0:	2800      	cmp	r0, #0
 800abb2:	d1f9      	bne.n	800aba8 <__metal_mutex_acquire+0x14>
 800abb4:	f3bf 8f5b 	dmb	ish
 800abb8:	b2d3      	uxtb	r3, r2
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d1ef      	bne.n	800ab9e <__metal_mutex_acquire+0xa>
		;
	}
}
 800abbe:	bf00      	nop
 800abc0:	bf00      	nop
 800abc2:	370c      	adds	r7, #12
 800abc4:	46bd      	mov	sp, r7
 800abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abca:	4770      	bx	lr

0800abcc <__metal_mutex_release>:

static inline void __metal_mutex_release(metal_mutex_t *mutex)
{
 800abcc:	b480      	push	{r7}
 800abce:	b083      	sub	sp, #12
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
	atomic_flag_clear(&mutex->w);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f3bf 8f5b 	dmb	ish
 800abda:	2200      	movs	r2, #0
 800abdc:	701a      	strb	r2, [r3, #0]
 800abde:	f3bf 8f5b 	dmb	ish
}
 800abe2:	bf00      	nop
 800abe4:	370c      	adds	r7, #12
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr

0800abee <metal_mutex_acquire>:
/**
 * @brief	Acquire a mutex
 * @param[in]	mutex	Mutex to mutex.
 */
static inline void metal_mutex_acquire(metal_mutex_t *mutex)
{
 800abee:	b580      	push	{r7, lr}
 800abf0:	b082      	sub	sp, #8
 800abf2:	af00      	add	r7, sp, #0
 800abf4:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	f7ff ffcc 	bl	800ab94 <__metal_mutex_acquire>
}
 800abfc:	bf00      	nop
 800abfe:	3708      	adds	r7, #8
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}

0800ac04 <metal_mutex_release>:
 * @brief	Release a previously acquired mutex.
 * @param[in]	mutex	Mutex to mutex.
 * @see metal_mutex_try_acquire, metal_mutex_acquire
 */
static inline void metal_mutex_release(metal_mutex_t *mutex)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b082      	sub	sp, #8
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	f7ff ffdd 	bl	800abcc <__metal_mutex_release>
}
 800ac12:	bf00      	nop
 800ac14:	3708      	adds	r7, #8
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}

0800ac1a <metal_list_add_before>:
{
 800ac1a:	b480      	push	{r7}
 800ac1c:	b083      	sub	sp, #12
 800ac1e:	af00      	add	r7, sp, #0
 800ac20:	6078      	str	r0, [r7, #4]
 800ac22:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	685a      	ldr	r2, [r3, #4]
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	605a      	str	r2, [r3, #4]
	new_node->next = node;
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	687a      	ldr	r2, [r7, #4]
 800ac30:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	683a      	ldr	r2, [r7, #0]
 800ac38:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	683a      	ldr	r2, [r7, #0]
 800ac40:	601a      	str	r2, [r3, #0]
}
 800ac42:	bf00      	nop
 800ac44:	370c      	adds	r7, #12
 800ac46:	46bd      	mov	sp, r7
 800ac48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4c:	4770      	bx	lr

0800ac4e <metal_list_add_tail>:
{
 800ac4e:	b580      	push	{r7, lr}
 800ac50:	b082      	sub	sp, #8
 800ac52:	af00      	add	r7, sp, #0
 800ac54:	6078      	str	r0, [r7, #4]
 800ac56:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
 800ac58:	6839      	ldr	r1, [r7, #0]
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	f7ff ffdd 	bl	800ac1a <metal_list_add_before>
}
 800ac60:	bf00      	nop
 800ac62:	3708      	adds	r7, #8
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}

0800ac68 <metal_list_del>:
{
	return list->next == list;
}

static inline void metal_list_del(struct metal_list *node)
{
 800ac68:	b480      	push	{r7}
 800ac6a:	b083      	sub	sp, #12
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
	node->next->prev = node->prev;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	687a      	ldr	r2, [r7, #4]
 800ac76:	6852      	ldr	r2, [r2, #4]
 800ac78:	605a      	str	r2, [r3, #4]
	node->prev->next = node->next;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	687a      	ldr	r2, [r7, #4]
 800ac80:	6812      	ldr	r2, [r2, #0]
 800ac82:	601a      	str	r2, [r3, #0]
	node->next = node->prev = node;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	687a      	ldr	r2, [r7, #4]
 800ac88:	605a      	str	r2, [r3, #4]
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	685a      	ldr	r2, [r3, #4]
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	601a      	str	r2, [r3, #0]
}
 800ac92:	bf00      	nop
 800ac94:	370c      	adds	r7, #12
 800ac96:	46bd      	mov	sp, r7
 800ac98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9c:	4770      	bx	lr

0800ac9e <metal_bitmap_set_bit>:
#define metal_bit(bit)		(1UL << (bit))

#define metal_bitmap_longs(x)	metal_div_round_up((x), METAL_BITS_PER_ULONG)

static inline void metal_bitmap_set_bit(unsigned long *bitmap, int bit)
{
 800ac9e:	b480      	push	{r7}
 800aca0:	b083      	sub	sp, #12
 800aca2:	af00      	add	r7, sp, #0
 800aca4:	6078      	str	r0, [r7, #4]
 800aca6:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] |=
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	095b      	lsrs	r3, r3, #5
 800acac:	009a      	lsls	r2, r3, #2
 800acae:	6879      	ldr	r1, [r7, #4]
 800acb0:	440a      	add	r2, r1
 800acb2:	6811      	ldr	r1, [r2, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 800acb4:	683a      	ldr	r2, [r7, #0]
 800acb6:	f002 021f 	and.w	r2, r2, #31
 800acba:	2001      	movs	r0, #1
 800acbc:	fa00 f202 	lsl.w	r2, r0, r2
	bitmap[bit / METAL_BITS_PER_ULONG] |=
 800acc0:	009b      	lsls	r3, r3, #2
 800acc2:	6878      	ldr	r0, [r7, #4]
 800acc4:	4403      	add	r3, r0
 800acc6:	430a      	orrs	r2, r1
 800acc8:	601a      	str	r2, [r3, #0]
}
 800acca:	bf00      	nop
 800accc:	370c      	adds	r7, #12
 800acce:	46bd      	mov	sp, r7
 800acd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd4:	4770      	bx	lr

0800acd6 <metal_bitmap_is_bit_set>:

static inline int metal_bitmap_is_bit_set(unsigned long *bitmap, int bit)
{
 800acd6:	b480      	push	{r7}
 800acd8:	b083      	sub	sp, #12
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
 800acde:	6039      	str	r1, [r7, #0]
	return bitmap[bit / METAL_BITS_PER_ULONG] &
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	095b      	lsrs	r3, r3, #5
 800ace4:	009b      	lsls	r3, r3, #2
 800ace6:	687a      	ldr	r2, [r7, #4]
 800ace8:	4413      	add	r3, r2
 800acea:	681a      	ldr	r2, [r3, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	f003 031f 	and.w	r3, r3, #31
 800acf2:	2101      	movs	r1, #1
 800acf4:	fa01 f303 	lsl.w	r3, r1, r3
	return bitmap[bit / METAL_BITS_PER_ULONG] &
 800acf8:	4013      	ands	r3, r2
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	370c      	adds	r7, #12
 800acfe:	46bd      	mov	sp, r7
 800ad00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad04:	4770      	bx	lr

0800ad06 <metal_bitmap_clear_bit>:

static inline void metal_bitmap_clear_bit(unsigned long *bitmap, int bit)
{
 800ad06:	b480      	push	{r7}
 800ad08:	b083      	sub	sp, #12
 800ad0a:	af00      	add	r7, sp, #0
 800ad0c:	6078      	str	r0, [r7, #4]
 800ad0e:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] &=
 800ad10:	683b      	ldr	r3, [r7, #0]
 800ad12:	095b      	lsrs	r3, r3, #5
 800ad14:	009a      	lsls	r2, r3, #2
 800ad16:	6879      	ldr	r1, [r7, #4]
 800ad18:	440a      	add	r2, r1
 800ad1a:	6811      	ldr	r1, [r2, #0]
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 800ad1c:	683a      	ldr	r2, [r7, #0]
 800ad1e:	f002 021f 	and.w	r2, r2, #31
 800ad22:	2001      	movs	r0, #1
 800ad24:	fa00 f202 	lsl.w	r2, r0, r2
 800ad28:	43d2      	mvns	r2, r2
	bitmap[bit / METAL_BITS_PER_ULONG] &=
 800ad2a:	009b      	lsls	r3, r3, #2
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	4403      	add	r3, r0
 800ad30:	400a      	ands	r2, r1
 800ad32:	601a      	str	r2, [r3, #0]
}
 800ad34:	bf00      	nop
 800ad36:	370c      	adds	r7, #12
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3e:	4770      	bx	lr

0800ad40 <metal_bitmap_is_bit_clear>:

static inline int metal_bitmap_is_bit_clear(unsigned long *bitmap, int bit)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b082      	sub	sp, #8
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
 800ad48:	6039      	str	r1, [r7, #0]
	return !metal_bitmap_is_bit_set(bitmap, bit);
 800ad4a:	6839      	ldr	r1, [r7, #0]
 800ad4c:	6878      	ldr	r0, [r7, #4]
 800ad4e:	f7ff ffc2 	bl	800acd6 <metal_bitmap_is_bit_set>
 800ad52:	4603      	mov	r3, r0
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	bf0c      	ite	eq
 800ad58:	2301      	moveq	r3, #1
 800ad5a:	2300      	movne	r3, #0
 800ad5c:	b2db      	uxtb	r3, r3
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3708      	adds	r7, #8
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd80      	pop	{r7, pc}

0800ad66 <metal_bitmap_next_clear_bit>:
	     (bit) = metal_bitmap_next_set_bit((bitmap), (bit), (max)))

static inline unsigned int
metal_bitmap_next_clear_bit(unsigned long *bitmap, unsigned int start,
			    unsigned int max)
{
 800ad66:	b580      	push	{r7, lr}
 800ad68:	b086      	sub	sp, #24
 800ad6a:	af00      	add	r7, sp, #0
 800ad6c:	60f8      	str	r0, [r7, #12]
 800ad6e:	60b9      	str	r1, [r7, #8]
 800ad70:	607a      	str	r2, [r7, #4]
	unsigned int bit;
	for (bit = start;
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	617b      	str	r3, [r7, #20]
 800ad76:	e002      	b.n	800ad7e <metal_bitmap_next_clear_bit+0x18>
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
	     bit ++)
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	3301      	adds	r3, #1
 800ad7c:	617b      	str	r3, [r7, #20]
	for (bit = start;
 800ad7e:	697a      	ldr	r2, [r7, #20]
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d207      	bcs.n	800ad96 <metal_bitmap_next_clear_bit+0x30>
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
 800ad86:	697b      	ldr	r3, [r7, #20]
 800ad88:	4619      	mov	r1, r3
 800ad8a:	68f8      	ldr	r0, [r7, #12]
 800ad8c:	f7ff ffd8 	bl	800ad40 <metal_bitmap_is_bit_clear>
 800ad90:	4603      	mov	r3, r0
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d0f0      	beq.n	800ad78 <metal_bitmap_next_clear_bit+0x12>
		;
	return bit;
 800ad96:	697b      	ldr	r3, [r7, #20]
}
 800ad98:	4618      	mov	r0, r3
 800ad9a:	3718      	adds	r7, #24
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bd80      	pop	{r7, pc}

0800ada0 <rpmsg_init_ept>:
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b084      	sub	sp, #16
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	60f8      	str	r0, [r7, #12]
 800ada8:	60b9      	str	r1, [r7, #8]
 800adaa:	607a      	str	r2, [r7, #4]
 800adac:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name, sizeof(ept->name));
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	2220      	movs	r2, #32
 800adb2:	68b9      	ldr	r1, [r7, #8]
 800adb4:	4618      	mov	r0, r3
 800adb6:	f002 febb 	bl	800db30 <strncpy>
	ept->addr = src;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	687a      	ldr	r2, [r7, #4]
 800adbe:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	683a      	ldr	r2, [r7, #0]
 800adc4:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	69ba      	ldr	r2, [r7, #24]
 800adca:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	69fa      	ldr	r2, [r7, #28]
 800add0:	631a      	str	r2, [r3, #48]	; 0x30
}
 800add2:	bf00      	nop
 800add4:	3710      	adds	r7, #16
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}

0800adda <rpmsg_get_address>:
 * @param size   - size of bitmap
 *
 * return - a unique address
 */
static uint32_t rpmsg_get_address(unsigned long *bitmap, int size)
{
 800adda:	b580      	push	{r7, lr}
 800addc:	b084      	sub	sp, #16
 800adde:	af00      	add	r7, sp, #0
 800ade0:	6078      	str	r0, [r7, #4]
 800ade2:	6039      	str	r1, [r7, #0]
	unsigned int addr = RPMSG_ADDR_ANY;
 800ade4:	f04f 33ff 	mov.w	r3, #4294967295
 800ade8:	60fb      	str	r3, [r7, #12]
	unsigned int nextbit;

	nextbit = metal_bitmap_next_clear_bit(bitmap, 0, size);
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	461a      	mov	r2, r3
 800adee:	2100      	movs	r1, #0
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	f7ff ffb8 	bl	800ad66 <metal_bitmap_next_clear_bit>
 800adf6:	60b8      	str	r0, [r7, #8]
	if (nextbit < (uint32_t)size) {
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	68ba      	ldr	r2, [r7, #8]
 800adfc:	429a      	cmp	r2, r3
 800adfe:	d206      	bcs.n	800ae0e <rpmsg_get_address+0x34>
		addr = nextbit;
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	60fb      	str	r3, [r7, #12]
		metal_bitmap_set_bit(bitmap, nextbit);
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	4619      	mov	r1, r3
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	f7ff ff48 	bl	800ac9e <metal_bitmap_set_bit>
	}

	return addr;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	3710      	adds	r7, #16
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}

0800ae18 <rpmsg_release_address>:
 * @param size   - size of bitmap
 * @param addr   - address to free
 */
static void rpmsg_release_address(unsigned long *bitmap, int size,
				  int addr)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b084      	sub	sp, #16
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	60f8      	str	r0, [r7, #12]
 800ae20:	60b9      	str	r1, [r7, #8]
 800ae22:	607a      	str	r2, [r7, #4]
	if (addr < size)
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	68bb      	ldr	r3, [r7, #8]
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	da03      	bge.n	800ae34 <rpmsg_release_address+0x1c>
		metal_bitmap_clear_bit(bitmap, addr);
 800ae2c:	6879      	ldr	r1, [r7, #4]
 800ae2e:	68f8      	ldr	r0, [r7, #12]
 800ae30:	f7ff ff69 	bl	800ad06 <metal_bitmap_clear_bit>
}
 800ae34:	bf00      	nop
 800ae36:	3710      	adds	r7, #16
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd80      	pop	{r7, pc}

0800ae3c <rpmsg_is_address_set>:
 * @param addr   - address to free
 *
 * return - TRUE/FALSE
 */
static int rpmsg_is_address_set(unsigned long *bitmap, int size, int addr)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b084      	sub	sp, #16
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	60f8      	str	r0, [r7, #12]
 800ae44:	60b9      	str	r1, [r7, #8]
 800ae46:	607a      	str	r2, [r7, #4]
	if (addr < size)
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	429a      	cmp	r2, r3
 800ae4e:	da05      	bge.n	800ae5c <rpmsg_is_address_set+0x20>
		return metal_bitmap_is_bit_set(bitmap, addr);
 800ae50:	6879      	ldr	r1, [r7, #4]
 800ae52:	68f8      	ldr	r0, [r7, #12]
 800ae54:	f7ff ff3f 	bl	800acd6 <metal_bitmap_is_bit_set>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	e000      	b.n	800ae5e <rpmsg_is_address_set+0x22>
	else
		return RPMSG_ERR_PARAM;
 800ae5c:	4b02      	ldr	r3, [pc, #8]	; (800ae68 <rpmsg_is_address_set+0x2c>)
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3710      	adds	r7, #16
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}
 800ae66:	bf00      	nop
 800ae68:	fffff82d 	.word	0xfffff82d

0800ae6c <rpmsg_set_address>:
 * @param addr   - address to free
 *
 * return - none
 */
static int rpmsg_set_address(unsigned long *bitmap, int size, int addr)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b084      	sub	sp, #16
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	60f8      	str	r0, [r7, #12]
 800ae74:	60b9      	str	r1, [r7, #8]
 800ae76:	607a      	str	r2, [r7, #4]
	if (addr < size) {
 800ae78:	687a      	ldr	r2, [r7, #4]
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	429a      	cmp	r2, r3
 800ae7e:	da05      	bge.n	800ae8c <rpmsg_set_address+0x20>
		metal_bitmap_set_bit(bitmap, addr);
 800ae80:	6879      	ldr	r1, [r7, #4]
 800ae82:	68f8      	ldr	r0, [r7, #12]
 800ae84:	f7ff ff0b 	bl	800ac9e <metal_bitmap_set_bit>
		return RPMSG_SUCCESS;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	e000      	b.n	800ae8e <rpmsg_set_address+0x22>
	} else {
		return RPMSG_ERR_PARAM;
 800ae8c:	4b02      	ldr	r3, [pc, #8]	; (800ae98 <rpmsg_set_address+0x2c>)
	}
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3710      	adds	r7, #16
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}
 800ae96:	bf00      	nop
 800ae98:	fffff82d 	.word	0xfffff82d

0800ae9c <rpmsg_send_offchannel_raw>:
 *
 */
int rpmsg_send_offchannel_raw(struct rpmsg_endpoint *ept, uint32_t src,
			      uint32_t dst, const void *data, int size,
			      int wait)
{
 800ae9c:	b590      	push	{r4, r7, lr}
 800ae9e:	b089      	sub	sp, #36	; 0x24
 800aea0:	af02      	add	r7, sp, #8
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	607a      	str	r2, [r7, #4]
 800aea8:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY)
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d00a      	beq.n	800aec6 <rpmsg_send_offchannel_raw+0x2a>
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	6a1b      	ldr	r3, [r3, #32]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d006      	beq.n	800aec6 <rpmsg_send_offchannel_raw+0x2a>
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d003      	beq.n	800aec6 <rpmsg_send_offchannel_raw+0x2a>
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aec4:	d101      	bne.n	800aeca <rpmsg_send_offchannel_raw+0x2e>
		return RPMSG_ERR_PARAM;
 800aec6:	4b0d      	ldr	r3, [pc, #52]	; (800aefc <rpmsg_send_offchannel_raw+0x60>)
 800aec8:	e014      	b.n	800aef4 <rpmsg_send_offchannel_raw+0x58>

	rdev = ept->rdev;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	6a1b      	ldr	r3, [r3, #32]
 800aece:	617b      	str	r3, [r7, #20]

	if (rdev->ops.send_offchannel_raw)
 800aed0:	697b      	ldr	r3, [r7, #20]
 800aed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d00c      	beq.n	800aef2 <rpmsg_send_offchannel_raw+0x56>
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 800aedc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aede:	9301      	str	r3, [sp, #4]
 800aee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee2:	9300      	str	r3, [sp, #0]
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	687a      	ldr	r2, [r7, #4]
 800aee8:	68b9      	ldr	r1, [r7, #8]
 800aeea:	6978      	ldr	r0, [r7, #20]
 800aeec:	47a0      	blx	r4
 800aeee:	4603      	mov	r3, r0
 800aef0:	e000      	b.n	800aef4 <rpmsg_send_offchannel_raw+0x58>
						      size, wait);

	return RPMSG_ERR_PARAM;
 800aef2:	4b02      	ldr	r3, [pc, #8]	; (800aefc <rpmsg_send_offchannel_raw+0x60>)
}
 800aef4:	4618      	mov	r0, r3
 800aef6:	371c      	adds	r7, #28
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd90      	pop	{r4, r7, pc}
 800aefc:	fffff82d 	.word	0xfffff82d

0800af00 <rpmsg_send_ns_message>:

int rpmsg_send_ns_message(struct rpmsg_endpoint *ept, unsigned long flags)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b090      	sub	sp, #64	; 0x40
 800af04:	af02      	add	r7, sp, #8
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	6039      	str	r1, [r7, #0]
	struct rpmsg_ns_msg ns_msg;
	int ret;

	ns_msg.flags = flags;
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	633b      	str	r3, [r7, #48]	; 0x30
	ns_msg.addr = ept->addr;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af12:	62fb      	str	r3, [r7, #44]	; 0x2c
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
 800af14:	6879      	ldr	r1, [r7, #4]
 800af16:	f107 030c 	add.w	r3, r7, #12
 800af1a:	2220      	movs	r2, #32
 800af1c:	4618      	mov	r0, r3
 800af1e:	f002 fe07 	bl	800db30 <strncpy>
	ret = rpmsg_send_offchannel_raw(ept, ept->addr,
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800af26:	f107 030c 	add.w	r3, r7, #12
 800af2a:	2201      	movs	r2, #1
 800af2c:	9201      	str	r2, [sp, #4]
 800af2e:	2228      	movs	r2, #40	; 0x28
 800af30:	9200      	str	r2, [sp, #0]
 800af32:	2235      	movs	r2, #53	; 0x35
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	f7ff ffb1 	bl	800ae9c <rpmsg_send_offchannel_raw>
 800af3a:	6378      	str	r0, [r7, #52]	; 0x34
					RPMSG_NS_EPT_ADDR,
					&ns_msg, sizeof(ns_msg), true);
	if (ret < 0)
 800af3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af3e:	2b00      	cmp	r3, #0
 800af40:	da01      	bge.n	800af46 <rpmsg_send_ns_message+0x46>
		return ret;
 800af42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af44:	e000      	b.n	800af48 <rpmsg_send_ns_message+0x48>
	else
		return RPMSG_SUCCESS;
 800af46:	2300      	movs	r3, #0
}
 800af48:	4618      	mov	r0, r3
 800af4a:	3738      	adds	r7, #56	; 0x38
 800af4c:	46bd      	mov	sp, r7
 800af4e:	bd80      	pop	{r7, pc}

0800af50 <rpmsg_get_endpoint>:

struct rpmsg_endpoint *rpmsg_get_endpoint(struct rpmsg_device *rdev,
					  const char *name, uint32_t addr,
					  uint32_t dest_addr)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b088      	sub	sp, #32
 800af54:	af00      	add	r7, sp, #0
 800af56:	60f8      	str	r0, [r7, #12]
 800af58:	60b9      	str	r1, [r7, #8]
 800af5a:	607a      	str	r2, [r7, #4]
 800af5c:	603b      	str	r3, [r7, #0]
	struct metal_list *node;
	struct rpmsg_endpoint *ept;

	metal_list_for_each(&rdev->endpoints, node) {
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	61fb      	str	r3, [r7, #28]
 800af64:	e04b      	b.n	800affe <rpmsg_get_endpoint+0xae>
		int name_match = 0;
 800af66:	2300      	movs	r3, #0
 800af68:	61bb      	str	r3, [r7, #24]

		ept = metal_container_of(node, struct rpmsg_endpoint, node);
 800af6a:	69fb      	ldr	r3, [r7, #28]
 800af6c:	3b34      	subs	r3, #52	; 0x34
 800af6e:	617b      	str	r3, [r7, #20]
		/* try to get by local address only */
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af76:	d006      	beq.n	800af86 <rpmsg_get_endpoint+0x36>
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af7c:	687a      	ldr	r2, [r7, #4]
 800af7e:	429a      	cmp	r2, r3
 800af80:	d101      	bne.n	800af86 <rpmsg_get_endpoint+0x36>
			return ept;
 800af82:	697b      	ldr	r3, [r7, #20]
 800af84:	e040      	b.n	800b008 <rpmsg_get_endpoint+0xb8>
		/* try to find match on local end remote address */
		if (addr == ept->addr && dest_addr == ept->dest_addr)
 800af86:	697b      	ldr	r3, [r7, #20]
 800af88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af8a:	687a      	ldr	r2, [r7, #4]
 800af8c:	429a      	cmp	r2, r3
 800af8e:	d106      	bne.n	800af9e <rpmsg_get_endpoint+0x4e>
 800af90:	697b      	ldr	r3, [r7, #20]
 800af92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af94:	683a      	ldr	r2, [r7, #0]
 800af96:	429a      	cmp	r2, r3
 800af98:	d101      	bne.n	800af9e <rpmsg_get_endpoint+0x4e>
			return ept;
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	e034      	b.n	800b008 <rpmsg_get_endpoint+0xb8>
		/* else use name service and destination address */
		if (name)
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d00c      	beq.n	800afbe <rpmsg_get_endpoint+0x6e>
			name_match = !strncmp(ept->name, name,
 800afa4:	697b      	ldr	r3, [r7, #20]
 800afa6:	2220      	movs	r2, #32
 800afa8:	68b9      	ldr	r1, [r7, #8]
 800afaa:	4618      	mov	r0, r3
 800afac:	f002 fdae 	bl	800db0c <strncmp>
 800afb0:	4603      	mov	r3, r0
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	bf0c      	ite	eq
 800afb6:	2301      	moveq	r3, #1
 800afb8:	2300      	movne	r3, #0
 800afba:	b2db      	uxtb	r3, r3
 800afbc:	61bb      	str	r3, [r7, #24]
					      sizeof(ept->name));
		if (!name || !name_match)
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d018      	beq.n	800aff6 <rpmsg_get_endpoint+0xa6>
 800afc4:	69bb      	ldr	r3, [r7, #24]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d015      	beq.n	800aff6 <rpmsg_get_endpoint+0xa6>
			continue;
		/* destination address is known, equal to ept remote address*/
		if (dest_addr != RPMSG_ADDR_ANY && ept->dest_addr == dest_addr)
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afd0:	d006      	beq.n	800afe0 <rpmsg_get_endpoint+0x90>
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afd6:	683a      	ldr	r2, [r7, #0]
 800afd8:	429a      	cmp	r2, r3
 800afda:	d101      	bne.n	800afe0 <rpmsg_get_endpoint+0x90>
			return ept;
 800afdc:	697b      	ldr	r3, [r7, #20]
 800afde:	e013      	b.n	800b008 <rpmsg_get_endpoint+0xb8>
		/* ept is registered but not associated to remote ept*/
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afe6:	d107      	bne.n	800aff8 <rpmsg_get_endpoint+0xa8>
 800afe8:	697b      	ldr	r3, [r7, #20]
 800afea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aff0:	d102      	bne.n	800aff8 <rpmsg_get_endpoint+0xa8>
			return ept;
 800aff2:	697b      	ldr	r3, [r7, #20]
 800aff4:	e008      	b.n	800b008 <rpmsg_get_endpoint+0xb8>
			continue;
 800aff6:	bf00      	nop
	metal_list_for_each(&rdev->endpoints, node) {
 800aff8:	69fb      	ldr	r3, [r7, #28]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	61fb      	str	r3, [r7, #28]
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	69fa      	ldr	r2, [r7, #28]
 800b002:	429a      	cmp	r2, r3
 800b004:	d1af      	bne.n	800af66 <rpmsg_get_endpoint+0x16>
	}
	return NULL;
 800b006:	2300      	movs	r3, #0
}
 800b008:	4618      	mov	r0, r3
 800b00a:	3720      	adds	r7, #32
 800b00c:	46bd      	mov	sp, r7
 800b00e:	bd80      	pop	{r7, pc}

0800b010 <rpmsg_unregister_endpoint>:

static void rpmsg_unregister_endpoint(struct rpmsg_endpoint *ept)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b084      	sub	sp, #16
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
	struct rpmsg_device *rdev;

	if (!ept)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d016      	beq.n	800b04c <rpmsg_unregister_endpoint+0x3c>
		return;

	rdev = ept->rdev;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6a1b      	ldr	r3, [r3, #32]
 800b022:	60fb      	str	r3, [r7, #12]

	if (ept->addr != RPMSG_ADDR_ANY)
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b02c:	d008      	beq.n	800b040 <rpmsg_unregister_endpoint+0x30>
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	f103 0048 	add.w	r0, r3, #72	; 0x48
				      ept->addr);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 800b038:	461a      	mov	r2, r3
 800b03a:	2180      	movs	r1, #128	; 0x80
 800b03c:	f7ff feec 	bl	800ae18 <rpmsg_release_address>
	metal_list_del(&ept->node);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	3334      	adds	r3, #52	; 0x34
 800b044:	4618      	mov	r0, r3
 800b046:	f7ff fe0f 	bl	800ac68 <metal_list_del>
 800b04a:	e000      	b.n	800b04e <rpmsg_unregister_endpoint+0x3e>
		return;
 800b04c:	bf00      	nop
}
 800b04e:	3710      	adds	r7, #16
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}

0800b054 <rpmsg_register_endpoint>:

int rpmsg_register_endpoint(struct rpmsg_device *rdev,
			    struct rpmsg_endpoint *ept)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b082      	sub	sp, #8
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
 800b05c:	6039      	str	r1, [r7, #0]
	ept->rdev = rdev;
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	687a      	ldr	r2, [r7, #4]
 800b062:	621a      	str	r2, [r3, #32]

	metal_list_add_tail(&rdev->endpoints, &ept->node);
 800b064:	687a      	ldr	r2, [r7, #4]
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	3334      	adds	r3, #52	; 0x34
 800b06a:	4619      	mov	r1, r3
 800b06c:	4610      	mov	r0, r2
 800b06e:	f7ff fdee 	bl	800ac4e <metal_list_add_tail>
	return RPMSG_SUCCESS;
 800b072:	2300      	movs	r3, #0
}
 800b074:	4618      	mov	r0, r3
 800b076:	3708      	adds	r7, #8
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}

0800b07c <rpmsg_create_ept>:

int rpmsg_create_ept(struct rpmsg_endpoint *ept, struct rpmsg_device *rdev,
		     const char *name, uint32_t src, uint32_t dest,
		     rpmsg_ept_cb cb, rpmsg_ns_unbind_cb unbind_cb)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b088      	sub	sp, #32
 800b080:	af02      	add	r7, sp, #8
 800b082:	60f8      	str	r0, [r7, #12]
 800b084:	60b9      	str	r1, [r7, #8]
 800b086:	607a      	str	r2, [r7, #4]
 800b088:	603b      	str	r3, [r7, #0]
	int status;
	uint32_t addr = src;
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	613b      	str	r3, [r7, #16]

	if (!ept)
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d101      	bne.n	800b098 <rpmsg_create_ept+0x1c>
		return RPMSG_ERR_PARAM;
 800b094:	4b37      	ldr	r3, [pc, #220]	; (800b174 <rpmsg_create_ept+0xf8>)
 800b096:	e068      	b.n	800b16a <rpmsg_create_ept+0xee>

	metal_mutex_acquire(&rdev->lock);
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	3358      	adds	r3, #88	; 0x58
 800b09c:	4618      	mov	r0, r3
 800b09e:	f7ff fda6 	bl	800abee <metal_mutex_acquire>
	if (src != RPMSG_ADDR_ANY) {
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0a8:	d018      	beq.n	800b0dc <rpmsg_create_ept+0x60>
		status = rpmsg_is_address_set(rdev->bitmap,
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	3348      	adds	r3, #72	; 0x48
 800b0ae:	683a      	ldr	r2, [r7, #0]
 800b0b0:	2180      	movs	r1, #128	; 0x80
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f7ff fec2 	bl	800ae3c <rpmsg_is_address_set>
 800b0b8:	6178      	str	r0, [r7, #20]
					      RPMSG_ADDR_BMP_SIZE, src);
		if (!status) {
 800b0ba:	697b      	ldr	r3, [r7, #20]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d107      	bne.n	800b0d0 <rpmsg_create_ept+0x54>
			/* Mark the address as used in the address bitmap. */
			rpmsg_set_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	3348      	adds	r3, #72	; 0x48
 800b0c4:	683a      	ldr	r2, [r7, #0]
 800b0c6:	2180      	movs	r1, #128	; 0x80
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7ff fecf 	bl	800ae6c <rpmsg_set_address>
 800b0ce:	e00c      	b.n	800b0ea <rpmsg_create_ept+0x6e>
					  src);
		} else if (status > 0) {
 800b0d0:	697b      	ldr	r3, [r7, #20]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	dd40      	ble.n	800b158 <rpmsg_create_ept+0xdc>
			status = RPMSG_SUCCESS;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	617b      	str	r3, [r7, #20]
			goto ret_status;
 800b0da:	e040      	b.n	800b15e <rpmsg_create_ept+0xe2>
		} else {
			goto ret_status;
		}
	} else {
		addr = rpmsg_get_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE);
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	3348      	adds	r3, #72	; 0x48
 800b0e0:	2180      	movs	r1, #128	; 0x80
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f7ff fe79 	bl	800adda <rpmsg_get_address>
 800b0e8:	6138      	str	r0, [r7, #16]
	}

	rpmsg_init_ept(ept, name, addr, dest, cb, unbind_cb);
 800b0ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ec:	9301      	str	r3, [sp, #4]
 800b0ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0f0:	9300      	str	r3, [sp, #0]
 800b0f2:	6a3b      	ldr	r3, [r7, #32]
 800b0f4:	693a      	ldr	r2, [r7, #16]
 800b0f6:	6879      	ldr	r1, [r7, #4]
 800b0f8:	68f8      	ldr	r0, [r7, #12]
 800b0fa:	f7ff fe51 	bl	800ada0 <rpmsg_init_ept>

	status = rpmsg_register_endpoint(rdev, ept);
 800b0fe:	68f9      	ldr	r1, [r7, #12]
 800b100:	68b8      	ldr	r0, [r7, #8]
 800b102:	f7ff ffa7 	bl	800b054 <rpmsg_register_endpoint>
 800b106:	6178      	str	r0, [r7, #20]
	if (status < 0)
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	da06      	bge.n	800b11c <rpmsg_create_ept+0xa0>
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE, addr);
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	3348      	adds	r3, #72	; 0x48
 800b112:	693a      	ldr	r2, [r7, #16]
 800b114:	2180      	movs	r1, #128	; 0x80
 800b116:	4618      	mov	r0, r3
 800b118:	f7ff fe7e 	bl	800ae18 <rpmsg_release_address>

	if (!status  && ept->dest_addr == RPMSG_ADDR_ANY) {
 800b11c:	697b      	ldr	r3, [r7, #20]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d11c      	bne.n	800b15c <rpmsg_create_ept+0xe0>
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b12a:	d117      	bne.n	800b15c <rpmsg_create_ept+0xe0>
		/* Send NS announcement to remote processor */
		metal_mutex_release(&rdev->lock);
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	3358      	adds	r3, #88	; 0x58
 800b130:	4618      	mov	r0, r3
 800b132:	f7ff fd67 	bl	800ac04 <metal_mutex_release>
		status = rpmsg_send_ns_message(ept, RPMSG_NS_CREATE);
 800b136:	2100      	movs	r1, #0
 800b138:	68f8      	ldr	r0, [r7, #12]
 800b13a:	f7ff fee1 	bl	800af00 <rpmsg_send_ns_message>
 800b13e:	6178      	str	r0, [r7, #20]
		metal_mutex_acquire(&rdev->lock);
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	3358      	adds	r3, #88	; 0x58
 800b144:	4618      	mov	r0, r3
 800b146:	f7ff fd52 	bl	800abee <metal_mutex_acquire>
		if (status)
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d005      	beq.n	800b15c <rpmsg_create_ept+0xe0>
			rpmsg_unregister_endpoint(ept);
 800b150:	68f8      	ldr	r0, [r7, #12]
 800b152:	f7ff ff5d 	bl	800b010 <rpmsg_unregister_endpoint>
 800b156:	e002      	b.n	800b15e <rpmsg_create_ept+0xe2>
			goto ret_status;
 800b158:	bf00      	nop
 800b15a:	e000      	b.n	800b15e <rpmsg_create_ept+0xe2>
	}

ret_status:
 800b15c:	bf00      	nop
	metal_mutex_release(&rdev->lock);
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	3358      	adds	r3, #88	; 0x58
 800b162:	4618      	mov	r0, r3
 800b164:	f7ff fd4e 	bl	800ac04 <metal_mutex_release>
	return status;
 800b168:	697b      	ldr	r3, [r7, #20]
}
 800b16a:	4618      	mov	r0, r3
 800b16c:	3718      	adds	r7, #24
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}
 800b172:	bf00      	nop
 800b174:	fffff82d 	.word	0xfffff82d

0800b178 <__metal_cache_invalidate>:
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b082      	sub	sp, #8
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
 800b180:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
 800b182:	6839      	ldr	r1, [r7, #0]
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f000 fcc2 	bl	800bb0e <metal_machine_cache_invalidate>
}
 800b18a:	bf00      	nop
 800b18c:	3708      	adds	r7, #8
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}

0800b192 <metal_cache_invalidate>:
{
 800b192:	b580      	push	{r7, lr}
 800b194:	b082      	sub	sp, #8
 800b196:	af00      	add	r7, sp, #0
 800b198:	6078      	str	r0, [r7, #4]
 800b19a:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
 800b19c:	6839      	ldr	r1, [r7, #0]
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f7ff ffea 	bl	800b178 <__metal_cache_invalidate>
}
 800b1a4:	bf00      	nop
 800b1a6:	3708      	adds	r7, #8
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}

0800b1ac <__metal_sleep_usec>:
#ifdef __cplusplus
extern "C" {
#endif

static inline int __metal_sleep_usec(unsigned int usec)
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b083      	sub	sp, #12
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
	metal_unused(usec);
	/* Fix me */
	return 0;
 800b1b4:	2300      	movs	r3, #0
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	370c      	adds	r7, #12
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c0:	4770      	bx	lr

0800b1c2 <metal_sleep_usec>:
 *
 * @param[in]  usec      microsecond intervals
 * @return     0 on success, non-zero for failures
 */
static inline int metal_sleep_usec(unsigned int usec)
{
 800b1c2:	b580      	push	{r7, lr}
 800b1c4:	b082      	sub	sp, #8
 800b1c6:	af00      	add	r7, sp, #0
 800b1c8:	6078      	str	r0, [r7, #4]
	return __metal_sleep_usec(usec);
 800b1ca:	6878      	ldr	r0, [r7, #4]
 800b1cc:	f7ff ffee 	bl	800b1ac <__metal_sleep_usec>
 800b1d0:	4603      	mov	r3, r0
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	3708      	adds	r7, #8
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}

0800b1da <metal_list_init>:
{
 800b1da:	b480      	push	{r7}
 800b1dc:	b083      	sub	sp, #12
 800b1de:	af00      	add	r7, sp, #0
 800b1e0:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	687a      	ldr	r2, [r7, #4]
 800b1e6:	605a      	str	r2, [r3, #4]
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	685a      	ldr	r2, [r3, #4]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	601a      	str	r2, [r3, #0]
}
 800b1f0:	bf00      	nop
 800b1f2:	370c      	adds	r7, #12
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fa:	4770      	bx	lr

0800b1fc <metal_io_virt_to_offset>:
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b085      	sub	sp, #20
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	6039      	str	r1, [r7, #0]
	size_t offset = (uint8_t *)virt - (uint8_t *)io->virt;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	683a      	ldr	r2, [r7, #0]
 800b20c:	1ad3      	subs	r3, r2, r3
 800b20e:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	689b      	ldr	r3, [r3, #8]
 800b214:	68fa      	ldr	r2, [r7, #12]
 800b216:	429a      	cmp	r2, r3
 800b218:	d201      	bcs.n	800b21e <metal_io_virt_to_offset+0x22>
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	e001      	b.n	800b222 <metal_io_virt_to_offset+0x26>
 800b21e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b222:	4618      	mov	r0, r3
 800b224:	3714      	adds	r7, #20
 800b226:	46bd      	mov	sp, r7
 800b228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22c:	4770      	bx	lr

0800b22e <__metal_mutex_init>:
{
 800b22e:	b480      	push	{r7}
 800b230:	b085      	sub	sp, #20
 800b232:	af00      	add	r7, sp, #0
 800b234:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, 0);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	60fb      	str	r3, [r7, #12]
 800b23a:	2300      	movs	r3, #0
 800b23c:	60bb      	str	r3, [r7, #8]
 800b23e:	68bb      	ldr	r3, [r7, #8]
 800b240:	461a      	mov	r2, r3
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	f3bf 8f5b 	dmb	ish
 800b248:	601a      	str	r2, [r3, #0]
 800b24a:	f3bf 8f5b 	dmb	ish
}
 800b24e:	bf00      	nop
 800b250:	3714      	adds	r7, #20
 800b252:	46bd      	mov	sp, r7
 800b254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b258:	4770      	bx	lr

0800b25a <__metal_mutex_acquire>:
{
 800b25a:	b480      	push	{r7}
 800b25c:	b083      	sub	sp, #12
 800b25e:	af00      	add	r7, sp, #0
 800b260:	6078      	str	r0, [r7, #4]
	while (atomic_flag_test_and_set(&mutex->w)) {
 800b262:	bf00      	nop
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2201      	movs	r2, #1
 800b268:	4611      	mov	r1, r2
 800b26a:	f3bf 8f5b 	dmb	ish
 800b26e:	e8d3 2f4f 	ldrexb	r2, [r3]
 800b272:	e8c3 1f40 	strexb	r0, r1, [r3]
 800b276:	2800      	cmp	r0, #0
 800b278:	d1f9      	bne.n	800b26e <__metal_mutex_acquire+0x14>
 800b27a:	f3bf 8f5b 	dmb	ish
 800b27e:	b2d3      	uxtb	r3, r2
 800b280:	2b00      	cmp	r3, #0
 800b282:	d1ef      	bne.n	800b264 <__metal_mutex_acquire+0xa>
}
 800b284:	bf00      	nop
 800b286:	bf00      	nop
 800b288:	370c      	adds	r7, #12
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr

0800b292 <__metal_mutex_release>:
{
 800b292:	b480      	push	{r7}
 800b294:	b083      	sub	sp, #12
 800b296:	af00      	add	r7, sp, #0
 800b298:	6078      	str	r0, [r7, #4]
	atomic_flag_clear(&mutex->w);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f3bf 8f5b 	dmb	ish
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	701a      	strb	r2, [r3, #0]
 800b2a4:	f3bf 8f5b 	dmb	ish
}
 800b2a8:	bf00      	nop
 800b2aa:	370c      	adds	r7, #12
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr

0800b2b4 <metal_mutex_init>:
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b082      	sub	sp, #8
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
	__metal_mutex_init(mutex);
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f7ff ffb6 	bl	800b22e <__metal_mutex_init>
}
 800b2c2:	bf00      	nop
 800b2c4:	3708      	adds	r7, #8
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}

0800b2ca <metal_mutex_acquire>:
{
 800b2ca:	b580      	push	{r7, lr}
 800b2cc:	b082      	sub	sp, #8
 800b2ce:	af00      	add	r7, sp, #0
 800b2d0:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
 800b2d2:	6878      	ldr	r0, [r7, #4]
 800b2d4:	f7ff ffc1 	bl	800b25a <__metal_mutex_acquire>
}
 800b2d8:	bf00      	nop
 800b2da:	3708      	adds	r7, #8
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}

0800b2e0 <metal_mutex_release>:
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b082      	sub	sp, #8
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f7ff ffd2 	bl	800b292 <__metal_mutex_release>
}
 800b2ee:	bf00      	nop
 800b2f0:	3708      	adds	r7, #8
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}

0800b2f6 <rpmsg_init_ept>:
{
 800b2f6:	b580      	push	{r7, lr}
 800b2f8:	b084      	sub	sp, #16
 800b2fa:	af00      	add	r7, sp, #0
 800b2fc:	60f8      	str	r0, [r7, #12]
 800b2fe:	60b9      	str	r1, [r7, #8]
 800b300:	607a      	str	r2, [r7, #4]
 800b302:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name, sizeof(ept->name));
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	2220      	movs	r2, #32
 800b308:	68b9      	ldr	r1, [r7, #8]
 800b30a:	4618      	mov	r0, r3
 800b30c:	f002 fc10 	bl	800db30 <strncpy>
	ept->addr = src;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	687a      	ldr	r2, [r7, #4]
 800b314:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	683a      	ldr	r2, [r7, #0]
 800b31a:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	69ba      	ldr	r2, [r7, #24]
 800b320:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	69fa      	ldr	r2, [r7, #28]
 800b326:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b328:	bf00      	nop
 800b32a:	3710      	adds	r7, #16
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}

0800b330 <rpmsg_virtio_get_role>:

#define RPMSG_REMOTE	VIRTIO_DEV_SLAVE
#define RPMSG_MASTER	VIRTIO_DEV_MASTER
static inline unsigned int
	rpmsg_virtio_get_role(struct rpmsg_virtio_device *rvdev)
{
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->role;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b33c:	699b      	ldr	r3, [r3, #24]
}
 800b33e:	4618      	mov	r0, r3
 800b340:	370c      	adds	r7, #12
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr

0800b34a <rpmsg_virtio_set_status>:

static inline void rpmsg_virtio_set_status(struct rpmsg_virtio_device *rvdev,
					   uint8_t status)
{
 800b34a:	b580      	push	{r7, lr}
 800b34c:	b082      	sub	sp, #8
 800b34e:	af00      	add	r7, sp, #0
 800b350:	6078      	str	r0, [r7, #4]
 800b352:	460b      	mov	r3, r1
 800b354:	70fb      	strb	r3, [r7, #3]
	rvdev->vdev->func->set_status(rvdev->vdev, status);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b35a:	6a1b      	ldr	r3, [r3, #32]
 800b35c:	685b      	ldr	r3, [r3, #4]
 800b35e:	687a      	ldr	r2, [r7, #4]
 800b360:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800b362:	78f9      	ldrb	r1, [r7, #3]
 800b364:	4610      	mov	r0, r2
 800b366:	4798      	blx	r3
}
 800b368:	bf00      	nop
 800b36a:	3708      	adds	r7, #8
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}

0800b370 <rpmsg_virtio_get_status>:

static inline uint8_t rpmsg_virtio_get_status(struct rpmsg_virtio_device *rvdev)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b082      	sub	sp, #8
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_status(rvdev->vdev);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b37c:	6a1b      	ldr	r3, [r3, #32]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	687a      	ldr	r2, [r7, #4]
 800b382:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800b384:	4610      	mov	r0, r2
 800b386:	4798      	blx	r3
 800b388:	4603      	mov	r3, r0
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3708      	adds	r7, #8
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <rpmsg_virtio_get_features>:

static inline uint32_t
	rpmsg_virtio_get_features(struct rpmsg_virtio_device *rvdev)
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b082      	sub	sp, #8
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_features(rvdev->vdev);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b39e:	6a1b      	ldr	r3, [r3, #32]
 800b3a0:	689b      	ldr	r3, [r3, #8]
 800b3a2:	687a      	ldr	r2, [r7, #4]
 800b3a4:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800b3a6:	4610      	mov	r0, r2
 800b3a8:	4798      	blx	r3
 800b3aa:	4603      	mov	r3, r0
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3708      	adds	r7, #8
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}

0800b3b4 <rpmsg_virtio_create_virtqueues>:
static inline int
	rpmsg_virtio_create_virtqueues(struct rpmsg_virtio_device *rvdev,
				       int flags, unsigned int nvqs,
				       const char *names[],
				       vq_callback * callbacks[])
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b086      	sub	sp, #24
 800b3b8:	af02      	add	r7, sp, #8
 800b3ba:	60f8      	str	r0, [r7, #12]
 800b3bc:	60b9      	str	r1, [r7, #8]
 800b3be:	607a      	str	r2, [r7, #4]
 800b3c0:	603b      	str	r3, [r7, #0]
	return virtio_create_virtqueues(rvdev->vdev, flags, nvqs, names,
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	6e58      	ldr	r0, [r3, #100]	; 0x64
 800b3c6:	68b9      	ldr	r1, [r7, #8]
 800b3c8:	69bb      	ldr	r3, [r7, #24]
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	687a      	ldr	r2, [r7, #4]
 800b3d0:	f000 fbf2 	bl	800bbb8 <virtio_create_virtqueues>
 800b3d4:	4603      	mov	r3, r0
					callbacks);
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	3710      	adds	r7, #16
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}

0800b3de <rpmsg_get_ept_from_addr>:
int rpmsg_register_endpoint(struct rpmsg_device *rdev,
			    struct rpmsg_endpoint *ept);

static inline struct rpmsg_endpoint *
rpmsg_get_ept_from_addr(struct rpmsg_device *rdev, uint32_t addr)
{
 800b3de:	b580      	push	{r7, lr}
 800b3e0:	b082      	sub	sp, #8
 800b3e2:	af00      	add	r7, sp, #0
 800b3e4:	6078      	str	r0, [r7, #4]
 800b3e6:	6039      	str	r1, [r7, #0]
	return rpmsg_get_endpoint(rdev, NULL, addr, RPMSG_ADDR_ANY);
 800b3e8:	f04f 33ff 	mov.w	r3, #4294967295
 800b3ec:	683a      	ldr	r2, [r7, #0]
 800b3ee:	2100      	movs	r1, #0
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	f7ff fdad 	bl	800af50 <rpmsg_get_endpoint>
 800b3f6:	4603      	mov	r3, r0
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3708      	adds	r7, #8
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}

0800b400 <rpmsg_virtio_shm_pool_get_buffer>:

#ifndef VIRTIO_SLAVE_ONLY
metal_weak void *
rpmsg_virtio_shm_pool_get_buffer(struct rpmsg_virtio_shm_pool *shpool,
				 size_t size)
{
 800b400:	b480      	push	{r7}
 800b402:	b085      	sub	sp, #20
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
 800b408:	6039      	str	r1, [r7, #0]
	void *buffer;

	if (shpool->avail < size)
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	685b      	ldr	r3, [r3, #4]
 800b40e:	683a      	ldr	r2, [r7, #0]
 800b410:	429a      	cmp	r2, r3
 800b412:	d901      	bls.n	800b418 <rpmsg_virtio_shm_pool_get_buffer+0x18>
		return NULL;
 800b414:	2300      	movs	r3, #0
 800b416:	e00f      	b.n	800b438 <rpmsg_virtio_shm_pool_get_buffer+0x38>
	buffer =  (void *)((char *)shpool->base + shpool->size - shpool->avail);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681a      	ldr	r2, [r3, #0]
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6899      	ldr	r1, [r3, #8]
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	685b      	ldr	r3, [r3, #4]
 800b424:	1acb      	subs	r3, r1, r3
 800b426:	4413      	add	r3, r2
 800b428:	60fb      	str	r3, [r7, #12]
	shpool->avail -= size;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	685a      	ldr	r2, [r3, #4]
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	1ad2      	subs	r2, r2, r3
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	605a      	str	r2, [r3, #4]

	return buffer;
 800b436:	68fb      	ldr	r3, [r7, #12]
}
 800b438:	4618      	mov	r0, r3
 800b43a:	3714      	adds	r7, #20
 800b43c:	46bd      	mov	sp, r7
 800b43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b442:	4770      	bx	lr

0800b444 <rpmsg_virtio_init_shm_pool>:
#endif /*!VIRTIO_SLAVE_ONLY*/

void rpmsg_virtio_init_shm_pool(struct rpmsg_virtio_shm_pool *shpool,
				void *shb, size_t size)
{
 800b444:	b480      	push	{r7}
 800b446:	b085      	sub	sp, #20
 800b448:	af00      	add	r7, sp, #0
 800b44a:	60f8      	str	r0, [r7, #12]
 800b44c:	60b9      	str	r1, [r7, #8]
 800b44e:	607a      	str	r2, [r7, #4]
	if (!shpool)
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d01d      	beq.n	800b492 <rpmsg_virtio_init_shm_pool+0x4e>
		return;
	shpool->base = shb;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	68ba      	ldr	r2, [r7, #8]
 800b45a:	601a      	str	r2, [r3, #0]
	shpool->size = WORD_ALIGN(size);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f003 0303 	and.w	r3, r3, #3
 800b462:	2b00      	cmp	r3, #0
 800b464:	d004      	beq.n	800b470 <rpmsg_virtio_init_shm_pool+0x2c>
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f023 0303 	bic.w	r3, r3, #3
 800b46c:	3304      	adds	r3, #4
 800b46e:	e000      	b.n	800b472 <rpmsg_virtio_init_shm_pool+0x2e>
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	68fa      	ldr	r2, [r7, #12]
 800b474:	6093      	str	r3, [r2, #8]
	shpool->avail = WORD_ALIGN(size);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	f003 0303 	and.w	r3, r3, #3
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d004      	beq.n	800b48a <rpmsg_virtio_init_shm_pool+0x46>
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	f023 0303 	bic.w	r3, r3, #3
 800b486:	3304      	adds	r3, #4
 800b488:	e000      	b.n	800b48c <rpmsg_virtio_init_shm_pool+0x48>
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	68fa      	ldr	r2, [r7, #12]
 800b48e:	6053      	str	r3, [r2, #4]
 800b490:	e000      	b.n	800b494 <rpmsg_virtio_init_shm_pool+0x50>
		return;
 800b492:	bf00      	nop
}
 800b494:	3714      	adds	r7, #20
 800b496:	46bd      	mov	sp, r7
 800b498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49c:	4770      	bx	lr

0800b49e <rpmsg_virtio_return_buffer>:
 *
 */
static void rpmsg_virtio_return_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, unsigned long len,
				       unsigned short idx)
{
 800b49e:	b580      	push	{r7, lr}
 800b4a0:	b08a      	sub	sp, #40	; 0x28
 800b4a2:	af02      	add	r7, sp, #8
 800b4a4:	60f8      	str	r0, [r7, #12]
 800b4a6:	60b9      	str	r1, [r7, #8]
 800b4a8:	607a      	str	r2, [r7, #4]
 800b4aa:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 800b4ac:	68f8      	ldr	r0, [r7, #12]
 800b4ae:	f7ff ff3f 	bl	800b330 <rpmsg_virtio_get_role>
 800b4b2:	61f8      	str	r0, [r7, #28]
#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER) {
 800b4b4:	69fb      	ldr	r3, [r7, #28]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d10d      	bne.n	800b4d6 <rpmsg_virtio_return_buffer+0x38>
		struct virtqueue_buf vqbuf;

		(void)idx;
		/* Initialize buffer node */
		vqbuf.buf = buffer;
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	617b      	str	r3, [r7, #20]
		vqbuf.len = len;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	61bb      	str	r3, [r7, #24]
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800b4c6:	f107 0114 	add.w	r1, r7, #20
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	9300      	str	r3, [sp, #0]
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	f000 fcc0 	bl	800be56 <virtqueue_add_buffer>
	if (role == RPMSG_REMOTE) {
		(void)buffer;
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
	}
#endif /*VIRTIO_MASTER_ONLY*/
}
 800b4d6:	bf00      	nop
 800b4d8:	3720      	adds	r7, #32
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}

0800b4de <rpmsg_virtio_enqueue_buffer>:
 * @return - status of function execution
 */
static int rpmsg_virtio_enqueue_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, unsigned long len,
				       unsigned short idx)
{
 800b4de:	b580      	push	{r7, lr}
 800b4e0:	b08a      	sub	sp, #40	; 0x28
 800b4e2:	af02      	add	r7, sp, #8
 800b4e4:	60f8      	str	r0, [r7, #12]
 800b4e6:	60b9      	str	r1, [r7, #8]
 800b4e8:	607a      	str	r2, [r7, #4]
 800b4ea:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 800b4ec:	68f8      	ldr	r0, [r7, #12]
 800b4ee:	f7ff ff1f 	bl	800b330 <rpmsg_virtio_get_role>
 800b4f2:	61f8      	str	r0, [r7, #28]
#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER) {
 800b4f4:	69fb      	ldr	r3, [r7, #28]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d10f      	bne.n	800b51a <rpmsg_virtio_enqueue_buffer+0x3c>
		struct virtqueue_buf vqbuf;
		(void)idx;

		/* Initialize buffer node */
		vqbuf.buf = buffer;
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	617b      	str	r3, [r7, #20]
		vqbuf.len = len;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	61bb      	str	r3, [r7, #24]
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 0, 1, buffer);
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800b506:	f107 0114 	add.w	r1, r7, #20
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	9300      	str	r3, [sp, #0]
 800b50e:	2301      	movs	r3, #1
 800b510:	2200      	movs	r2, #0
 800b512:	f000 fca0 	bl	800be56 <virtqueue_add_buffer>
 800b516:	4603      	mov	r3, r0
 800b518:	e000      	b.n	800b51c <rpmsg_virtio_enqueue_buffer+0x3e>
	if (role == RPMSG_REMOTE) {
		(void)buffer;
		return virtqueue_add_consumed_buffer(rvdev->svq, idx, len);
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	return 0;
 800b51a:	2300      	movs	r3, #0
}
 800b51c:	4618      	mov	r0, r3
 800b51e:	3720      	adds	r7, #32
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}

0800b524 <rpmsg_virtio_get_tx_buffer>:
 * return - pointer to buffer.
 */
static void *rpmsg_virtio_get_tx_buffer(struct rpmsg_virtio_device *rvdev,
					unsigned long *len,
					unsigned short *idx)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b086      	sub	sp, #24
 800b528:	af00      	add	r7, sp, #0
 800b52a:	60f8      	str	r0, [r7, #12]
 800b52c:	60b9      	str	r1, [r7, #8]
 800b52e:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 800b530:	68f8      	ldr	r0, [r7, #12]
 800b532:	f7ff fefd 	bl	800b330 <rpmsg_virtio_get_role>
 800b536:	6138      	str	r0, [r7, #16]
	void *data = NULL;
 800b538:	2300      	movs	r3, #0
 800b53a:	617b      	str	r3, [r7, #20]

#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER) {
 800b53c:	693b      	ldr	r3, [r7, #16]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d116      	bne.n	800b570 <rpmsg_virtio_get_tx_buffer+0x4c>
		data = virtqueue_get_buffer(rvdev->svq, (uint32_t *)len, idx);
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b546:	687a      	ldr	r2, [r7, #4]
 800b548:	68b9      	ldr	r1, [r7, #8]
 800b54a:	4618      	mov	r0, r3
 800b54c:	f000 fcc7 	bl	800bede <virtqueue_get_buffer>
 800b550:	6178      	str	r0, [r7, #20]
		if (data == NULL) {
 800b552:	697b      	ldr	r3, [r7, #20]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d10b      	bne.n	800b570 <rpmsg_virtio_get_tx_buffer+0x4c>
			data = rpmsg_virtio_shm_pool_get_buffer(rvdev->shpool,
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b55c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b560:	4618      	mov	r0, r3
 800b562:	f7ff ff4d 	bl	800b400 <rpmsg_virtio_shm_pool_get_buffer>
 800b566:	6178      	str	r0, [r7, #20]
							RPMSG_BUFFER_SIZE);
			*len = RPMSG_BUFFER_SIZE;
 800b568:	68bb      	ldr	r3, [r7, #8]
 800b56a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b56e:	601a      	str	r2, [r3, #0]
		data = virtqueue_get_available_buffer(rvdev->svq, idx,
						      (uint32_t *)len);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return data;
 800b570:	697b      	ldr	r3, [r7, #20]
}
 800b572:	4618      	mov	r0, r3
 800b574:	3718      	adds	r7, #24
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}

0800b57a <rpmsg_virtio_get_rx_buffer>:
 *
 */
static void *rpmsg_virtio_get_rx_buffer(struct rpmsg_virtio_device *rvdev,
					unsigned long *len,
					unsigned short *idx)
{
 800b57a:	b580      	push	{r7, lr}
 800b57c:	b086      	sub	sp, #24
 800b57e:	af00      	add	r7, sp, #0
 800b580:	60f8      	str	r0, [r7, #12]
 800b582:	60b9      	str	r1, [r7, #8]
 800b584:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 800b586:	68f8      	ldr	r0, [r7, #12]
 800b588:	f7ff fed2 	bl	800b330 <rpmsg_virtio_get_role>
 800b58c:	6138      	str	r0, [r7, #16]
	void *data = NULL;
 800b58e:	2300      	movs	r3, #0
 800b590:	617b      	str	r3, [r7, #20]

#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER) {
 800b592:	693b      	ldr	r3, [r7, #16]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d107      	bne.n	800b5a8 <rpmsg_virtio_get_rx_buffer+0x2e>
		data = virtqueue_get_buffer(rvdev->rvq, (uint32_t *)len, idx);
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b59c:	687a      	ldr	r2, [r7, #4]
 800b59e:	68b9      	ldr	r1, [r7, #8]
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f000 fc9c 	bl	800bede <virtqueue_get_buffer>
 800b5a6:	6178      	str	r0, [r7, #20]
		    virtqueue_get_available_buffer(rvdev->rvq, idx,
						   (uint32_t *)len);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	if (data) {
 800b5a8:	697b      	ldr	r3, [r7, #20]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d005      	beq.n	800b5ba <rpmsg_virtio_get_rx_buffer+0x40>
		/* FIX ME: library should not worry about if it needs
		 * to flush/invalidate cache, it is shared memory.
		 * The shared memory should be mapped properly before
		 * using it.
		 */
		metal_cache_invalidate(data, (unsigned int)(*len));
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	4619      	mov	r1, r3
 800b5b4:	6978      	ldr	r0, [r7, #20]
 800b5b6:	f7ff fdec 	bl	800b192 <metal_cache_invalidate>
	}

	return data;
 800b5ba:	697b      	ldr	r3, [r7, #20]
}
 800b5bc:	4618      	mov	r0, r3
 800b5be:	3718      	adds	r7, #24
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	bd80      	pop	{r7, pc}

0800b5c4 <_rpmsg_virtio_get_buffer_size>:
 *
 * @return - buffer size
 *
 */
static int _rpmsg_virtio_get_buffer_size(struct rpmsg_virtio_device *rvdev)
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b084      	sub	sp, #16
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 800b5cc:	6878      	ldr	r0, [r7, #4]
 800b5ce:	f7ff feaf 	bl	800b330 <rpmsg_virtio_get_role>
 800b5d2:	60b8      	str	r0, [r7, #8]
	int length = 0;
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	60fb      	str	r3, [r7, #12]

#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER) {
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d102      	bne.n	800b5e4 <_rpmsg_virtio_get_buffer_size+0x20>
		/*
		 * If device role is Remote then buffers are provided by us
		 * (RPMSG Master), so just provide the macro.
		 */
		length = RPMSG_BUFFER_SIZE - sizeof(struct rpmsg_hdr);
 800b5de:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 800b5e2:	60fb      	str	r3, [r7, #12]
		    (int)virtqueue_get_desc_size(rvdev->svq) -
		    sizeof(struct rpmsg_hdr);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return length;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3710      	adds	r7, #16
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}
	...

0800b5f0 <rpmsg_virtio_send_offchannel_raw>:
 */
static int rpmsg_virtio_send_offchannel_raw(struct rpmsg_device *rdev,
					    uint32_t src, uint32_t dst,
					    const void *data,
					    int size, int wait)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b090      	sub	sp, #64	; 0x40
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	60b9      	str	r1, [r7, #8]
 800b5fa:	607a      	str	r2, [r7, #4]
 800b5fc:	603b      	str	r3, [r7, #0]
	struct rpmsg_virtio_device *rvdev;
	struct rpmsg_hdr rp_hdr;
	void *buffer = NULL;
 800b5fe:	2300      	movs	r3, #0
 800b600:	63fb      	str	r3, [r7, #60]	; 0x3c
	unsigned short idx;
	int tick_count = 0;
 800b602:	2300      	movs	r3, #0
 800b604:	63bb      	str	r3, [r7, #56]	; 0x38
	unsigned long buff_len;
	int status;
	struct metal_io_region *io;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	637b      	str	r3, [r7, #52]	; 0x34

	status = rpmsg_virtio_get_status(rvdev);
 800b60a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b60c:	f7ff feb0 	bl	800b370 <rpmsg_virtio_get_status>
 800b610:	4603      	mov	r3, r0
 800b612:	633b      	str	r3, [r7, #48]	; 0x30
	/* Validate device state */
	if (!(status & VIRTIO_CONFIG_STATUS_DRIVER_OK)) {
 800b614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b616:	f003 0304 	and.w	r3, r3, #4
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d101      	bne.n	800b622 <rpmsg_virtio_send_offchannel_raw+0x32>
		return RPMSG_ERR_DEV_STATE;
 800b61e:	4b45      	ldr	r3, [pc, #276]	; (800b734 <rpmsg_virtio_send_offchannel_raw+0x144>)
 800b620:	e083      	b.n	800b72a <rpmsg_virtio_send_offchannel_raw+0x13a>
	}

	if (wait)
 800b622:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b624:	2b00      	cmp	r3, #0
 800b626:	d003      	beq.n	800b630 <rpmsg_virtio_send_offchannel_raw+0x40>
		tick_count = RPMSG_TICK_COUNT / RPMSG_TICKS_PER_INTERVAL;
 800b628:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800b62c:	63bb      	str	r3, [r7, #56]	; 0x38
 800b62e:	e001      	b.n	800b634 <rpmsg_virtio_send_offchannel_raw+0x44>
	else
		tick_count = 0;
 800b630:	2300      	movs	r3, #0
 800b632:	63bb      	str	r3, [r7, #56]	; 0x38

	while (1) {
		int avail_size;

		/* Lock the device to enable exclusive access to virtqueues */
		metal_mutex_acquire(&rdev->lock);
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	3358      	adds	r3, #88	; 0x58
 800b638:	4618      	mov	r0, r3
 800b63a:	f7ff fe46 	bl	800b2ca <metal_mutex_acquire>
		avail_size = _rpmsg_virtio_get_buffer_size(rvdev);
 800b63e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b640:	f7ff ffc0 	bl	800b5c4 <_rpmsg_virtio_get_buffer_size>
 800b644:	62f8      	str	r0, [r7, #44]	; 0x2c
		if (size <= avail_size)
 800b646:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b64a:	429a      	cmp	r2, r3
 800b64c:	dc08      	bgt.n	800b660 <rpmsg_virtio_send_offchannel_raw+0x70>
			buffer = rpmsg_virtio_get_tx_buffer(rvdev, &buff_len,
 800b64e:	f107 0216 	add.w	r2, r7, #22
 800b652:	f107 0310 	add.w	r3, r7, #16
 800b656:	4619      	mov	r1, r3
 800b658:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b65a:	f7ff ff63 	bl	800b524 <rpmsg_virtio_get_tx_buffer>
 800b65e:	63f8      	str	r0, [r7, #60]	; 0x3c
							    &idx);
		metal_mutex_release(&rdev->lock);
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	3358      	adds	r3, #88	; 0x58
 800b664:	4618      	mov	r0, r3
 800b666:	f7ff fe3b 	bl	800b2e0 <metal_mutex_release>
		if (buffer || !tick_count)
 800b66a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d10e      	bne.n	800b68e <rpmsg_virtio_send_offchannel_raw+0x9e>
 800b670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b672:	2b00      	cmp	r3, #0
 800b674:	d00b      	beq.n	800b68e <rpmsg_virtio_send_offchannel_raw+0x9e>
			break;
		if (avail_size != 0)
 800b676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d001      	beq.n	800b680 <rpmsg_virtio_send_offchannel_raw+0x90>
			return RPMSG_ERR_BUFF_SIZE;
 800b67c:	4b2e      	ldr	r3, [pc, #184]	; (800b738 <rpmsg_virtio_send_offchannel_raw+0x148>)
 800b67e:	e054      	b.n	800b72a <rpmsg_virtio_send_offchannel_raw+0x13a>
		metal_sleep_usec(RPMSG_TICKS_PER_INTERVAL);
 800b680:	200a      	movs	r0, #10
 800b682:	f7ff fd9e 	bl	800b1c2 <metal_sleep_usec>
		tick_count--;
 800b686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b688:	3b01      	subs	r3, #1
 800b68a:	63bb      	str	r3, [r7, #56]	; 0x38
	while (1) {
 800b68c:	e7d2      	b.n	800b634 <rpmsg_virtio_send_offchannel_raw+0x44>
	}
	if (!buffer)
 800b68e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b690:	2b00      	cmp	r3, #0
 800b692:	d101      	bne.n	800b698 <rpmsg_virtio_send_offchannel_raw+0xa8>
		return RPMSG_ERR_NO_BUFF;
 800b694:	4b29      	ldr	r3, [pc, #164]	; (800b73c <rpmsg_virtio_send_offchannel_raw+0x14c>)
 800b696:	e048      	b.n	800b72a <rpmsg_virtio_send_offchannel_raw+0x13a>

	/* Initialize RPMSG header. */
	rp_hdr.dst = dst;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	61fb      	str	r3, [r7, #28]
	rp_hdr.src = src;
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	61bb      	str	r3, [r7, #24]
	rp_hdr.len = size;
 800b6a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b6a2:	b29b      	uxth	r3, r3
 800b6a4:	84bb      	strh	r3, [r7, #36]	; 0x24
	rp_hdr.reserved = 0;
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	623b      	str	r3, [r7, #32]

	/* Copy data to rpmsg buffer. */
	io = rvdev->shbuf_io;
 800b6aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6ae:	62bb      	str	r3, [r7, #40]	; 0x28
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, buffer),
 800b6b0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b6b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b6b4:	f7ff fda2 	bl	800b1fc <metal_io_virt_to_offset>
 800b6b8:	4601      	mov	r1, r0
 800b6ba:	f107 0218 	add.w	r2, r7, #24
 800b6be:	2310      	movs	r3, #16
 800b6c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b6c2:	f7fe fdd8 	bl	800a276 <metal_io_block_write>
 800b6c6:	6338      	str	r0, [r7, #48]	; 0x30
				      &rp_hdr, sizeof(rp_hdr));
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\n");
 800b6c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ca:	2b10      	cmp	r3, #16
 800b6cc:	d000      	beq.n	800b6d0 <rpmsg_virtio_send_offchannel_raw+0xe0>
 800b6ce:	e7fe      	b.n	800b6ce <rpmsg_virtio_send_offchannel_raw+0xde>

	status = metal_io_block_write(io,
 800b6d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6d2:	3310      	adds	r3, #16
 800b6d4:	4619      	mov	r1, r3
 800b6d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b6d8:	f7ff fd90 	bl	800b1fc <metal_io_virt_to_offset>
 800b6dc:	4601      	mov	r1, r0
 800b6de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b6e0:	683a      	ldr	r2, [r7, #0]
 800b6e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b6e4:	f7fe fdc7 	bl	800a276 <metal_io_block_write>
 800b6e8:	6338      	str	r0, [r7, #48]	; 0x30
				      metal_io_virt_to_offset(io,
				      RPMSG_LOCATE_DATA(buffer)),
				      data, size);
	RPMSG_ASSERT(status == size, "failed to write buffer\n");
 800b6ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b6ee:	429a      	cmp	r2, r3
 800b6f0:	d000      	beq.n	800b6f4 <rpmsg_virtio_send_offchannel_raw+0x104>
 800b6f2:	e7fe      	b.n	800b6f2 <rpmsg_virtio_send_offchannel_raw+0x102>
	metal_mutex_acquire(&rdev->lock);
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	3358      	adds	r3, #88	; 0x58
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	f7ff fde6 	bl	800b2ca <metal_mutex_acquire>

	/* Enqueue buffer on virtqueue. */
	status = rpmsg_virtio_enqueue_buffer(rvdev, buffer, buff_len, idx);
 800b6fe:	693a      	ldr	r2, [r7, #16]
 800b700:	8afb      	ldrh	r3, [r7, #22]
 800b702:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b704:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b706:	f7ff feea 	bl	800b4de <rpmsg_virtio_enqueue_buffer>
 800b70a:	6338      	str	r0, [r7, #48]	; 0x30
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\n");
 800b70c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d000      	beq.n	800b714 <rpmsg_virtio_send_offchannel_raw+0x124>
 800b712:	e7fe      	b.n	800b712 <rpmsg_virtio_send_offchannel_raw+0x122>
	/* Let the other side know that there is a job to process. */
	virtqueue_kick(rvdev->svq);
 800b714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b716:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b718:	4618      	mov	r0, r3
 800b71a:	f000 fc5a 	bl	800bfd2 <virtqueue_kick>

	metal_mutex_release(&rdev->lock);
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	3358      	adds	r3, #88	; 0x58
 800b722:	4618      	mov	r0, r3
 800b724:	f7ff fddc 	bl	800b2e0 <metal_mutex_release>

	return size;
 800b728:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3740      	adds	r7, #64	; 0x40
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	fffff82c 	.word	0xfffff82c
 800b738:	fffff82b 	.word	0xfffff82b
 800b73c:	fffff82e 	.word	0xfffff82e

0800b740 <rpmsg_virtio_tx_callback>:
 * @param vq - pointer to virtqueue on which Tx is has been
 *             completed.
 *
 */
static void rpmsg_virtio_tx_callback(struct virtqueue *vq)
{
 800b740:	b480      	push	{r7}
 800b742:	b083      	sub	sp, #12
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
	(void)vq;
}
 800b748:	bf00      	nop
 800b74a:	370c      	adds	r7, #12
 800b74c:	46bd      	mov	sp, r7
 800b74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b752:	4770      	bx	lr

0800b754 <rpmsg_virtio_rx_callback>:
 *
 * @param vq - pointer to virtqueue on which messages is received
 *
 */
static void rpmsg_virtio_rx_callback(struct virtqueue *vq)
{
 800b754:	b590      	push	{r4, r7, lr}
 800b756:	b08d      	sub	sp, #52	; 0x34
 800b758:	af02      	add	r7, sp, #8
 800b75a:	6078      	str	r0, [r7, #4]
	struct virtio_device *vdev = vq->vq_dev;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	623b      	str	r3, [r7, #32]
	struct rpmsg_virtio_device *rvdev = vdev->priv;
 800b762:	6a3b      	ldr	r3, [r7, #32]
 800b764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b766:	61fb      	str	r3, [r7, #28]
	struct rpmsg_device *rdev = &rvdev->rdev;
 800b768:	69fb      	ldr	r3, [r7, #28]
 800b76a:	61bb      	str	r3, [r7, #24]
	struct rpmsg_hdr *rp_hdr;
	unsigned long len;
	unsigned short idx;
	int status;

	metal_mutex_acquire(&rdev->lock);
 800b76c:	69bb      	ldr	r3, [r7, #24]
 800b76e:	3358      	adds	r3, #88	; 0x58
 800b770:	4618      	mov	r0, r3
 800b772:	f7ff fdaa 	bl	800b2ca <metal_mutex_acquire>

	/* Process the received data from remote node */
	rp_hdr = (struct rpmsg_hdr *)rpmsg_virtio_get_rx_buffer(rvdev,
 800b776:	f107 020a 	add.w	r2, r7, #10
 800b77a:	f107 030c 	add.w	r3, r7, #12
 800b77e:	4619      	mov	r1, r3
 800b780:	69f8      	ldr	r0, [r7, #28]
 800b782:	f7ff fefa 	bl	800b57a <rpmsg_virtio_get_rx_buffer>
 800b786:	6278      	str	r0, [r7, #36]	; 0x24
								&len, &idx);

	metal_mutex_release(&rdev->lock);
 800b788:	69bb      	ldr	r3, [r7, #24]
 800b78a:	3358      	adds	r3, #88	; 0x58
 800b78c:	4618      	mov	r0, r3
 800b78e:	f7ff fda7 	bl	800b2e0 <metal_mutex_release>

	while (rp_hdr) {
 800b792:	e04c      	b.n	800b82e <rpmsg_virtio_rx_callback+0xda>
		/* Get the channel node from the remote device channels list. */
		metal_mutex_acquire(&rdev->lock);
 800b794:	69bb      	ldr	r3, [r7, #24]
 800b796:	3358      	adds	r3, #88	; 0x58
 800b798:	4618      	mov	r0, r3
 800b79a:	f7ff fd96 	bl	800b2ca <metal_mutex_acquire>
		ept = rpmsg_get_ept_from_addr(rdev, rp_hdr->dst);
 800b79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7a0:	685b      	ldr	r3, [r3, #4]
 800b7a2:	4619      	mov	r1, r3
 800b7a4:	69b8      	ldr	r0, [r7, #24]
 800b7a6:	f7ff fe1a 	bl	800b3de <rpmsg_get_ept_from_addr>
 800b7aa:	6178      	str	r0, [r7, #20]
		metal_mutex_release(&rdev->lock);
 800b7ac:	69bb      	ldr	r3, [r7, #24]
 800b7ae:	3358      	adds	r3, #88	; 0x58
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f7ff fd95 	bl	800b2e0 <metal_mutex_release>

		if (!ept)
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d03c      	beq.n	800b836 <rpmsg_virtio_rx_callback+0xe2>
			/* Fatal error no endpoint for the given dst addr. */
			return;

		if (ept->dest_addr == RPMSG_ADDR_ANY) {
 800b7bc:	697b      	ldr	r3, [r7, #20]
 800b7be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7c4:	d103      	bne.n	800b7ce <rpmsg_virtio_rx_callback+0x7a>
			/*
			 * First message received from the remote side,
			 * update channel destination address
			 */
			ept->dest_addr = rp_hdr->src;
 800b7c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7c8:	681a      	ldr	r2, [r3, #0]
 800b7ca:	697b      	ldr	r3, [r7, #20]
 800b7cc:	629a      	str	r2, [r3, #40]	; 0x28
		}
		status = ept->cb(ept, (void *)RPMSG_LOCATE_DATA(rp_hdr),
 800b7ce:	697b      	ldr	r3, [r7, #20]
 800b7d0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800b7d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7d4:	f103 0110 	add.w	r1, r3, #16
				   rp_hdr->len, ept->addr, ept->priv);
 800b7d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7da:	899b      	ldrh	r3, [r3, #12]
 800b7dc:	b29b      	uxth	r3, r3
		status = ept->cb(ept, (void *)RPMSG_LOCATE_DATA(rp_hdr),
 800b7de:	4618      	mov	r0, r3
 800b7e0:	697b      	ldr	r3, [r7, #20]
 800b7e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b7e4:	697b      	ldr	r3, [r7, #20]
 800b7e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7e8:	9300      	str	r3, [sp, #0]
 800b7ea:	4613      	mov	r3, r2
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	6978      	ldr	r0, [r7, #20]
 800b7f0:	47a0      	blx	r4
 800b7f2:	6138      	str	r0, [r7, #16]

		RPMSG_ASSERT(status == RPMSG_SUCCESS,
 800b7f4:	693b      	ldr	r3, [r7, #16]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d000      	beq.n	800b7fc <rpmsg_virtio_rx_callback+0xa8>
 800b7fa:	e7fe      	b.n	800b7fa <rpmsg_virtio_rx_callback+0xa6>
			     "unexpected callback status\n");
		metal_mutex_acquire(&rdev->lock);
 800b7fc:	69bb      	ldr	r3, [r7, #24]
 800b7fe:	3358      	adds	r3, #88	; 0x58
 800b800:	4618      	mov	r0, r3
 800b802:	f7ff fd62 	bl	800b2ca <metal_mutex_acquire>

		/* Return used buffers. */
		rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
 800b806:	68fa      	ldr	r2, [r7, #12]
 800b808:	897b      	ldrh	r3, [r7, #10]
 800b80a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b80c:	69f8      	ldr	r0, [r7, #28]
 800b80e:	f7ff fe46 	bl	800b49e <rpmsg_virtio_return_buffer>

		rp_hdr = (struct rpmsg_hdr *)
			 rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
 800b812:	f107 020a 	add.w	r2, r7, #10
 800b816:	f107 030c 	add.w	r3, r7, #12
 800b81a:	4619      	mov	r1, r3
 800b81c:	69f8      	ldr	r0, [r7, #28]
 800b81e:	f7ff feac 	bl	800b57a <rpmsg_virtio_get_rx_buffer>
 800b822:	6278      	str	r0, [r7, #36]	; 0x24
		metal_mutex_release(&rdev->lock);
 800b824:	69bb      	ldr	r3, [r7, #24]
 800b826:	3358      	adds	r3, #88	; 0x58
 800b828:	4618      	mov	r0, r3
 800b82a:	f7ff fd59 	bl	800b2e0 <metal_mutex_release>
	while (rp_hdr) {
 800b82e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b830:	2b00      	cmp	r3, #0
 800b832:	d1af      	bne.n	800b794 <rpmsg_virtio_rx_callback+0x40>
 800b834:	e000      	b.n	800b838 <rpmsg_virtio_rx_callback+0xe4>
			return;
 800b836:	bf00      	nop
	}
}
 800b838:	372c      	adds	r7, #44	; 0x2c
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd90      	pop	{r4, r7, pc}

0800b83e <rpmsg_virtio_ns_callback>:
#pragma push
#pragma O0
#endif
static int rpmsg_virtio_ns_callback(struct rpmsg_endpoint *ept, void *data,
				    size_t len, uint32_t src, void *priv)
{
 800b83e:	b580      	push	{r7, lr}
 800b840:	b092      	sub	sp, #72	; 0x48
 800b842:	af00      	add	r7, sp, #0
 800b844:	60f8      	str	r0, [r7, #12]
 800b846:	60b9      	str	r1, [r7, #8]
 800b848:	607a      	str	r2, [r7, #4]
 800b84a:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev = ept->rdev;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	6a1b      	ldr	r3, [r3, #32]
 800b850:	647b      	str	r3, [r7, #68]	; 0x44
	struct rpmsg_virtio_device *rvdev = (struct rpmsg_virtio_device *)rdev;
 800b852:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b854:	643b      	str	r3, [r7, #64]	; 0x40
	struct metal_io_region *io = rvdev->shbuf_io;
 800b856:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b85a:	63fb      	str	r3, [r7, #60]	; 0x3c
	char name[RPMSG_NAME_SIZE];

	(void)priv;
	(void)src;

	ns_msg = (struct rpmsg_ns_msg *)data;
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (len != sizeof(*ns_msg))
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2b28      	cmp	r3, #40	; 0x28
 800b864:	d001      	beq.n	800b86a <rpmsg_virtio_ns_callback+0x2c>
		/* Returns as the message is corrupted */
		return RPMSG_SUCCESS;
 800b866:	2300      	movs	r3, #0
 800b868:	e057      	b.n	800b91a <rpmsg_virtio_ns_callback+0xdc>
	metal_io_block_read(io,
			    metal_io_virt_to_offset(io, ns_msg->name),
 800b86a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	metal_io_block_read(io,
 800b86c:	4619      	mov	r1, r3
 800b86e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b870:	f7ff fcc4 	bl	800b1fc <metal_io_virt_to_offset>
 800b874:	4601      	mov	r1, r0
 800b876:	f107 0210 	add.w	r2, r7, #16
 800b87a:	2320      	movs	r3, #32
 800b87c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b87e:	f7fe fc83 	bl	800a188 <metal_io_block_read>
			    &name, sizeof(name));
	dest = ns_msg->addr;
 800b882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b884:	6a1b      	ldr	r3, [r3, #32]
 800b886:	637b      	str	r3, [r7, #52]	; 0x34

	/* check if a Ept has been locally registered */
	metal_mutex_acquire(&rdev->lock);
 800b888:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b88a:	3358      	adds	r3, #88	; 0x58
 800b88c:	4618      	mov	r0, r3
 800b88e:	f7ff fd1c 	bl	800b2ca <metal_mutex_acquire>
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
 800b892:	f107 0110 	add.w	r1, r7, #16
 800b896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b898:	f04f 32ff 	mov.w	r2, #4294967295
 800b89c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800b89e:	f7ff fb57 	bl	800af50 <rpmsg_get_endpoint>
 800b8a2:	6338      	str	r0, [r7, #48]	; 0x30

	if (ns_msg->flags & RPMSG_NS_DESTROY) {
 800b8a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8a8:	f003 0301 	and.w	r3, r3, #1
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d017      	beq.n	800b8e0 <rpmsg_virtio_ns_callback+0xa2>
		if (_ept)
 800b8b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d003      	beq.n	800b8be <rpmsg_virtio_ns_callback+0x80>
			_ept->dest_addr = RPMSG_ADDR_ANY;
 800b8b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b8bc:	629a      	str	r2, [r3, #40]	; 0x28
		metal_mutex_release(&rdev->lock);
 800b8be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8c0:	3358      	adds	r3, #88	; 0x58
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	f7ff fd0c 	bl	800b2e0 <metal_mutex_release>
		if (_ept && _ept->ns_unbind_cb)
 800b8c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d024      	beq.n	800b918 <rpmsg_virtio_ns_callback+0xda>
 800b8ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d020      	beq.n	800b918 <rpmsg_virtio_ns_callback+0xda>
			_ept->ns_unbind_cb(ept);
 800b8d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8da:	68f8      	ldr	r0, [r7, #12]
 800b8dc:	4798      	blx	r3
 800b8de:	e01b      	b.n	800b918 <rpmsg_virtio_ns_callback+0xda>
	} else {
		if (!_ept) {
 800b8e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d110      	bne.n	800b908 <rpmsg_virtio_ns_callback+0xca>
			 * send callback to application, that can
			 * - create the associated endpoints.
			 * - store information for future use.
			 * - just ignore the request as service not supported.
			 */
			metal_mutex_release(&rdev->lock);
 800b8e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8e8:	3358      	adds	r3, #88	; 0x58
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	f7ff fcf8 	bl	800b2e0 <metal_mutex_release>
			if (rdev->ns_bind_cb)
 800b8f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d00f      	beq.n	800b918 <rpmsg_virtio_ns_callback+0xda>
				rdev->ns_bind_cb(rdev, name, dest);
 800b8f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b8fc:	f107 0110 	add.w	r1, r7, #16
 800b900:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b902:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800b904:	4798      	blx	r3
 800b906:	e007      	b.n	800b918 <rpmsg_virtio_ns_callback+0xda>
		} else {
			_ept->dest_addr = dest;
 800b908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b90a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b90c:	629a      	str	r2, [r3, #40]	; 0x28
			metal_mutex_release(&rdev->lock);
 800b90e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b910:	3358      	adds	r3, #88	; 0x58
 800b912:	4618      	mov	r0, r3
 800b914:	f7ff fce4 	bl	800b2e0 <metal_mutex_release>
		}
	}

	return RPMSG_SUCCESS;
 800b918:	2300      	movs	r3, #0
}
 800b91a:	4618      	mov	r0, r3
 800b91c:	3748      	adds	r7, #72	; 0x48
 800b91e:	46bd      	mov	sp, r7
 800b920:	bd80      	pop	{r7, pc}
	...

0800b924 <rpmsg_init_vdev>:
int rpmsg_init_vdev(struct rpmsg_virtio_device *rvdev,
		    struct virtio_device *vdev,
		    rpmsg_ns_bind_cb ns_bind_cb,
		    struct metal_io_region *shm_io,
		    struct rpmsg_virtio_shm_pool *shpool)
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b094      	sub	sp, #80	; 0x50
 800b928:	af02      	add	r7, sp, #8
 800b92a:	60f8      	str	r0, [r7, #12]
 800b92c:	60b9      	str	r1, [r7, #8]
 800b92e:	607a      	str	r2, [r7, #4]
 800b930:	603b      	str	r3, [r7, #0]
	vqcallback callback[RPMSG_NUM_VRINGS];
	unsigned long dev_features;
	int status;
	unsigned int i, role;

	rdev = &rvdev->rdev;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	63bb      	str	r3, [r7, #56]	; 0x38
	memset(rdev, 0, sizeof(*rdev));
 800b936:	2264      	movs	r2, #100	; 0x64
 800b938:	2100      	movs	r1, #0
 800b93a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b93c:	f000 ff9c 	bl	800c878 <memset>
	metal_mutex_init(&rdev->lock);
 800b940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b942:	3358      	adds	r3, #88	; 0x58
 800b944:	4618      	mov	r0, r3
 800b946:	f7ff fcb5 	bl	800b2b4 <metal_mutex_init>
	rvdev->vdev = vdev;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	68ba      	ldr	r2, [r7, #8]
 800b94e:	665a      	str	r2, [r3, #100]	; 0x64
	rdev->ns_bind_cb = ns_bind_cb;
 800b950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b952:	687a      	ldr	r2, [r7, #4]
 800b954:	65da      	str	r2, [r3, #92]	; 0x5c
	vdev->priv = rvdev;
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	68fa      	ldr	r2, [r7, #12]
 800b95a:	625a      	str	r2, [r3, #36]	; 0x24
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
 800b95c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b95e:	4a5d      	ldr	r2, [pc, #372]	; (800bad4 <rpmsg_init_vdev+0x1b0>)
 800b960:	661a      	str	r2, [r3, #96]	; 0x60
	role = rpmsg_virtio_get_role(rvdev);
 800b962:	68f8      	ldr	r0, [r7, #12]
 800b964:	f7ff fce4 	bl	800b330 <rpmsg_virtio_get_role>
 800b968:	6378      	str	r0, [r7, #52]	; 0x34

#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER) {
 800b96a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d120      	bne.n	800b9b2 <rpmsg_init_vdev+0x8e>
		/*
		 * Since device is RPMSG Remote so we need to manage the
		 * shared buffers. Create shared memory pool to handle buffers.
		 */
		if (!shpool)
 800b970:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b972:	2b00      	cmp	r3, #0
 800b974:	d101      	bne.n	800b97a <rpmsg_init_vdev+0x56>
			return RPMSG_ERR_PARAM;
 800b976:	4b58      	ldr	r3, [pc, #352]	; (800bad8 <rpmsg_init_vdev+0x1b4>)
 800b978:	e0a7      	b.n	800baca <rpmsg_init_vdev+0x1a6>
		if (!shpool->size)
 800b97a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b97c:	689b      	ldr	r3, [r3, #8]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d101      	bne.n	800b986 <rpmsg_init_vdev+0x62>
			return RPMSG_ERR_NO_BUFF;
 800b982:	4b56      	ldr	r3, [pc, #344]	; (800badc <rpmsg_init_vdev+0x1b8>)
 800b984:	e0a1      	b.n	800baca <rpmsg_init_vdev+0x1a6>
		rvdev->shpool = shpool;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b98a:	675a      	str	r2, [r3, #116]	; 0x74

		vq_names[0] = "rx_vq";
 800b98c:	4b54      	ldr	r3, [pc, #336]	; (800bae0 <rpmsg_init_vdev+0x1bc>)
 800b98e:	623b      	str	r3, [r7, #32]
		vq_names[1] = "tx_vq";
 800b990:	4b54      	ldr	r3, [pc, #336]	; (800bae4 <rpmsg_init_vdev+0x1c0>)
 800b992:	627b      	str	r3, [r7, #36]	; 0x24
		callback[0] = rpmsg_virtio_rx_callback;
 800b994:	4b54      	ldr	r3, [pc, #336]	; (800bae8 <rpmsg_init_vdev+0x1c4>)
 800b996:	61bb      	str	r3, [r7, #24]
		callback[1] = rpmsg_virtio_tx_callback;
 800b998:	4b54      	ldr	r3, [pc, #336]	; (800baec <rpmsg_init_vdev+0x1c8>)
 800b99a:	61fb      	str	r3, [r7, #28]
		rvdev->rvq  = vdev->vrings_info[0].vq;
 800b99c:	68bb      	ldr	r3, [r7, #8]
 800b99e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9a0:	681a      	ldr	r2, [r3, #0]
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	669a      	str	r2, [r3, #104]	; 0x68
		rvdev->svq  = vdev->vrings_info[1].vq;
 800b9a6:	68bb      	ldr	r3, [r7, #8]
 800b9a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9aa:	3318      	adds	r3, #24
 800b9ac:	681a      	ldr	r2, [r3, #0]
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	66da      	str	r2, [r3, #108]	; 0x6c
		callback[1] = rpmsg_virtio_rx_callback;
		rvdev->rvq  = vdev->vrings_info[1].vq;
		rvdev->svq  = vdev->vrings_info[0].vq;
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	rvdev->shbuf_io = shm_io;
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	683a      	ldr	r2, [r7, #0]
 800b9b6:	671a      	str	r2, [r3, #112]	; 0x70
		rpmsg_virtio_wait_remote_ready(rvdev);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	/* Create virtqueues for remote device */
	status = rpmsg_virtio_create_virtqueues(rvdev, 0, RPMSG_NUM_VRINGS,
 800b9b8:	f107 0220 	add.w	r2, r7, #32
 800b9bc:	f107 0318 	add.w	r3, r7, #24
 800b9c0:	9300      	str	r3, [sp, #0]
 800b9c2:	4613      	mov	r3, r2
 800b9c4:	2202      	movs	r2, #2
 800b9c6:	2100      	movs	r1, #0
 800b9c8:	68f8      	ldr	r0, [r7, #12]
 800b9ca:	f7ff fcf3 	bl	800b3b4 <rpmsg_virtio_create_virtqueues>
 800b9ce:	6478      	str	r0, [r7, #68]	; 0x44
						vq_names, callback);
	if (status != RPMSG_SUCCESS)
 800b9d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d001      	beq.n	800b9da <rpmsg_init_vdev+0xb6>
		return status;
 800b9d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b9d8:	e077      	b.n	800baca <rpmsg_init_vdev+0x1a6>

	/* TODO: can have a virtio function to set the shared memory I/O */
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
 800b9da:	2300      	movs	r3, #0
 800b9dc:	643b      	str	r3, [r7, #64]	; 0x40
 800b9de:	e00f      	b.n	800ba00 <rpmsg_init_vdev+0xdc>
		struct virtqueue *vq;

		vq = vdev->vrings_info[i].vq;
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800b9e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b9e6:	4613      	mov	r3, r2
 800b9e8:	005b      	lsls	r3, r3, #1
 800b9ea:	4413      	add	r3, r2
 800b9ec:	00db      	lsls	r3, r3, #3
 800b9ee:	440b      	add	r3, r1
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	62bb      	str	r3, [r7, #40]	; 0x28
		vq->shm_io = shm_io;
 800b9f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9f6:	683a      	ldr	r2, [r7, #0]
 800b9f8:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
 800b9fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	643b      	str	r3, [r7, #64]	; 0x40
 800ba00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ba02:	2b01      	cmp	r3, #1
 800ba04:	d9ec      	bls.n	800b9e0 <rpmsg_init_vdev+0xbc>
	}

#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER) {
 800ba06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d137      	bne.n	800ba7c <rpmsg_init_vdev+0x158>
		struct virtqueue_buf vqbuf;
		unsigned int idx;
		void *buffer;

		vqbuf.len = RPMSG_BUFFER_SIZE;
 800ba0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ba10:	617b      	str	r3, [r7, #20]
		for (idx = 0; idx < rvdev->rvq->vq_nentries; idx++) {
 800ba12:	2300      	movs	r3, #0
 800ba14:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba16:	e02a      	b.n	800ba6e <rpmsg_init_vdev+0x14a>
			/* Initialize TX virtqueue buffers for remote device */
			buffer = rpmsg_virtio_shm_pool_get_buffer(shpool,
 800ba18:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ba1c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800ba1e:	f7ff fcef 	bl	800b400 <rpmsg_virtio_shm_pool_get_buffer>
 800ba22:	6338      	str	r0, [r7, #48]	; 0x30
							RPMSG_BUFFER_SIZE);

			if (!buffer) {
 800ba24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d101      	bne.n	800ba2e <rpmsg_init_vdev+0x10a>
				return RPMSG_ERR_NO_BUFF;
 800ba2a:	4b2c      	ldr	r3, [pc, #176]	; (800badc <rpmsg_init_vdev+0x1b8>)
 800ba2c:	e04d      	b.n	800baca <rpmsg_init_vdev+0x1a6>
			}

			vqbuf.buf = buffer;
 800ba2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba30:	613b      	str	r3, [r7, #16]

			metal_io_block_set(shm_io,
 800ba32:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ba34:	6838      	ldr	r0, [r7, #0]
 800ba36:	f7ff fbe1 	bl	800b1fc <metal_io_virt_to_offset>
 800ba3a:	4601      	mov	r1, r0
 800ba3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ba40:	2200      	movs	r2, #0
 800ba42:	6838      	ldr	r0, [r7, #0]
 800ba44:	f7fe fc8d 	bl	800a362 <metal_io_block_set>
					   metal_io_virt_to_offset(shm_io,
								   buffer),
					   0x00, RPMSG_BUFFER_SIZE);
			status =
				virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1,
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800ba4c:	f107 0110 	add.w	r1, r7, #16
 800ba50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba52:	9300      	str	r3, [sp, #0]
 800ba54:	2301      	movs	r3, #1
 800ba56:	2200      	movs	r2, #0
 800ba58:	f000 f9fd 	bl	800be56 <virtqueue_add_buffer>
 800ba5c:	6478      	str	r0, [r7, #68]	; 0x44
						     buffer);

			if (status != RPMSG_SUCCESS) {
 800ba5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d001      	beq.n	800ba68 <rpmsg_init_vdev+0x144>
				return status;
 800ba64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ba66:	e030      	b.n	800baca <rpmsg_init_vdev+0x1a6>
		for (idx = 0; idx < rvdev->rvq->vq_nentries; idx++) {
 800ba68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba6a:	3301      	adds	r3, #1
 800ba6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ba72:	895b      	ldrh	r3, [r3, #10]
 800ba74:	461a      	mov	r2, r3
 800ba76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba78:	4293      	cmp	r3, r2
 800ba7a:	d3cd      	bcc.n	800ba18 <rpmsg_init_vdev+0xf4>
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

	/* Initialize channels and endpoints list */
	metal_list_init(&rdev->endpoints);
 800ba7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba7e:	4618      	mov	r0, r3
 800ba80:	f7ff fbab 	bl	800b1da <metal_list_init>

	dev_features = rpmsg_virtio_get_features(rvdev);
 800ba84:	68f8      	ldr	r0, [r7, #12]
 800ba86:	f7ff fc84 	bl	800b392 <rpmsg_virtio_get_features>
 800ba8a:	62f8      	str	r0, [r7, #44]	; 0x2c

	/*
	 * Create name service announcement endpoint if device supports name
	 * service announcement feature.
	 */
	if ((dev_features & (1 << VIRTIO_RPMSG_F_NS))) {
 800ba8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba8e:	f003 0301 	and.w	r3, r3, #1
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d011      	beq.n	800baba <rpmsg_init_vdev+0x196>
		rpmsg_init_ept(&rdev->ns_ept, "NS",
 800ba96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba98:	f103 0008 	add.w	r0, r3, #8
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	9301      	str	r3, [sp, #4]
 800baa0:	4b13      	ldr	r3, [pc, #76]	; (800baf0 <rpmsg_init_vdev+0x1cc>)
 800baa2:	9300      	str	r3, [sp, #0]
 800baa4:	2335      	movs	r3, #53	; 0x35
 800baa6:	2235      	movs	r2, #53	; 0x35
 800baa8:	4912      	ldr	r1, [pc, #72]	; (800baf4 <rpmsg_init_vdev+0x1d0>)
 800baaa:	f7ff fc24 	bl	800b2f6 <rpmsg_init_ept>
			       RPMSG_NS_EPT_ADDR, RPMSG_NS_EPT_ADDR,
			       rpmsg_virtio_ns_callback, NULL);
		(void)rpmsg_register_endpoint(rdev, &rdev->ns_ept);
 800baae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bab0:	3308      	adds	r3, #8
 800bab2:	4619      	mov	r1, r3
 800bab4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bab6:	f7ff facd 	bl	800b054 <rpmsg_register_endpoint>
	}

#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER)
 800baba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800babc:	2b00      	cmp	r3, #0
 800babe:	d103      	bne.n	800bac8 <rpmsg_init_vdev+0x1a4>
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
 800bac0:	2104      	movs	r1, #4
 800bac2:	68f8      	ldr	r0, [r7, #12]
 800bac4:	f7ff fc41 	bl	800b34a <rpmsg_virtio_set_status>
#endif /*!VIRTIO_SLAVE_ONLY*/

	return status;
 800bac8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800baca:	4618      	mov	r0, r3
 800bacc:	3748      	adds	r7, #72	; 0x48
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}
 800bad2:	bf00      	nop
 800bad4:	0800b5f1 	.word	0x0800b5f1
 800bad8:	fffff82d 	.word	0xfffff82d
 800badc:	fffff82e 	.word	0xfffff82e
 800bae0:	080115c4 	.word	0x080115c4
 800bae4:	080115cc 	.word	0x080115cc
 800bae8:	0800b755 	.word	0x0800b755
 800baec:	0800b741 	.word	0x0800b741
 800baf0:	0800b83f 	.word	0x0800b83f
 800baf4:	080115d4 	.word	0x080115d4

0800baf8 <metal_machine_cache_flush>:
{
  return 0;
}

void metal_machine_cache_flush(void *addr, unsigned int len)
{
 800baf8:	b480      	push	{r7}
 800bafa:	b083      	sub	sp, #12
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
 800bb00:	6039      	str	r1, [r7, #0]
	(void)addr;
	(void)len;
}
 800bb02:	bf00      	nop
 800bb04:	370c      	adds	r7, #12
 800bb06:	46bd      	mov	sp, r7
 800bb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0c:	4770      	bx	lr

0800bb0e <metal_machine_cache_invalidate>:

void metal_machine_cache_invalidate(void *addr, unsigned int len)
{
 800bb0e:	b480      	push	{r7}
 800bb10:	b083      	sub	sp, #12
 800bb12:	af00      	add	r7, sp, #0
 800bb14:	6078      	str	r0, [r7, #4]
 800bb16:	6039      	str	r1, [r7, #0]
	(void)addr;
	(void)len;
}
 800bb18:	bf00      	nop
 800bb1a:	370c      	adds	r7, #12
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb22:	4770      	bx	lr

0800bb24 <metal_machine_io_mem_map>:
{
}

void *metal_machine_io_mem_map(void *va, metal_phys_addr_t pa,
			       size_t size, unsigned int flags)
{
 800bb24:	b480      	push	{r7}
 800bb26:	b085      	sub	sp, #20
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	60f8      	str	r0, [r7, #12]
 800bb2c:	60b9      	str	r1, [r7, #8]
 800bb2e:	607a      	str	r2, [r7, #4]
 800bb30:	603b      	str	r3, [r7, #0]
	(void)va;
	(void)pa;
	(void)size;
	(void)flags;

	return va;
 800bb32:	68fb      	ldr	r3, [r7, #12]
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	3714      	adds	r7, #20
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3e:	4770      	bx	lr

0800bb40 <vring_size>:
 */
#define vring_used_event(vr)	((vr)->avail->ring[(vr)->num])
#define vring_avail_event(vr)	((vr)->used->ring[(vr)->num].id & 0xFFFF)

static inline int vring_size(unsigned int num, unsigned long align)
{
 800bb40:	b480      	push	{r7}
 800bb42:	b085      	sub	sp, #20
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
 800bb48:	6039      	str	r1, [r7, #0]
	int size;

	size = num * sizeof(struct vring_desc);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	011b      	lsls	r3, r3, #4
 800bb4e:	60fb      	str	r3, [r7, #12]
	size += sizeof(struct vring_avail) + (num * sizeof(uint16_t)) +
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	3303      	adds	r3, #3
 800bb54:	005a      	lsls	r2, r3, #1
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	4413      	add	r3, r2
 800bb5a:	60fb      	str	r3, [r7, #12]
	    sizeof(uint16_t);
	size = (size + align - 1) & ~(align - 1);
 800bb5c:	68fa      	ldr	r2, [r7, #12]
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	4413      	add	r3, r2
 800bb62:	1e5a      	subs	r2, r3, #1
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	425b      	negs	r3, r3
 800bb68:	4013      	ands	r3, r2
 800bb6a:	60fb      	str	r3, [r7, #12]
	size += sizeof(struct vring_used) +
	    (num * sizeof(struct vring_used_elem)) + sizeof(uint16_t);
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	00da      	lsls	r2, r3, #3
	size += sizeof(struct vring_used) +
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	4413      	add	r3, r2
 800bb74:	3306      	adds	r3, #6
 800bb76:	60fb      	str	r3, [r7, #12]

	return size;
 800bb78:	68fb      	ldr	r3, [r7, #12]
}
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	3714      	adds	r7, #20
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb84:	4770      	bx	lr

0800bb86 <metal_io_virt_to_offset>:
{
 800bb86:	b480      	push	{r7}
 800bb88:	b085      	sub	sp, #20
 800bb8a:	af00      	add	r7, sp, #0
 800bb8c:	6078      	str	r0, [r7, #4]
 800bb8e:	6039      	str	r1, [r7, #0]
	size_t offset = (uint8_t *)virt - (uint8_t *)io->virt;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	683a      	ldr	r2, [r7, #0]
 800bb96:	1ad3      	subs	r3, r2, r3
 800bb98:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	689b      	ldr	r3, [r3, #8]
 800bb9e:	68fa      	ldr	r2, [r7, #12]
 800bba0:	429a      	cmp	r2, r3
 800bba2:	d201      	bcs.n	800bba8 <metal_io_virt_to_offset+0x22>
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	e001      	b.n	800bbac <metal_io_virt_to_offset+0x26>
 800bba8:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bbac:	4618      	mov	r0, r3
 800bbae:	3714      	adds	r7, #20
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb6:	4770      	bx	lr

0800bbb8 <virtio_create_virtqueues>:
}

int virtio_create_virtqueues(struct virtio_device *vdev, unsigned int flags,
			     unsigned int nvqs, const char *names[],
			     vq_callback *callbacks[])
{
 800bbb8:	b590      	push	{r4, r7, lr}
 800bbba:	b091      	sub	sp, #68	; 0x44
 800bbbc:	af04      	add	r7, sp, #16
 800bbbe:	60f8      	str	r0, [r7, #12]
 800bbc0:	60b9      	str	r1, [r7, #8]
 800bbc2:	607a      	str	r2, [r7, #4]
 800bbc4:	603b      	str	r3, [r7, #0]
	struct vring_alloc_info *vring_alloc;
	unsigned int num_vrings, i;
	int ret;
	(void)flags;

	num_vrings = vdev->vrings_num;
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbca:	62bb      	str	r3, [r7, #40]	; 0x28
	if (nvqs > num_vrings)
 800bbcc:	687a      	ldr	r2, [r7, #4]
 800bbce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbd0:	429a      	cmp	r2, r3
 800bbd2:	d902      	bls.n	800bbda <virtio_create_virtqueues+0x22>
		return -ERROR_VQUEUE_INVLD_PARAM;
 800bbd4:	f44f 633c 	mov.w	r3, #3008	; 0xbc0
 800bbd8:	e053      	b.n	800bc82 <virtio_create_virtqueues+0xca>
	/* Initialize virtqueue for each vring */
	for (i = 0; i < nvqs; i++) {
 800bbda:	2300      	movs	r3, #0
 800bbdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bbde:	e04b      	b.n	800bc78 <virtio_create_virtqueues+0xc0>
		vring_info = &vdev->vrings_info[i];
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bbe4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bbe6:	4613      	mov	r3, r2
 800bbe8:	005b      	lsls	r3, r3, #1
 800bbea:	4413      	add	r3, r2
 800bbec:	00db      	lsls	r3, r3, #3
 800bbee:	440b      	add	r3, r1
 800bbf0:	627b      	str	r3, [r7, #36]	; 0x24

		vring_alloc = &vring_info->info;
 800bbf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf4:	3304      	adds	r3, #4
 800bbf6:	623b      	str	r3, [r7, #32]
#ifndef VIRTIO_SLAVE_ONLY
		if (vdev->role == VIRTIO_DEV_MASTER) {
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	699b      	ldr	r3, [r3, #24]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d118      	bne.n	800bc32 <virtio_create_virtqueues+0x7a>
			size_t offset;
			struct metal_io_region *io = vring_info->io;
 800bc00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc02:	695b      	ldr	r3, [r3, #20]
 800bc04:	61fb      	str	r3, [r7, #28]

			offset = metal_io_virt_to_offset(io,
 800bc06:	6a3b      	ldr	r3, [r7, #32]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4619      	mov	r1, r3
 800bc0c:	69f8      	ldr	r0, [r7, #28]
 800bc0e:	f7ff ffba 	bl	800bb86 <metal_io_virt_to_offset>
 800bc12:	61b8      	str	r0, [r7, #24]
							 vring_alloc->vaddr);
			metal_io_block_set(io, offset, 0,
					   vring_size(vring_alloc->num_descs,
 800bc14:	6a3b      	ldr	r3, [r7, #32]
 800bc16:	891b      	ldrh	r3, [r3, #8]
			metal_io_block_set(io, offset, 0,
 800bc18:	461a      	mov	r2, r3
 800bc1a:	6a3b      	ldr	r3, [r7, #32]
 800bc1c:	685b      	ldr	r3, [r3, #4]
 800bc1e:	4619      	mov	r1, r3
 800bc20:	4610      	mov	r0, r2
 800bc22:	f7ff ff8d 	bl	800bb40 <vring_size>
 800bc26:	4603      	mov	r3, r0
 800bc28:	2200      	movs	r2, #0
 800bc2a:	69b9      	ldr	r1, [r7, #24]
 800bc2c:	69f8      	ldr	r0, [r7, #28]
 800bc2e:	f7fe fb98 	bl	800a362 <metal_io_block_set>
						      vring_alloc->align));
		}
#endif
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 800bc32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc34:	b298      	uxth	r0, r3
 800bc36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc38:	009b      	lsls	r3, r3, #2
 800bc3a:	683a      	ldr	r2, [r7, #0]
 800bc3c:	4413      	add	r3, r2
 800bc3e:	681c      	ldr	r4, [r3, #0]
				       callbacks[i], vdev->func->notify,
 800bc40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc42:	009b      	lsls	r3, r3, #2
 800bc44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bc46:	4413      	add	r3, r2
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 800bc48:	681b      	ldr	r3, [r3, #0]
				       callbacks[i], vdev->func->notify,
 800bc4a:	68fa      	ldr	r2, [r7, #12]
 800bc4c:	6a12      	ldr	r2, [r2, #32]
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 800bc4e:	6a12      	ldr	r2, [r2, #32]
 800bc50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bc52:	6809      	ldr	r1, [r1, #0]
 800bc54:	9102      	str	r1, [sp, #8]
 800bc56:	9201      	str	r2, [sp, #4]
 800bc58:	9300      	str	r3, [sp, #0]
 800bc5a:	6a3b      	ldr	r3, [r7, #32]
 800bc5c:	4622      	mov	r2, r4
 800bc5e:	4601      	mov	r1, r0
 800bc60:	68f8      	ldr	r0, [r7, #12]
 800bc62:	f000 f8c4 	bl	800bdee <virtqueue_create>
 800bc66:	6178      	str	r0, [r7, #20]
				       vring_info->vq);
		if (ret)
 800bc68:	697b      	ldr	r3, [r7, #20]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d001      	beq.n	800bc72 <virtio_create_virtqueues+0xba>
			return ret;
 800bc6e:	697b      	ldr	r3, [r7, #20]
 800bc70:	e007      	b.n	800bc82 <virtio_create_virtqueues+0xca>
	for (i = 0; i < nvqs; i++) {
 800bc72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc74:	3301      	adds	r3, #1
 800bc76:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bc78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	429a      	cmp	r2, r3
 800bc7e:	d3af      	bcc.n	800bbe0 <virtio_create_virtqueues+0x28>
	}
	return 0;
 800bc80:	2300      	movs	r3, #0
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	3734      	adds	r7, #52	; 0x34
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd90      	pop	{r4, r7, pc}

0800bc8a <vring_init>:

static inline void
vring_init(struct vring *vr, unsigned int num, uint8_t *p, unsigned long align)
{
 800bc8a:	b480      	push	{r7}
 800bc8c:	b085      	sub	sp, #20
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	60f8      	str	r0, [r7, #12]
 800bc92:	60b9      	str	r1, [r7, #8]
 800bc94:	607a      	str	r2, [r7, #4]
 800bc96:	603b      	str	r3, [r7, #0]
	vr->num = num;
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	68ba      	ldr	r2, [r7, #8]
 800bc9c:	601a      	str	r2, [r3, #0]
	vr->desc = (struct vring_desc *)p;
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	687a      	ldr	r2, [r7, #4]
 800bca2:	605a      	str	r2, [r3, #4]
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
 800bca4:	68bb      	ldr	r3, [r7, #8]
 800bca6:	011b      	lsls	r3, r3, #4
 800bca8:	687a      	ldr	r2, [r7, #4]
 800bcaa:	441a      	add	r2, r3
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	609a      	str	r2, [r3, #8]
	vr->used = (struct vring_used *)
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	689a      	ldr	r2, [r3, #8]
 800bcb4:	68bb      	ldr	r3, [r7, #8]
 800bcb6:	005b      	lsls	r3, r3, #1
 800bcb8:	4413      	add	r3, r2
 800bcba:	3304      	adds	r3, #4
 800bcbc:	461a      	mov	r2, r3
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	4413      	add	r3, r2
	      align - 1) & ~(align - 1));
 800bcc2:	1c5a      	adds	r2, r3, #1
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	425b      	negs	r3, r3
 800bcc8:	4013      	ands	r3, r2
	vr->used = (struct vring_used *)
 800bcca:	461a      	mov	r2, r3
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	60da      	str	r2, [r3, #12]
}
 800bcd0:	bf00      	nop
 800bcd2:	3714      	adds	r7, #20
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcda:	4770      	bx	lr

0800bcdc <vring_need_event>:
 * just incremented index from old to new_idx, should we trigger an
 * event?
 */
static inline int
vring_need_event(uint16_t event_idx, uint16_t new_idx, uint16_t old)
{
 800bcdc:	b480      	push	{r7}
 800bcde:	b083      	sub	sp, #12
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	4603      	mov	r3, r0
 800bce4:	80fb      	strh	r3, [r7, #6]
 800bce6:	460b      	mov	r3, r1
 800bce8:	80bb      	strh	r3, [r7, #4]
 800bcea:	4613      	mov	r3, r2
 800bcec:	807b      	strh	r3, [r7, #2]
	return (uint16_t)(new_idx - event_idx - 1) <
 800bcee:	88ba      	ldrh	r2, [r7, #4]
 800bcf0:	88fb      	ldrh	r3, [r7, #6]
 800bcf2:	1ad3      	subs	r3, r2, r3
 800bcf4:	b29b      	uxth	r3, r3
 800bcf6:	3b01      	subs	r3, #1
 800bcf8:	b29a      	uxth	r2, r3
	    (uint16_t)(new_idx - old);
 800bcfa:	88b9      	ldrh	r1, [r7, #4]
 800bcfc:	887b      	ldrh	r3, [r7, #2]
 800bcfe:	1acb      	subs	r3, r1, r3
 800bd00:	b29b      	uxth	r3, r3
	return (uint16_t)(new_idx - event_idx - 1) <
 800bd02:	429a      	cmp	r2, r3
 800bd04:	bf34      	ite	cc
 800bd06:	2301      	movcc	r3, #1
 800bd08:	2300      	movcs	r3, #0
 800bd0a:	b2db      	uxtb	r3, r3
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	370c      	adds	r7, #12
 800bd10:	46bd      	mov	sp, r7
 800bd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd16:	4770      	bx	lr

0800bd18 <metal_io_virt_to_offset>:
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b085      	sub	sp, #20
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
 800bd20:	6039      	str	r1, [r7, #0]
	size_t offset = (uint8_t *)virt - (uint8_t *)io->virt;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	683a      	ldr	r2, [r7, #0]
 800bd28:	1ad3      	subs	r3, r2, r3
 800bd2a:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	689b      	ldr	r3, [r3, #8]
 800bd30:	68fa      	ldr	r2, [r7, #12]
 800bd32:	429a      	cmp	r2, r3
 800bd34:	d201      	bcs.n	800bd3a <metal_io_virt_to_offset+0x22>
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	e001      	b.n	800bd3e <metal_io_virt_to_offset+0x26>
 800bd3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	3714      	adds	r7, #20
 800bd42:	46bd      	mov	sp, r7
 800bd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd48:	4770      	bx	lr

0800bd4a <metal_io_phys>:
{
 800bd4a:	b480      	push	{r7}
 800bd4c:	b085      	sub	sp, #20
 800bd4e:	af00      	add	r7, sp, #0
 800bd50:	6078      	str	r0, [r7, #4]
 800bd52:	6039      	str	r1, [r7, #0]
	unsigned long page = (io->page_shift >=
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	68db      	ldr	r3, [r3, #12]
			     0 : offset >> io->page_shift);
 800bd58:	2b1f      	cmp	r3, #31
 800bd5a:	d805      	bhi.n	800bd68 <metal_io_phys+0x1e>
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	68db      	ldr	r3, [r3, #12]
 800bd60:	683a      	ldr	r2, [r7, #0]
 800bd62:	fa22 f303 	lsr.w	r3, r2, r3
 800bd66:	e000      	b.n	800bd6a <metal_io_phys+0x20>
 800bd68:	2300      	movs	r3, #0
	unsigned long page = (io->page_shift >=
 800bd6a:	60fb      	str	r3, [r7, #12]
	return (io->physmap != NULL && offset <= io->size
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	685b      	ldr	r3, [r3, #4]
		: METAL_BAD_PHYS);
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d010      	beq.n	800bd96 <metal_io_phys+0x4c>
	return (io->physmap != NULL && offset <= io->size
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	689b      	ldr	r3, [r3, #8]
 800bd78:	683a      	ldr	r2, [r7, #0]
 800bd7a:	429a      	cmp	r2, r3
 800bd7c:	d80b      	bhi.n	800bd96 <metal_io_phys+0x4c>
		? io->physmap[page] + (offset & io->page_mask)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	685a      	ldr	r2, [r3, #4]
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	009b      	lsls	r3, r3, #2
 800bd86:	4413      	add	r3, r2
 800bd88:	681a      	ldr	r2, [r3, #0]
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	6919      	ldr	r1, [r3, #16]
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	400b      	ands	r3, r1
		: METAL_BAD_PHYS);
 800bd92:	4413      	add	r3, r2
 800bd94:	e001      	b.n	800bd9a <metal_io_phys+0x50>
 800bd96:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3714      	adds	r7, #20
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda4:	4770      	bx	lr

0800bda6 <metal_io_virt_to_phys>:
{
 800bda6:	b580      	push	{r7, lr}
 800bda8:	b082      	sub	sp, #8
 800bdaa:	af00      	add	r7, sp, #0
 800bdac:	6078      	str	r0, [r7, #4]
 800bdae:	6039      	str	r1, [r7, #0]
	return metal_io_phys(io, metal_io_virt_to_offset(io, virt));
 800bdb0:	6839      	ldr	r1, [r7, #0]
 800bdb2:	6878      	ldr	r0, [r7, #4]
 800bdb4:	f7ff ffb0 	bl	800bd18 <metal_io_virt_to_offset>
 800bdb8:	4603      	mov	r3, r0
 800bdba:	4619      	mov	r1, r3
 800bdbc:	6878      	ldr	r0, [r7, #4]
 800bdbe:	f7ff ffc4 	bl	800bd4a <metal_io_phys>
 800bdc2:	4603      	mov	r3, r0
}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	3708      	adds	r7, #8
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}

0800bdcc <virtqueue_virt_to_phys>:
}

/* Default implementation of V2P based on libmetal */
static inline metal_phys_addr_t virtqueue_virt_to_phys(struct virtqueue *vq,
						       void *buf)
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b084      	sub	sp, #16
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
 800bdd4:	6039      	str	r1, [r7, #0]
	struct metal_io_region *io = vq->shm_io;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdda:	60fb      	str	r3, [r7, #12]

	return metal_io_virt_to_phys(io, buf);
 800bddc:	6839      	ldr	r1, [r7, #0]
 800bdde:	68f8      	ldr	r0, [r7, #12]
 800bde0:	f7ff ffe1 	bl	800bda6 <metal_io_virt_to_phys>
 800bde4:	4603      	mov	r3, r0
}
 800bde6:	4618      	mov	r0, r3
 800bde8:	3710      	adds	r7, #16
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}

0800bdee <virtqueue_create>:
int virtqueue_create(struct virtio_device *virt_dev, unsigned short id,
		     const char *name, struct vring_alloc_info *ring,
		     void (*callback)(struct virtqueue *vq),
		     void (*notify)(struct virtqueue *vq),
		     struct virtqueue *vq)
{
 800bdee:	b580      	push	{r7, lr}
 800bdf0:	b086      	sub	sp, #24
 800bdf2:	af00      	add	r7, sp, #0
 800bdf4:	60f8      	str	r0, [r7, #12]
 800bdf6:	607a      	str	r2, [r7, #4]
 800bdf8:	603b      	str	r3, [r7, #0]
 800bdfa:	460b      	mov	r3, r1
 800bdfc:	817b      	strh	r3, [r7, #10]
	int status = VQUEUE_SUCCESS;
 800bdfe:	2300      	movs	r3, #0
 800be00:	617b      	str	r3, [r7, #20]
	VQ_PARAM_CHK(ring->num_descs == 0, status, ERROR_VQUEUE_INVLD_PARAM);
	VQ_PARAM_CHK(ring->num_descs & (ring->num_descs - 1), status,
		     ERROR_VRING_ALIGN);
	VQ_PARAM_CHK(vq == NULL, status, ERROR_NO_MEM);

	if (status == VQUEUE_SUCCESS) {
 800be02:	697b      	ldr	r3, [r7, #20]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d121      	bne.n	800be4c <virtqueue_create+0x5e>
		vq->vq_dev = virt_dev;
 800be08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be0a:	68fa      	ldr	r2, [r7, #12]
 800be0c:	601a      	str	r2, [r3, #0]
		vq->vq_name =  name;
 800be0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be10:	687a      	ldr	r2, [r7, #4]
 800be12:	605a      	str	r2, [r3, #4]
		vq->vq_queue_index = id;
 800be14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be16:	897a      	ldrh	r2, [r7, #10]
 800be18:	811a      	strh	r2, [r3, #8]
		vq->vq_nentries = ring->num_descs;
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	891a      	ldrh	r2, [r3, #8]
 800be1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be20:	815a      	strh	r2, [r3, #10]
		vq->vq_free_cnt = vq->vq_nentries;
 800be22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be24:	895a      	ldrh	r2, [r3, #10]
 800be26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be28:	851a      	strh	r2, [r3, #40]	; 0x28
		vq->callback = callback;
 800be2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be2c:	6a3a      	ldr	r2, [r7, #32]
 800be2e:	611a      	str	r2, [r3, #16]
		vq->notify = notify;
 800be30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be34:	615a      	str	r2, [r3, #20]

		/* Initialize vring control block in virtqueue. */
		vq_ring_init(vq, (void *)ring->vaddr, ring->align);
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	6819      	ldr	r1, [r3, #0]
 800be3a:	683b      	ldr	r3, [r7, #0]
 800be3c:	685b      	ldr	r3, [r3, #4]
 800be3e:	461a      	mov	r2, r3
 800be40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be42:	f000 f97a 	bl	800c13a <vq_ring_init>

		/* Disable callbacks - will be enabled by the application
		 * once initialization is completed.
		 */
		virtqueue_disable_cb(vq);
 800be46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be48:	f000 f899 	bl	800bf7e <virtqueue_disable_cb>
	}

	return (status);
 800be4c:	697b      	ldr	r3, [r7, #20]
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3718      	adds	r7, #24
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}

0800be56 <virtqueue_add_buffer>:
 *
 * @return                  - Function status
 */
int virtqueue_add_buffer(struct virtqueue *vq, struct virtqueue_buf *buf_list,
			 int readable, int writable, void *cookie)
{
 800be56:	b580      	push	{r7, lr}
 800be58:	b08a      	sub	sp, #40	; 0x28
 800be5a:	af02      	add	r7, sp, #8
 800be5c:	60f8      	str	r0, [r7, #12]
 800be5e:	60b9      	str	r1, [r7, #8]
 800be60:	607a      	str	r2, [r7, #4]
 800be62:	603b      	str	r3, [r7, #0]
	struct vq_desc_extra *dxp = NULL;
 800be64:	2300      	movs	r3, #0
 800be66:	61fb      	str	r3, [r7, #28]
	int status = VQUEUE_SUCCESS;
 800be68:	2300      	movs	r3, #0
 800be6a:	61bb      	str	r3, [r7, #24]
	uint16_t head_idx;
	uint16_t idx;
	int needed;

	needed = readable + writable;
 800be6c:	687a      	ldr	r2, [r7, #4]
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	4413      	add	r3, r2
 800be72:	617b      	str	r3, [r7, #20]
	VQ_PARAM_CHK(needed < 1, status, ERROR_VQUEUE_INVLD_PARAM);
	VQ_PARAM_CHK(vq->vq_free_cnt == 0, status, ERROR_VRING_FULL);

	VQUEUE_BUSY(vq);

	if (status == VQUEUE_SUCCESS) {
 800be74:	69bb      	ldr	r3, [r7, #24]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d12c      	bne.n	800bed4 <virtqueue_add_buffer+0x7e>
		VQASSERT(vq, cookie != NULL, "enqueuing with no cookie");

		head_idx = vq->vq_desc_head_idx;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800be7e:	827b      	strh	r3, [r7, #18]
		VQ_RING_ASSERT_VALID_IDX(vq, head_idx);
		dxp = &vq->vq_descx[head_idx];
 800be80:	8a7b      	ldrh	r3, [r7, #18]
 800be82:	3307      	adds	r3, #7
 800be84:	00db      	lsls	r3, r3, #3
 800be86:	68fa      	ldr	r2, [r7, #12]
 800be88:	4413      	add	r3, r2
 800be8a:	61fb      	str	r3, [r7, #28]

		VQASSERT(vq, dxp->cookie == NULL,
			 "cookie already exists for index");

		dxp->cookie = cookie;
 800be8c:	69fb      	ldr	r3, [r7, #28]
 800be8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be90:	601a      	str	r2, [r3, #0]
		dxp->ndescs = needed;
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	b29a      	uxth	r2, r3
 800be96:	69fb      	ldr	r3, [r7, #28]
 800be98:	809a      	strh	r2, [r3, #4]

		/* Enqueue buffer onto the ring. */
		idx = vq_ring_add_buffer(vq, vq->vq_ring.desc, head_idx,
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	69d9      	ldr	r1, [r3, #28]
 800be9e:	8a7a      	ldrh	r2, [r7, #18]
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	9301      	str	r3, [sp, #4]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	9300      	str	r3, [sp, #0]
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	68f8      	ldr	r0, [r7, #12]
 800beac:	f000 f8a7 	bl	800bffe <vq_ring_add_buffer>
 800beb0:	4603      	mov	r3, r0
 800beb2:	823b      	strh	r3, [r7, #16]
					 buf_list, readable, writable);

		vq->vq_desc_head_idx = idx;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	8a3a      	ldrh	r2, [r7, #16]
 800beb8:	861a      	strh	r2, [r3, #48]	; 0x30
		vq->vq_free_cnt -= needed;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800bebe:	697b      	ldr	r3, [r7, #20]
 800bec0:	b29b      	uxth	r3, r3
 800bec2:	1ad3      	subs	r3, r2, r3
 800bec4:	b29a      	uxth	r2, r3
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	851a      	strh	r2, [r3, #40]	; 0x28

		/*
		 * Update vring_avail control block fields so that other
		 * side can get buffer using it.
		 */
		vq_ring_update_avail(vq, head_idx);
 800beca:	8a7b      	ldrh	r3, [r7, #18]
 800becc:	4619      	mov	r1, r3
 800bece:	68f8      	ldr	r0, [r7, #12]
 800bed0:	f000 f966 	bl	800c1a0 <vq_ring_update_avail>
	}

	VQUEUE_IDLE(vq);

	return status;
 800bed4:	69bb      	ldr	r3, [r7, #24]
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3720      	adds	r7, #32
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}

0800bede <virtqueue_get_buffer>:
 * @param idx           - index of the buffer
 *
 * @return              - Pointer to used buffer
 */
void *virtqueue_get_buffer(struct virtqueue *vq, uint32_t *len, uint16_t *idx)
{
 800bede:	b580      	push	{r7, lr}
 800bee0:	b088      	sub	sp, #32
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	60f8      	str	r0, [r7, #12]
 800bee6:	60b9      	str	r1, [r7, #8]
 800bee8:	607a      	str	r2, [r7, #4]
	struct vring_used_elem *uep;
	void *cookie;
	uint16_t used_idx, desc_idx;

	if (!vq || vq->vq_used_cons_idx == vq->vq_ring.used->idx)
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d006      	beq.n	800befe <virtqueue_get_buffer+0x20>
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bef8:	885b      	ldrh	r3, [r3, #2]
 800befa:	429a      	cmp	r2, r3
 800befc:	d101      	bne.n	800bf02 <virtqueue_get_buffer+0x24>
		return (NULL);
 800befe:	2300      	movs	r3, #0
 800bf00:	e039      	b.n	800bf76 <virtqueue_get_buffer+0x98>

	VQUEUE_BUSY(vq);

	used_idx = vq->vq_used_cons_idx++ & (vq->vq_nentries - 1);
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800bf06:	1c5a      	adds	r2, r3, #1
 800bf08:	b291      	uxth	r1, r2
 800bf0a:	68fa      	ldr	r2, [r7, #12]
 800bf0c:	8651      	strh	r1, [r2, #50]	; 0x32
 800bf0e:	b21a      	sxth	r2, r3
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	895b      	ldrh	r3, [r3, #10]
 800bf14:	3b01      	subs	r3, #1
 800bf16:	b29b      	uxth	r3, r3
 800bf18:	b21b      	sxth	r3, r3
 800bf1a:	4013      	ands	r3, r2
 800bf1c:	b21b      	sxth	r3, r3
 800bf1e:	83fb      	strh	r3, [r7, #30]
	uep = &vq->vq_ring.used->ring[used_idx];
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bf24:	8bfb      	ldrh	r3, [r7, #30]
 800bf26:	00db      	lsls	r3, r3, #3
 800bf28:	4413      	add	r3, r2
 800bf2a:	3304      	adds	r3, #4
 800bf2c:	61bb      	str	r3, [r7, #24]

	atomic_thread_fence(memory_order_seq_cst);
 800bf2e:	f3bf 8f5b 	dmb	ish

	desc_idx = (uint16_t)uep->id;
 800bf32:	69bb      	ldr	r3, [r7, #24]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	82fb      	strh	r3, [r7, #22]
	if (len)
 800bf38:	68bb      	ldr	r3, [r7, #8]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d003      	beq.n	800bf46 <virtqueue_get_buffer+0x68>
		*len = uep->len;
 800bf3e:	69bb      	ldr	r3, [r7, #24]
 800bf40:	685a      	ldr	r2, [r3, #4]
 800bf42:	68bb      	ldr	r3, [r7, #8]
 800bf44:	601a      	str	r2, [r3, #0]

	vq_ring_free_chain(vq, desc_idx);
 800bf46:	8afb      	ldrh	r3, [r7, #22]
 800bf48:	4619      	mov	r1, r3
 800bf4a:	68f8      	ldr	r0, [r7, #12]
 800bf4c:	f000 f8ae 	bl	800c0ac <vq_ring_free_chain>

	cookie = vq->vq_descx[desc_idx].cookie;
 800bf50:	8afa      	ldrh	r2, [r7, #22]
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	3207      	adds	r2, #7
 800bf56:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 800bf5a:	613b      	str	r3, [r7, #16]
	vq->vq_descx[desc_idx].cookie = NULL;
 800bf5c:	8afa      	ldrh	r2, [r7, #22]
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	3207      	adds	r2, #7
 800bf62:	2100      	movs	r1, #0
 800bf64:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

	if (idx)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d002      	beq.n	800bf74 <virtqueue_get_buffer+0x96>
		*idx = used_idx;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	8bfa      	ldrh	r2, [r7, #30]
 800bf72:	801a      	strh	r2, [r3, #0]
	VQUEUE_IDLE(vq);

	return cookie;
 800bf74:	693b      	ldr	r3, [r7, #16]
}
 800bf76:	4618      	mov	r0, r3
 800bf78:	3720      	adds	r7, #32
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}

0800bf7e <virtqueue_disable_cb>:
 *
 * @param vq           - Pointer to VirtIO queue control block
 *
 */
void virtqueue_disable_cb(struct virtqueue *vq)
{
 800bf7e:	b480      	push	{r7}
 800bf80:	b083      	sub	sp, #12
 800bf82:	af00      	add	r7, sp, #0
 800bf84:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	if (vq->vq_flags & VIRTQUEUE_FLAG_EVENT_IDX) {
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	68db      	ldr	r3, [r3, #12]
 800bf8a:	f003 0302 	and.w	r3, r3, #2
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d010      	beq.n	800bfb4 <virtqueue_disable_cb+0x36>
		vring_used_event(&vq->vq_ring) =
		    vq->vq_used_cons_idx - vq->vq_nentries - 1;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	895b      	ldrh	r3, [r3, #10]
 800bf9a:	1ad3      	subs	r3, r2, r3
 800bf9c:	b299      	uxth	r1, r3
		vring_used_event(&vq->vq_ring) =
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	6a1a      	ldr	r2, [r3, #32]
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	699b      	ldr	r3, [r3, #24]
		    vq->vq_used_cons_idx - vq->vq_nentries - 1;
 800bfa6:	3901      	subs	r1, #1
 800bfa8:	b289      	uxth	r1, r1
		vring_used_event(&vq->vq_ring) =
 800bfaa:	005b      	lsls	r3, r3, #1
 800bfac:	4413      	add	r3, r2
 800bfae:	460a      	mov	r2, r1
 800bfb0:	809a      	strh	r2, [r3, #4]
	} else {
		vq->vq_ring.avail->flags |= VRING_AVAIL_F_NO_INTERRUPT;
	}

	VQUEUE_IDLE(vq);
}
 800bfb2:	e008      	b.n	800bfc6 <virtqueue_disable_cb+0x48>
		vq->vq_ring.avail->flags |= VRING_AVAIL_F_NO_INTERRUPT;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	6a1b      	ldr	r3, [r3, #32]
 800bfb8:	881a      	ldrh	r2, [r3, #0]
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6a1b      	ldr	r3, [r3, #32]
 800bfbe:	f042 0201 	orr.w	r2, r2, #1
 800bfc2:	b292      	uxth	r2, r2
 800bfc4:	801a      	strh	r2, [r3, #0]
}
 800bfc6:	bf00      	nop
 800bfc8:	370c      	adds	r7, #12
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd0:	4770      	bx	lr

0800bfd2 <virtqueue_kick>:
 * virtqueue_kick - Notifies other side that there is buffer available for it.
 *
 * @param vq      - Pointer to VirtIO queue control block
 */
void virtqueue_kick(struct virtqueue *vq)
{
 800bfd2:	b580      	push	{r7, lr}
 800bfd4:	b082      	sub	sp, #8
 800bfd6:	af00      	add	r7, sp, #0
 800bfd8:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	/* Ensure updated avail->idx is visible to host. */
	atomic_thread_fence(memory_order_seq_cst);
 800bfda:	f3bf 8f5b 	dmb	ish

	if (vq_ring_must_notify_host(vq))
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f000 f91d 	bl	800c21e <vq_ring_must_notify_host>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d002      	beq.n	800bff0 <virtqueue_kick+0x1e>
		vq_ring_notify_host(vq);
 800bfea:	6878      	ldr	r0, [r7, #4]
 800bfec:	f000 f94d 	bl	800c28a <vq_ring_notify_host>

	vq->vq_queued_cnt = 0;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2200      	movs	r2, #0
 800bff4:	855a      	strh	r2, [r3, #42]	; 0x2a

	VQUEUE_IDLE(vq);
}
 800bff6:	bf00      	nop
 800bff8:	3708      	adds	r7, #8
 800bffa:	46bd      	mov	sp, r7
 800bffc:	bd80      	pop	{r7, pc}

0800bffe <vq_ring_add_buffer>:
 */
static uint16_t vq_ring_add_buffer(struct virtqueue *vq,
				   struct vring_desc *desc, uint16_t head_idx,
				   struct virtqueue_buf *buf_list, int readable,
				   int writable)
{
 800bffe:	b580      	push	{r7, lr}
 800c000:	b088      	sub	sp, #32
 800c002:	af00      	add	r7, sp, #0
 800c004:	60f8      	str	r0, [r7, #12]
 800c006:	60b9      	str	r1, [r7, #8]
 800c008:	603b      	str	r3, [r7, #0]
 800c00a:	4613      	mov	r3, r2
 800c00c:	80fb      	strh	r3, [r7, #6]
	int i, needed;
	uint16_t idx;

	(void)vq;

	needed = readable + writable;
 800c00e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c012:	4413      	add	r3, r2
 800c014:	617b      	str	r3, [r7, #20]

	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
 800c016:	2300      	movs	r3, #0
 800c018:	61fb      	str	r3, [r7, #28]
 800c01a:	88fb      	ldrh	r3, [r7, #6]
 800c01c:	837b      	strh	r3, [r7, #26]
 800c01e:	e03c      	b.n	800c09a <vq_ring_add_buffer+0x9c>
		VQASSERT(vq, idx != VQ_RING_DESC_CHAIN_END,
			 "premature end of free desc chain");

		dp = &desc[idx];
 800c020:	8b7b      	ldrh	r3, [r7, #26]
 800c022:	011b      	lsls	r3, r3, #4
 800c024:	68ba      	ldr	r2, [r7, #8]
 800c026:	4413      	add	r3, r2
 800c028:	613b      	str	r3, [r7, #16]
		dp->addr = virtqueue_virt_to_phys(vq, buf_list[i].buf);
 800c02a:	69fb      	ldr	r3, [r7, #28]
 800c02c:	00db      	lsls	r3, r3, #3
 800c02e:	683a      	ldr	r2, [r7, #0]
 800c030:	4413      	add	r3, r2
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	4619      	mov	r1, r3
 800c036:	68f8      	ldr	r0, [r7, #12]
 800c038:	f7ff fec8 	bl	800bdcc <virtqueue_virt_to_phys>
 800c03c:	4603      	mov	r3, r0
 800c03e:	461a      	mov	r2, r3
 800c040:	f04f 0300 	mov.w	r3, #0
 800c044:	6939      	ldr	r1, [r7, #16]
 800c046:	e9c1 2300 	strd	r2, r3, [r1]
		dp->len = buf_list[i].len;
 800c04a:	69fb      	ldr	r3, [r7, #28]
 800c04c:	00db      	lsls	r3, r3, #3
 800c04e:	683a      	ldr	r2, [r7, #0]
 800c050:	4413      	add	r3, r2
 800c052:	685b      	ldr	r3, [r3, #4]
 800c054:	461a      	mov	r2, r3
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	609a      	str	r2, [r3, #8]
		dp->flags = 0;
 800c05a:	693b      	ldr	r3, [r7, #16]
 800c05c:	2200      	movs	r2, #0
 800c05e:	819a      	strh	r2, [r3, #12]

		if (i < needed - 1)
 800c060:	697b      	ldr	r3, [r7, #20]
 800c062:	3b01      	subs	r3, #1
 800c064:	69fa      	ldr	r2, [r7, #28]
 800c066:	429a      	cmp	r2, r3
 800c068:	da06      	bge.n	800c078 <vq_ring_add_buffer+0x7a>
			dp->flags |= VRING_DESC_F_NEXT;
 800c06a:	693b      	ldr	r3, [r7, #16]
 800c06c:	899b      	ldrh	r3, [r3, #12]
 800c06e:	f043 0301 	orr.w	r3, r3, #1
 800c072:	b29a      	uxth	r2, r3
 800c074:	693b      	ldr	r3, [r7, #16]
 800c076:	819a      	strh	r2, [r3, #12]

		/*
		 * Readable buffers are inserted  into vring before the
		 * writable buffers.
		 */
		if (i >= readable)
 800c078:	69fa      	ldr	r2, [r7, #28]
 800c07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c07c:	429a      	cmp	r2, r3
 800c07e:	db06      	blt.n	800c08e <vq_ring_add_buffer+0x90>
			dp->flags |= VRING_DESC_F_WRITE;
 800c080:	693b      	ldr	r3, [r7, #16]
 800c082:	899b      	ldrh	r3, [r3, #12]
 800c084:	f043 0302 	orr.w	r3, r3, #2
 800c088:	b29a      	uxth	r2, r3
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	819a      	strh	r2, [r3, #12]
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
 800c08e:	69fb      	ldr	r3, [r7, #28]
 800c090:	3301      	adds	r3, #1
 800c092:	61fb      	str	r3, [r7, #28]
 800c094:	693b      	ldr	r3, [r7, #16]
 800c096:	89db      	ldrh	r3, [r3, #14]
 800c098:	837b      	strh	r3, [r7, #26]
 800c09a:	69fa      	ldr	r2, [r7, #28]
 800c09c:	697b      	ldr	r3, [r7, #20]
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	dbbe      	blt.n	800c020 <vq_ring_add_buffer+0x22>
	}

	return (idx);
 800c0a2:	8b7b      	ldrh	r3, [r7, #26]
}
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	3720      	adds	r7, #32
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	bd80      	pop	{r7, pc}

0800c0ac <vq_ring_free_chain>:
 *
 * vq_ring_free_chain
 *
 */
static void vq_ring_free_chain(struct virtqueue *vq, uint16_t desc_idx)
{
 800c0ac:	b480      	push	{r7}
 800c0ae:	b085      	sub	sp, #20
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
 800c0b4:	460b      	mov	r3, r1
 800c0b6:	807b      	strh	r3, [r7, #2]
	struct vring_desc *dp;
	struct vq_desc_extra *dxp;

	VQ_RING_ASSERT_VALID_IDX(vq, desc_idx);
	dp = &vq->vq_ring.desc[desc_idx];
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	69da      	ldr	r2, [r3, #28]
 800c0bc:	887b      	ldrh	r3, [r7, #2]
 800c0be:	011b      	lsls	r3, r3, #4
 800c0c0:	4413      	add	r3, r2
 800c0c2:	60fb      	str	r3, [r7, #12]
	dxp = &vq->vq_descx[desc_idx];
 800c0c4:	887b      	ldrh	r3, [r7, #2]
 800c0c6:	3307      	adds	r3, #7
 800c0c8:	00db      	lsls	r3, r3, #3
 800c0ca:	687a      	ldr	r2, [r7, #4]
 800c0cc:	4413      	add	r3, r2
 800c0ce:	60bb      	str	r3, [r7, #8]

	if (vq->vq_free_cnt == 0) {
		VQ_RING_ASSERT_CHAIN_TERM(vq);
	}

	vq->vq_free_cnt += dxp->ndescs;
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c0d4:	68bb      	ldr	r3, [r7, #8]
 800c0d6:	889b      	ldrh	r3, [r3, #4]
 800c0d8:	4413      	add	r3, r2
 800c0da:	b29a      	uxth	r2, r3
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	851a      	strh	r2, [r3, #40]	; 0x28
	dxp->ndescs--;
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	889b      	ldrh	r3, [r3, #4]
 800c0e4:	3b01      	subs	r3, #1
 800c0e6:	b29a      	uxth	r2, r3
 800c0e8:	68bb      	ldr	r3, [r7, #8]
 800c0ea:	809a      	strh	r2, [r3, #4]

	if ((dp->flags & VRING_DESC_F_INDIRECT) == 0) {
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	899b      	ldrh	r3, [r3, #12]
 800c0f0:	f003 0304 	and.w	r3, r3, #4
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d113      	bne.n	800c120 <vq_ring_free_chain+0x74>
		while (dp->flags & VRING_DESC_F_NEXT) {
 800c0f8:	e00c      	b.n	800c114 <vq_ring_free_chain+0x68>
			VQ_RING_ASSERT_VALID_IDX(vq, dp->next);
			dp = &vq->vq_ring.desc[dp->next];
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	69da      	ldr	r2, [r3, #28]
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	89db      	ldrh	r3, [r3, #14]
 800c102:	011b      	lsls	r3, r3, #4
 800c104:	4413      	add	r3, r2
 800c106:	60fb      	str	r3, [r7, #12]
			dxp->ndescs--;
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	889b      	ldrh	r3, [r3, #4]
 800c10c:	3b01      	subs	r3, #1
 800c10e:	b29a      	uxth	r2, r3
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	809a      	strh	r2, [r3, #4]
		while (dp->flags & VRING_DESC_F_NEXT) {
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	899b      	ldrh	r3, [r3, #12]
 800c118:	f003 0301 	and.w	r3, r3, #1
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d1ec      	bne.n	800c0fa <vq_ring_free_chain+0x4e>
	/*
	 * We must append the existing free chain, if any, to the end of
	 * newly freed chain. If the virtqueue was completely used, then
	 * head would be VQ_RING_DESC_CHAIN_END (ASSERTed above).
	 */
	dp->next = vq->vq_desc_head_idx;
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	81da      	strh	r2, [r3, #14]
	vq->vq_desc_head_idx = desc_idx;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	887a      	ldrh	r2, [r7, #2]
 800c12c:	861a      	strh	r2, [r3, #48]	; 0x30
}
 800c12e:	bf00      	nop
 800c130:	3714      	adds	r7, #20
 800c132:	46bd      	mov	sp, r7
 800c134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c138:	4770      	bx	lr

0800c13a <vq_ring_init>:
 *
 * vq_ring_init
 *
 */
static void vq_ring_init(struct virtqueue *vq, void *ring_mem, int alignment)
{
 800c13a:	b580      	push	{r7, lr}
 800c13c:	b088      	sub	sp, #32
 800c13e:	af00      	add	r7, sp, #0
 800c140:	60f8      	str	r0, [r7, #12]
 800c142:	60b9      	str	r1, [r7, #8]
 800c144:	607a      	str	r2, [r7, #4]
	struct vring *vr;
	int i, size;

	size = vq->vq_nentries;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	895b      	ldrh	r3, [r3, #10]
 800c14a:	61bb      	str	r3, [r7, #24]
	vr = &vq->vq_ring;
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	3318      	adds	r3, #24
 800c150:	617b      	str	r3, [r7, #20]

	vring_init(vr, size, (unsigned char *)ring_mem, alignment);
 800c152:	69b9      	ldr	r1, [r7, #24]
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	68ba      	ldr	r2, [r7, #8]
 800c158:	6978      	ldr	r0, [r7, #20]
 800c15a:	f7ff fd96 	bl	800bc8a <vring_init>

	for (i = 0; i < size - 1; i++)
 800c15e:	2300      	movs	r3, #0
 800c160:	61fb      	str	r3, [r7, #28]
 800c162:	e00c      	b.n	800c17e <vq_ring_init+0x44>
		vr->desc[i].next = i + 1;
 800c164:	69fb      	ldr	r3, [r7, #28]
 800c166:	b29a      	uxth	r2, r3
 800c168:	697b      	ldr	r3, [r7, #20]
 800c16a:	6859      	ldr	r1, [r3, #4]
 800c16c:	69fb      	ldr	r3, [r7, #28]
 800c16e:	011b      	lsls	r3, r3, #4
 800c170:	440b      	add	r3, r1
 800c172:	3201      	adds	r2, #1
 800c174:	b292      	uxth	r2, r2
 800c176:	81da      	strh	r2, [r3, #14]
	for (i = 0; i < size - 1; i++)
 800c178:	69fb      	ldr	r3, [r7, #28]
 800c17a:	3301      	adds	r3, #1
 800c17c:	61fb      	str	r3, [r7, #28]
 800c17e:	69bb      	ldr	r3, [r7, #24]
 800c180:	3b01      	subs	r3, #1
 800c182:	69fa      	ldr	r2, [r7, #28]
 800c184:	429a      	cmp	r2, r3
 800c186:	dbed      	blt.n	800c164 <vq_ring_init+0x2a>
	vr->desc[i].next = VQ_RING_DESC_CHAIN_END;
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	685a      	ldr	r2, [r3, #4]
 800c18c:	69fb      	ldr	r3, [r7, #28]
 800c18e:	011b      	lsls	r3, r3, #4
 800c190:	4413      	add	r3, r2
 800c192:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800c196:	81da      	strh	r2, [r3, #14]
}
 800c198:	bf00      	nop
 800c19a:	3720      	adds	r7, #32
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}

0800c1a0 <vq_ring_update_avail>:
 *
 * vq_ring_update_avail
 *
 */
static void vq_ring_update_avail(struct virtqueue *vq, uint16_t desc_idx)
{
 800c1a0:	b480      	push	{r7}
 800c1a2:	b085      	sub	sp, #20
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
 800c1a8:	460b      	mov	r3, r1
 800c1aa:	807b      	strh	r3, [r7, #2]
	 * it usable to the host. The chain is made available now rather than
	 * deferring to virtqueue_notify() in the hopes that if the host is
	 * currently running on another CPU, we can keep it processing the new
	 * descriptor.
	 */
	avail_idx = vq->vq_ring.avail->idx & (vq->vq_nentries - 1);
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	6a1b      	ldr	r3, [r3, #32]
 800c1b0:	885b      	ldrh	r3, [r3, #2]
 800c1b2:	b21a      	sxth	r2, r3
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	895b      	ldrh	r3, [r3, #10]
 800c1b8:	3b01      	subs	r3, #1
 800c1ba:	b29b      	uxth	r3, r3
 800c1bc:	b21b      	sxth	r3, r3
 800c1be:	4013      	ands	r3, r2
 800c1c0:	b21b      	sxth	r3, r3
 800c1c2:	81fb      	strh	r3, [r7, #14]
	vq->vq_ring.avail->ring[avail_idx] = desc_idx;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6a1a      	ldr	r2, [r3, #32]
 800c1c8:	89fb      	ldrh	r3, [r7, #14]
 800c1ca:	005b      	lsls	r3, r3, #1
 800c1cc:	4413      	add	r3, r2
 800c1ce:	887a      	ldrh	r2, [r7, #2]
 800c1d0:	809a      	strh	r2, [r3, #4]

	atomic_thread_fence(memory_order_seq_cst);
 800c1d2:	f3bf 8f5b 	dmb	ish

	vq->vq_ring.avail->idx++;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	6a1b      	ldr	r3, [r3, #32]
 800c1da:	885a      	ldrh	r2, [r3, #2]
 800c1dc:	3201      	adds	r2, #1
 800c1de:	b292      	uxth	r2, r2
 800c1e0:	805a      	strh	r2, [r3, #2]

	/* Keep pending count until virtqueue_notify(). */
	vq->vq_queued_cnt++;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c1e6:	3301      	adds	r3, #1
 800c1e8:	b29a      	uxth	r2, r3
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800c1ee:	bf00      	nop
 800c1f0:	3714      	adds	r7, #20
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f8:	4770      	bx	lr

0800c1fa <virtqueue_notification>:
 *
 * virtqueue_interrupt
 *
 */
void virtqueue_notification(struct virtqueue *vq)
{
 800c1fa:	b580      	push	{r7, lr}
 800c1fc:	b082      	sub	sp, #8
 800c1fe:	af00      	add	r7, sp, #0
 800c200:	6078      	str	r0, [r7, #4]
	atomic_thread_fence(memory_order_seq_cst);
 800c202:	f3bf 8f5b 	dmb	ish
	if (vq->callback)
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	691b      	ldr	r3, [r3, #16]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d003      	beq.n	800c216 <virtqueue_notification+0x1c>
		vq->callback(vq);
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	691b      	ldr	r3, [r3, #16]
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	4798      	blx	r3
}
 800c216:	bf00      	nop
 800c218:	3708      	adds	r7, #8
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}

0800c21e <vq_ring_must_notify_host>:
 *
 * vq_ring_must_notify_host
 *
 */
static int vq_ring_must_notify_host(struct virtqueue *vq)
{
 800c21e:	b580      	push	{r7, lr}
 800c220:	b084      	sub	sp, #16
 800c222:	af00      	add	r7, sp, #0
 800c224:	6078      	str	r0, [r7, #4]
	uint16_t new_idx, prev_idx, event_idx;

	if (vq->vq_flags & VIRTQUEUE_FLAG_EVENT_IDX) {
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	68db      	ldr	r3, [r3, #12]
 800c22a:	f003 0302 	and.w	r3, r3, #2
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d01d      	beq.n	800c26e <vq_ring_must_notify_host+0x50>
		new_idx = vq->vq_ring.avail->idx;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	6a1b      	ldr	r3, [r3, #32]
 800c236:	885b      	ldrh	r3, [r3, #2]
 800c238:	81fb      	strh	r3, [r7, #14]
		prev_idx = new_idx - vq->vq_queued_cnt;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c23e:	89fa      	ldrh	r2, [r7, #14]
 800c240:	1ad3      	subs	r3, r2, r3
 800c242:	81bb      	strh	r3, [r7, #12]
		event_idx = vring_avail_event(&vq->vq_ring);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	699b      	ldr	r3, [r3, #24]
 800c24c:	00db      	lsls	r3, r3, #3
 800c24e:	4413      	add	r3, r2
 800c250:	685b      	ldr	r3, [r3, #4]
 800c252:	817b      	strh	r3, [r7, #10]

		return (vring_need_event(event_idx, new_idx, prev_idx) != 0);
 800c254:	89ba      	ldrh	r2, [r7, #12]
 800c256:	89f9      	ldrh	r1, [r7, #14]
 800c258:	897b      	ldrh	r3, [r7, #10]
 800c25a:	4618      	mov	r0, r3
 800c25c:	f7ff fd3e 	bl	800bcdc <vring_need_event>
 800c260:	4603      	mov	r3, r0
 800c262:	2b00      	cmp	r3, #0
 800c264:	bf14      	ite	ne
 800c266:	2301      	movne	r3, #1
 800c268:	2300      	moveq	r3, #0
 800c26a:	b2db      	uxtb	r3, r3
 800c26c:	e009      	b.n	800c282 <vq_ring_must_notify_host+0x64>
	}

	return ((vq->vq_ring.used->flags & VRING_USED_F_NO_NOTIFY) == 0);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c272:	881b      	ldrh	r3, [r3, #0]
 800c274:	f003 0301 	and.w	r3, r3, #1
 800c278:	2b00      	cmp	r3, #0
 800c27a:	bf0c      	ite	eq
 800c27c:	2301      	moveq	r3, #1
 800c27e:	2300      	movne	r3, #0
 800c280:	b2db      	uxtb	r3, r3
}
 800c282:	4618      	mov	r0, r3
 800c284:	3710      	adds	r7, #16
 800c286:	46bd      	mov	sp, r7
 800c288:	bd80      	pop	{r7, pc}

0800c28a <vq_ring_notify_host>:
 *
 * vq_ring_notify_host
 *
 */
static void vq_ring_notify_host(struct virtqueue *vq)
{
 800c28a:	b580      	push	{r7, lr}
 800c28c:	b082      	sub	sp, #8
 800c28e:	af00      	add	r7, sp, #0
 800c290:	6078      	str	r0, [r7, #4]
	if (vq->notify)
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	695b      	ldr	r3, [r3, #20]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d003      	beq.n	800c2a2 <vq_ring_notify_host+0x18>
		vq->notify(vq);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	695b      	ldr	r3, [r3, #20]
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	4798      	blx	r3
}
 800c2a2:	bf00      	nop
 800c2a4:	3708      	adds	r7, #8
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}
	...

0800c2ac <HAL_HSEM_FreeCallback>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b082      	sub	sp, #8
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]

  /* USER CODE END HSEM_FREE_CALLBACK */

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SemMask);
  msg_received = RX_NEW_MSG;
 800c2b4:	4b04      	ldr	r3, [pc, #16]	; (800c2c8 <HAL_HSEM_FreeCallback+0x1c>)
 800c2b6:	2201      	movs	r2, #1
 800c2b8:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN PRE_HSEM_FREE_CALLBACK_CM7 */

  /* USER CODE END PRE_HSEM_FREE_CALLBACK_CM7 */

  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_1));
 800c2ba:	2002      	movs	r0, #2
 800c2bc:	f7f6 fe0c 	bl	8002ed8 <HAL_HSEM_ActivateNotification>

  /* USER CODE BEGIN POST_HSEM_FREE_CALLBACK_CM4 */

  /* USER CODE END POST_HSEM_FREE_CALLBACK_CM4 */
#endif
}
 800c2c0:	bf00      	nop
 800c2c2:	3708      	adds	r7, #8
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}
 800c2c8:	240005a0 	.word	0x240005a0

0800c2cc <MAILBOX_Init>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  None
  * @retval : Operation result
  */
int MAILBOX_Init(void)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b082      	sub	sp, #8
 800c2d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MAILBOX_INIT */

  /* USER CODE END MAILBOX_INIT */
  __HAL_RCC_HSEM_CLK_ENABLE();
 800c2d2:	4b0f      	ldr	r3, [pc, #60]	; (800c310 <MAILBOX_Init+0x44>)
 800c2d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c2d8:	4a0d      	ldr	r2, [pc, #52]	; (800c310 <MAILBOX_Init+0x44>)
 800c2da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800c2de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800c2e2:	4b0b      	ldr	r3, [pc, #44]	; (800c310 <MAILBOX_Init+0x44>)
 800c2e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c2e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c2ec:	607b      	str	r3, [r7, #4]
 800c2ee:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN PRE_MAILBOX_INIT_CM7 */

  /* USER CODE END PRE_MAILBOX_INIT_CM7 */

  /* Enable CM7 receive irq */
  HAL_NVIC_SetPriority(HSEM1_IRQn, 0, 1);
 800c2f0:	2201      	movs	r2, #1
 800c2f2:	2100      	movs	r1, #0
 800c2f4:	207d      	movs	r0, #125	; 0x7d
 800c2f6:	f7f5 ff30 	bl	800215a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM1_IRQn);
 800c2fa:	207d      	movs	r0, #125	; 0x7d
 800c2fc:	f7f5 ff47 	bl	800218e <HAL_NVIC_EnableIRQ>
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_1));
 800c300:	2002      	movs	r0, #2
 800c302:	f7f6 fde9 	bl	8002ed8 <HAL_HSEM_ActivateNotification>
  /* USER CODE BEGIN POST_MAILBOX_INIT_CM4 */

  /* USER CODE END POST_MAILBOX_INIT_CM4 */
#endif

  return 0;
 800c306:	2300      	movs	r3, #0
}
 800c308:	4618      	mov	r0, r3
 800c30a:	3708      	adds	r7, #8
 800c30c:	46bd      	mov	sp, r7
 800c30e:	bd80      	pop	{r7, pc}
 800c310:	58024400 	.word	0x58024400

0800c314 <MAILBOX_Poll>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  virtio device
  * @retval : Operation result
  */
int MAILBOX_Poll(struct virtio_device *vdev)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b082      	sub	sp, #8
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
  /* If we got an interrupt, ask for the corresponding virtqueue processing */

  if (msg_received == RX_NEW_MSG)
 800c31c:	4b09      	ldr	r3, [pc, #36]	; (800c344 <MAILBOX_Poll+0x30>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	2b01      	cmp	r3, #1
 800c322:	d108      	bne.n	800c336 <MAILBOX_Poll+0x22>

    /* USER CODE BEGIN PRE_NEW_MSG_CM7 */

    /* USER CODE END PRE_NEW_MSG_CM7 */

    rproc_virtio_notified(vdev, VRING0_ID);
 800c324:	2100      	movs	r1, #0
 800c326:	6878      	ldr	r0, [r7, #4]
 800c328:	f7fe fbdf 	bl	800aaea <rproc_virtio_notified>

    /* USER CODE BEGIN POST_NEW_MSG_CM4 */

    /* USER CODE END POST_NEW_MSG_CM4 */
#endif
    msg_received = RX_NO_MSG;
 800c32c:	4b05      	ldr	r3, [pc, #20]	; (800c344 <MAILBOX_Poll+0x30>)
 800c32e:	2200      	movs	r2, #0
 800c330:	601a      	str	r2, [r3, #0]
    return 0;
 800c332:	2300      	movs	r3, #0
 800c334:	e001      	b.n	800c33a <MAILBOX_Poll+0x26>
  }

    /* USER CODE BEGIN NO_MSG */

    /* USER CODE END NO_MSG */
  return -EAGAIN;
 800c336:	f06f 030a 	mvn.w	r3, #10
}
 800c33a:	4618      	mov	r0, r3
 800c33c:	3708      	adds	r7, #8
 800c33e:	46bd      	mov	sp, r7
 800c340:	bd80      	pop	{r7, pc}
 800c342:	bf00      	nop
 800c344:	240005a0 	.word	0x240005a0

0800c348 <MAILBOX_Notify>:
  * @brief  Callback function called by OpenAMP MW to notify message processing
  * @param  VRING id
  * @retval Operation result
  */
int MAILBOX_Notify(void *priv, uint32_t id)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b082      	sub	sp, #8
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
 800c350:	6039      	str	r1, [r7, #0]
#ifdef CORE_CM7

  /* USER CODE BEGIN  PRE_MAILBOX_NOTIFY_CM7 */

  /* USER CODE END PRE_MAILBOX_NOTIFY_CM7 */
  HAL_HSEM_FastTake(HSEM_ID_0);
 800c352:	2000      	movs	r0, #0
 800c354:	f7f6 fd92 	bl	8002e7c <HAL_HSEM_FastTake>
  HAL_HSEM_Release(HSEM_ID_0,0);
 800c358:	2100      	movs	r1, #0
 800c35a:	2000      	movs	r0, #0
 800c35c:	f7f6 fda8 	bl	8002eb0 <HAL_HSEM_Release>
  /* USER CODE BEGIN  POST_MAILBOX_NOTIFY_CM4 */

  /* USER CODE END POST_MAILBOX_NOTIFY_CM4 */
#endif

  return 0;
 800c360:	2300      	movs	r3, #0
}
 800c362:	4618      	mov	r0, r3
 800c364:	3708      	adds	r7, #8
 800c366:	46bd      	mov	sp, r7
 800c368:	bd80      	pop	{r7, pc}

0800c36a <is_rpmsg_ept_ready>:
 *
 * Returns 1 if the rpmsg endpoint has both local addr and destination
 * addr set, 0 otherwise
 */
static inline unsigned int is_rpmsg_ept_ready(struct rpmsg_endpoint *ept)
{
 800c36a:	b480      	push	{r7}
 800c36c:	b083      	sub	sp, #12
 800c36e:	af00      	add	r7, sp, #0
 800c370:	6078      	str	r0, [r7, #4]
	return (ept->dest_addr != RPMSG_ADDR_ANY &&
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c37a:	d006      	beq.n	800c38a <is_rpmsg_ept_ready+0x20>
		ept->addr != RPMSG_ADDR_ANY);
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	return (ept->dest_addr != RPMSG_ADDR_ANY &&
 800c380:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c384:	d001      	beq.n	800c38a <is_rpmsg_ept_ready+0x20>
 800c386:	2301      	movs	r3, #1
 800c388:	e000      	b.n	800c38c <is_rpmsg_ept_ready+0x22>
 800c38a:	2300      	movs	r3, #0
}
 800c38c:	4618      	mov	r0, r3
 800c38e:	370c      	adds	r7, #12
 800c390:	46bd      	mov	sp, r7
 800c392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c396:	4770      	bx	lr

0800c398 <metal_device_io_region>:
 * @param[in]	index		Region index.
 * @return I/O accessor handle, or NULL on failure.
 */
static inline struct metal_io_region *
metal_device_io_region(struct metal_device *device, unsigned index)
{
 800c398:	b480      	push	{r7}
 800c39a:	b083      	sub	sp, #12
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
 800c3a0:	6039      	str	r1, [r7, #0]
	return (index < device->num_regions
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	689b      	ldr	r3, [r3, #8]
		? &device->regions[index]
		: NULL);
 800c3a6:	683a      	ldr	r2, [r7, #0]
 800c3a8:	429a      	cmp	r2, r3
 800c3aa:	d209      	bcs.n	800c3c0 <metal_device_io_region+0x28>
 800c3ac:	683a      	ldr	r2, [r7, #0]
 800c3ae:	4613      	mov	r3, r2
 800c3b0:	005b      	lsls	r3, r3, #1
 800c3b2:	4413      	add	r3, r2
 800c3b4:	011b      	lsls	r3, r3, #4
 800c3b6:	3308      	adds	r3, #8
 800c3b8:	687a      	ldr	r2, [r7, #4]
 800c3ba:	4413      	add	r3, r2
 800c3bc:	3304      	adds	r3, #4
 800c3be:	e000      	b.n	800c3c2 <metal_device_io_region+0x2a>
 800c3c0:	2300      	movs	r3, #0
}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	370c      	adds	r7, #12
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3cc:	4770      	bx	lr
	...

0800c3d0 <OPENAMP_shmem_init>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

static int OPENAMP_shmem_init(int RPMsgRole)
{
 800c3d0:	b590      	push	{r4, r7, lr}
 800c3d2:	b08d      	sub	sp, #52	; 0x34
 800c3d4:	af04      	add	r7, sp, #16
 800c3d6:	6078      	str	r0, [r7, #4]
  int status = 0;
 800c3d8:	2300      	movs	r3, #0
 800c3da:	61fb      	str	r3, [r7, #28]
  struct metal_device *device = NULL;
 800c3dc:	2300      	movs	r3, #0
 800c3de:	61bb      	str	r3, [r7, #24]
  struct metal_init_params metal_params = METAL_INIT_DEFAULTS;
 800c3e0:	4a41      	ldr	r2, [pc, #260]	; (800c4e8 <OPENAMP_shmem_init+0x118>)
 800c3e2:	f107 0310 	add.w	r3, r7, #16
 800c3e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c3ea:	e883 0003 	stmia.w	r3, {r0, r1}
  void* rsc_tab_addr = NULL;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	60fb      	str	r3, [r7, #12]
  int rsc_size = 0;
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN PRE_LIB_METAL_INIT */

  /* USER CODE END  PRE_LIB_METAL_INIT */
  metal_init(&metal_params);
 800c3f6:	f107 0310 	add.w	r3, r7, #16
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	f7fd fe28 	bl	800a050 <metal_init>

  status = metal_register_generic_device(&shm_device);
 800c400:	483a      	ldr	r0, [pc, #232]	; (800c4ec <OPENAMP_shmem_init+0x11c>)
 800c402:	f7fd fccd 	bl	8009da0 <metal_register_generic_device>
 800c406:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
 800c408:	69fb      	ldr	r3, [r7, #28]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d001      	beq.n	800c412 <OPENAMP_shmem_init+0x42>
    return status;
 800c40e:	69fb      	ldr	r3, [r7, #28]
 800c410:	e066      	b.n	800c4e0 <OPENAMP_shmem_init+0x110>
  }

  status = metal_device_open("generic", SHM_DEVICE_NAME, &device);
 800c412:	f107 0318 	add.w	r3, r7, #24
 800c416:	461a      	mov	r2, r3
 800c418:	4935      	ldr	r1, [pc, #212]	; (800c4f0 <OPENAMP_shmem_init+0x120>)
 800c41a:	4836      	ldr	r0, [pc, #216]	; (800c4f4 <OPENAMP_shmem_init+0x124>)
 800c41c:	f7fd fc82 	bl	8009d24 <metal_device_open>
 800c420:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
 800c422:	69fb      	ldr	r3, [r7, #28]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d001      	beq.n	800c42c <OPENAMP_shmem_init+0x5c>
    return status;
 800c428:	69fb      	ldr	r3, [r7, #28]
 800c42a:	e059      	b.n	800c4e0 <OPENAMP_shmem_init+0x110>
  }

  shm_physmap = SHM_START_ADDRESS;
 800c42c:	4a32      	ldr	r2, [pc, #200]	; (800c4f8 <OPENAMP_shmem_init+0x128>)
 800c42e:	4b33      	ldr	r3, [pc, #204]	; (800c4fc <OPENAMP_shmem_init+0x12c>)
 800c430:	601a      	str	r2, [r3, #0]
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
 800c432:	69bb      	ldr	r3, [r7, #24]
 800c434:	f103 000c 	add.w	r0, r3, #12
                SHM_SIZE, -1, 0, NULL);
 800c438:	4a31      	ldr	r2, [pc, #196]	; (800c500 <OPENAMP_shmem_init+0x130>)
 800c43a:	4b2f      	ldr	r3, [pc, #188]	; (800c4f8 <OPENAMP_shmem_init+0x128>)
 800c43c:	1ad3      	subs	r3, r2, r3
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
 800c43e:	461a      	mov	r2, r3
 800c440:	2300      	movs	r3, #0
 800c442:	9302      	str	r3, [sp, #8]
 800c444:	2300      	movs	r3, #0
 800c446:	9301      	str	r3, [sp, #4]
 800c448:	f04f 33ff 	mov.w	r3, #4294967295
 800c44c:	9300      	str	r3, [sp, #0]
 800c44e:	4613      	mov	r3, r2
 800c450:	4a2a      	ldr	r2, [pc, #168]	; (800c4fc <OPENAMP_shmem_init+0x12c>)
 800c452:	4929      	ldr	r1, [pc, #164]	; (800c4f8 <OPENAMP_shmem_init+0x128>)
 800c454:	f7fd fe49 	bl	800a0ea <metal_io_init>

  /* USER CODE BEGIN PRE_SHM_IO_INIT */

  /* USER CODE END PRE_SHM_IO_INIT */
  shm_io = metal_device_io_region(device, 0);
 800c458:	69bb      	ldr	r3, [r7, #24]
 800c45a:	2100      	movs	r1, #0
 800c45c:	4618      	mov	r0, r3
 800c45e:	f7ff ff9b 	bl	800c398 <metal_device_io_region>
 800c462:	4603      	mov	r3, r0
 800c464:	4a27      	ldr	r2, [pc, #156]	; (800c504 <OPENAMP_shmem_init+0x134>)
 800c466:	6013      	str	r3, [r2, #0]
  if (shm_io == NULL) {
 800c468:	4b26      	ldr	r3, [pc, #152]	; (800c504 <OPENAMP_shmem_init+0x134>)
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d102      	bne.n	800c476 <OPENAMP_shmem_init+0xa6>
    return -1;
 800c470:	f04f 33ff 	mov.w	r3, #4294967295
 800c474:	e034      	b.n	800c4e0 <OPENAMP_shmem_init+0x110>
  /* USER CODE BEGIN POST_SHM_IO_INIT */

  /* USER CODE END POST_SHM_IO_INIT */

  /* Initialize resources table variables */
  resource_table_init(RPMsgRole, &rsc_tab_addr, &rsc_size);
 800c476:	f107 0208 	add.w	r2, r7, #8
 800c47a:	f107 030c 	add.w	r3, r7, #12
 800c47e:	4619      	mov	r1, r3
 800c480:	6878      	ldr	r0, [r7, #4]
 800c482:	f000 f91d 	bl	800c6c0 <resource_table_init>
  rsc_table = (struct shared_resource_table *)rsc_tab_addr;
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	4a1f      	ldr	r2, [pc, #124]	; (800c508 <OPENAMP_shmem_init+0x138>)
 800c48a:	6013      	str	r3, [r2, #0]
  if (!rsc_table)
 800c48c:	4b1e      	ldr	r3, [pc, #120]	; (800c508 <OPENAMP_shmem_init+0x138>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d102      	bne.n	800c49a <OPENAMP_shmem_init+0xca>
  {
    return -1;
 800c494:	f04f 33ff 	mov.w	r3, #4294967295
 800c498:	e022      	b.n	800c4e0 <OPENAMP_shmem_init+0x110>

  /* USER CODE BEGIN POST_RSC_TABLE_INIT */

  /* USER CODE END  POST_RSC_TABLE_INIT */

  metal_io_init(&device->regions[1], rsc_table,
 800c49a:	69bb      	ldr	r3, [r7, #24]
 800c49c:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800c4a0:	4b19      	ldr	r3, [pc, #100]	; (800c508 <OPENAMP_shmem_init+0x138>)
 800c4a2:	6819      	ldr	r1, [r3, #0]
 800c4a4:	4b18      	ldr	r3, [pc, #96]	; (800c508 <OPENAMP_shmem_init+0x138>)
 800c4a6:	681a      	ldr	r2, [r3, #0]
 800c4a8:	68bb      	ldr	r3, [r7, #8]
 800c4aa:	461c      	mov	r4, r3
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	9302      	str	r3, [sp, #8]
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	9301      	str	r3, [sp, #4]
 800c4b4:	f04f 33ff 	mov.w	r3, #4294967295
 800c4b8:	9300      	str	r3, [sp, #0]
 800c4ba:	4623      	mov	r3, r4
 800c4bc:	f7fd fe15 	bl	800a0ea <metal_io_init>
               (metal_phys_addr_t *)rsc_table, rsc_size, -1U, 0, NULL);

  /* USER CODE BEGIN POST_METAL_IO_INIT */

  /* USER CODE END  POST_METAL_IO_INIT */
  rsc_io = metal_device_io_region(device, 1);
 800c4c0:	69bb      	ldr	r3, [r7, #24]
 800c4c2:	2101      	movs	r1, #1
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	f7ff ff67 	bl	800c398 <metal_device_io_region>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	4a0f      	ldr	r2, [pc, #60]	; (800c50c <OPENAMP_shmem_init+0x13c>)
 800c4ce:	6013      	str	r3, [r2, #0]
  if (rsc_io == NULL) {
 800c4d0:	4b0e      	ldr	r3, [pc, #56]	; (800c50c <OPENAMP_shmem_init+0x13c>)
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d102      	bne.n	800c4de <OPENAMP_shmem_init+0x10e>
    return -1;
 800c4d8:	f04f 33ff 	mov.w	r3, #4294967295
 800c4dc:	e000      	b.n	800c4e0 <OPENAMP_shmem_init+0x110>
  }

  /* USER CODE BEGIN POST_RSC_IO_INIT */

  /* USER CODE END  POST_RSC_IO_INIT */
  return 0;
 800c4de:	2300      	movs	r3, #0
}
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	3724      	adds	r7, #36	; 0x24
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bd90      	pop	{r4, r7, pc}
 800c4e8:	080115ec 	.word	0x080115ec
 800c4ec:	24000060 	.word	0x24000060
 800c4f0:	080115d8 	.word	0x080115d8
 800c4f4:	080115e4 	.word	0x080115e4
 800c4f8:	38000400 	.word	0x38000400
 800c4fc:	24000634 	.word	0x24000634
 800c500:	38010000 	.word	0x38010000
 800c504:	240005a4 	.word	0x240005a4
 800c508:	240005ac 	.word	0x240005ac
 800c50c:	240005a8 	.word	0x240005a8

0800c510 <MX_OPENAMP_Init>:

int MX_OPENAMP_Init(int RPMsgRole, rpmsg_ns_bind_cb ns_bind_cb)
{
 800c510:	b590      	push	{r4, r7, lr}
 800c512:	b08b      	sub	sp, #44	; 0x2c
 800c514:	af04      	add	r7, sp, #16
 800c516:	6078      	str	r0, [r7, #4]
 800c518:	6039      	str	r1, [r7, #0]
  struct fw_rsc_vdev_vring *vring_rsc = NULL;
 800c51a:	2300      	movs	r3, #0
 800c51c:	617b      	str	r3, [r7, #20]
  struct virtio_device *vdev = NULL;
 800c51e:	2300      	movs	r3, #0
 800c520:	613b      	str	r3, [r7, #16]
  int status = 0;
 800c522:	2300      	movs	r3, #0
 800c524:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN MAILBOX_Init */

  /* USER CODE END MAIL_BOX_Init */

  MAILBOX_Init();
 800c526:	f7ff fed1 	bl	800c2cc <MAILBOX_Init>

  /* Libmetal Initilalization */
  status = OPENAMP_shmem_init(RPMsgRole);
 800c52a:	6878      	ldr	r0, [r7, #4]
 800c52c:	f7ff ff50 	bl	800c3d0 <OPENAMP_shmem_init>
 800c530:	60f8      	str	r0, [r7, #12]
  if(status)
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d001      	beq.n	800c53c <MX_OPENAMP_Init+0x2c>
  {
    return status;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	e06a      	b.n	800c612 <MX_OPENAMP_Init+0x102>
  }

  /* USER CODE BEGIN  PRE_VIRTIO_INIT */

  /* USER CODE END PRE_VIRTIO_INIT */
  vdev = rproc_virtio_create_vdev(RPMsgRole, VDEV_ID, &rsc_table->vdev,
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	4b37      	ldr	r3, [pc, #220]	; (800c61c <MX_OPENAMP_Init+0x10c>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f103 0218 	add.w	r2, r3, #24
 800c546:	4b36      	ldr	r3, [pc, #216]	; (800c620 <MX_OPENAMP_Init+0x110>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	2100      	movs	r1, #0
 800c54c:	9102      	str	r1, [sp, #8]
 800c54e:	4935      	ldr	r1, [pc, #212]	; (800c624 <MX_OPENAMP_Init+0x114>)
 800c550:	9101      	str	r1, [sp, #4]
 800c552:	2100      	movs	r1, #0
 800c554:	9100      	str	r1, [sp, #0]
 800c556:	21ff      	movs	r1, #255	; 0xff
 800c558:	f7fe f9e8 	bl	800a92c <rproc_virtio_create_vdev>
 800c55c:	6138      	str	r0, [r7, #16]
                                  rsc_io, NULL, MAILBOX_Notify, NULL);
  if (vdev == NULL)
 800c55e:	693b      	ldr	r3, [r7, #16]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d102      	bne.n	800c56a <MX_OPENAMP_Init+0x5a>
  {
    return -1;
 800c564:	f04f 33ff 	mov.w	r3, #4294967295
 800c568:	e053      	b.n	800c612 <MX_OPENAMP_Init+0x102>
  }

  rproc_virtio_wait_remote_ready(vdev);
 800c56a:	6938      	ldr	r0, [r7, #16]
 800c56c:	f7fe faf9 	bl	800ab62 <rproc_virtio_wait_remote_ready>

  /* USER CODE BEGIN  POST_VIRTIO_INIT */

  /* USER CODE END POST_VIRTIO_INIT */
  vring_rsc = &rsc_table->vring0;
 800c570:	4b2a      	ldr	r3, [pc, #168]	; (800c61c <MX_OPENAMP_Init+0x10c>)
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	3334      	adds	r3, #52	; 0x34
 800c576:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 800c578:	697b      	ldr	r3, [r7, #20]
 800c57a:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
 800c57c:	697b      	ldr	r3, [r7, #20]
 800c57e:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 800c580:	461c      	mov	r4, r3
 800c582:	4b29      	ldr	r3, [pc, #164]	; (800c628 <MX_OPENAMP_Init+0x118>)
 800c584:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
 800c586:	697a      	ldr	r2, [r7, #20]
 800c588:	6892      	ldr	r2, [r2, #8]
 800c58a:	6979      	ldr	r1, [r7, #20]
 800c58c:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 800c58e:	9102      	str	r1, [sp, #8]
 800c590:	9201      	str	r2, [sp, #4]
 800c592:	9300      	str	r3, [sp, #0]
 800c594:	4623      	mov	r3, r4
 800c596:	4602      	mov	r2, r0
 800c598:	2100      	movs	r1, #0
 800c59a:	6938      	ldr	r0, [r7, #16]
 800c59c:	f7fe fa74 	bl	800aa88 <rproc_virtio_init_vring>
 800c5a0:	60f8      	str	r0, [r7, #12]
  if (status != 0)
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d001      	beq.n	800c5ac <MX_OPENAMP_Init+0x9c>
  {
    return status;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	e032      	b.n	800c612 <MX_OPENAMP_Init+0x102>
  }

  /* USER CODE BEGIN  POST_VRING0_INIT */

  /* USER CODE END POST_VRING0_INIT */
  vring_rsc = &rsc_table->vring1;
 800c5ac:	4b1b      	ldr	r3, [pc, #108]	; (800c61c <MX_OPENAMP_Init+0x10c>)
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	3348      	adds	r3, #72	; 0x48
 800c5b2:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 800c5b4:	697b      	ldr	r3, [r7, #20]
 800c5b6:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
 800c5b8:	697b      	ldr	r3, [r7, #20]
 800c5ba:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 800c5bc:	461c      	mov	r4, r3
 800c5be:	4b1a      	ldr	r3, [pc, #104]	; (800c628 <MX_OPENAMP_Init+0x118>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
 800c5c2:	697a      	ldr	r2, [r7, #20]
 800c5c4:	6892      	ldr	r2, [r2, #8]
 800c5c6:	6979      	ldr	r1, [r7, #20]
 800c5c8:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 800c5ca:	9102      	str	r1, [sp, #8]
 800c5cc:	9201      	str	r2, [sp, #4]
 800c5ce:	9300      	str	r3, [sp, #0]
 800c5d0:	4623      	mov	r3, r4
 800c5d2:	4602      	mov	r2, r0
 800c5d4:	2101      	movs	r1, #1
 800c5d6:	6938      	ldr	r0, [r7, #16]
 800c5d8:	f7fe fa56 	bl	800aa88 <rproc_virtio_init_vring>
 800c5dc:	60f8      	str	r0, [r7, #12]
  if (status != 0)
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d001      	beq.n	800c5e8 <MX_OPENAMP_Init+0xd8>
  {
    return status;
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	e014      	b.n	800c612 <MX_OPENAMP_Init+0x102>

  /* USER CODE BEGIN  POST_VRING1_INIT */

  /* USER CODE END POST_VRING1_INIT */

  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
 800c5e8:	4b10      	ldr	r3, [pc, #64]	; (800c62c <MX_OPENAMP_Init+0x11c>)
 800c5ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5ee:	4619      	mov	r1, r3
                             (size_t)SHM_SIZE);
 800c5f0:	4a0f      	ldr	r2, [pc, #60]	; (800c630 <MX_OPENAMP_Init+0x120>)
 800c5f2:	4b0e      	ldr	r3, [pc, #56]	; (800c62c <MX_OPENAMP_Init+0x11c>)
 800c5f4:	1ad3      	subs	r3, r2, r3
  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
 800c5f6:	461a      	mov	r2, r3
 800c5f8:	480e      	ldr	r0, [pc, #56]	; (800c634 <MX_OPENAMP_Init+0x124>)
 800c5fa:	f7fe ff23 	bl	800b444 <rpmsg_virtio_init_shm_pool>
  rpmsg_init_vdev(&rvdev, vdev, ns_bind_cb, shm_io, &shpool);
 800c5fe:	4b0a      	ldr	r3, [pc, #40]	; (800c628 <MX_OPENAMP_Init+0x118>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	4a0c      	ldr	r2, [pc, #48]	; (800c634 <MX_OPENAMP_Init+0x124>)
 800c604:	9200      	str	r2, [sp, #0]
 800c606:	683a      	ldr	r2, [r7, #0]
 800c608:	6939      	ldr	r1, [r7, #16]
 800c60a:	480b      	ldr	r0, [pc, #44]	; (800c638 <MX_OPENAMP_Init+0x128>)
 800c60c:	f7ff f98a 	bl	800b924 <rpmsg_init_vdev>

  /* USER CODE BEGIN POST_RPMSG_INIT */

  /* USER CODE END POST_RPMSG_INIT */

  return 0;
 800c610:	2300      	movs	r3, #0
}
 800c612:	4618      	mov	r0, r3
 800c614:	371c      	adds	r7, #28
 800c616:	46bd      	mov	sp, r7
 800c618:	bd90      	pop	{r4, r7, pc}
 800c61a:	bf00      	nop
 800c61c:	240005ac 	.word	0x240005ac
 800c620:	240005a8 	.word	0x240005a8
 800c624:	0800c349 	.word	0x0800c349
 800c628:	240005a4 	.word	0x240005a4
 800c62c:	38000400 	.word	0x38000400
 800c630:	38010000 	.word	0x38010000
 800c634:	240005b0 	.word	0x240005b0
 800c638:	240005bc 	.word	0x240005bc

0800c63c <OPENAMP_create_endpoint>:
}

int OPENAMP_create_endpoint(struct rpmsg_endpoint *ept, const char *name,
                            uint32_t dest, rpmsg_ept_cb cb,
                            rpmsg_ns_unbind_cb unbind_cb)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b08a      	sub	sp, #40	; 0x28
 800c640:	af04      	add	r7, sp, #16
 800c642:	60f8      	str	r0, [r7, #12]
 800c644:	60b9      	str	r1, [r7, #8]
 800c646:	607a      	str	r2, [r7, #4]
 800c648:	603b      	str	r3, [r7, #0]
  int ret = 0;
 800c64a:	2300      	movs	r3, #0
 800c64c:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN PRE_EP_CREATE */

  /* USER CODE END PRE_EP_CREATE */

  ret = rpmsg_create_ept(ept, &rvdev.rdev, name, RPMSG_ADDR_ANY, dest, cb,
 800c64e:	6a3b      	ldr	r3, [r7, #32]
 800c650:	9302      	str	r3, [sp, #8]
 800c652:	683b      	ldr	r3, [r7, #0]
 800c654:	9301      	str	r3, [sp, #4]
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	9300      	str	r3, [sp, #0]
 800c65a:	f04f 33ff 	mov.w	r3, #4294967295
 800c65e:	68ba      	ldr	r2, [r7, #8]
 800c660:	4904      	ldr	r1, [pc, #16]	; (800c674 <OPENAMP_create_endpoint+0x38>)
 800c662:	68f8      	ldr	r0, [r7, #12]
 800c664:	f7fe fd0a 	bl	800b07c <rpmsg_create_ept>
 800c668:	6178      	str	r0, [r7, #20]
		          unbind_cb);

  /* USER CODE BEGIN POST_EP_CREATE */

  /* USER CODE END POST_EP_CREATE */
  return ret;
 800c66a:	697b      	ldr	r3, [r7, #20]
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	3718      	adds	r7, #24
 800c670:	46bd      	mov	sp, r7
 800c672:	bd80      	pop	{r7, pc}
 800c674:	240005bc 	.word	0x240005bc

0800c678 <OPENAMP_check_for_message>:

void OPENAMP_check_for_message(void)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MSG_CHECK */

  /* USER CODE END MSG_CHECK */
  MAILBOX_Poll(rvdev.vdev);
 800c67c:	4b03      	ldr	r3, [pc, #12]	; (800c68c <OPENAMP_check_for_message+0x14>)
 800c67e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c680:	4618      	mov	r0, r3
 800c682:	f7ff fe47 	bl	800c314 <MAILBOX_Poll>
}
 800c686:	bf00      	nop
 800c688:	bd80      	pop	{r7, pc}
 800c68a:	bf00      	nop
 800c68c:	240005bc 	.word	0x240005bc

0800c690 <OPENAMP_Wait_EndPointready>:

void OPENAMP_Wait_EndPointready(struct rpmsg_endpoint *rp_ept)
{
 800c690:	b580      	push	{r7, lr}
 800c692:	b082      	sub	sp, #8
 800c694:	af00      	add	r7, sp, #0
 800c696:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EP_READY */

  /* USER CODE END EP_READY */

  while(!is_rpmsg_ept_ready(rp_ept))
 800c698:	e004      	b.n	800c6a4 <OPENAMP_Wait_EndPointready+0x14>
  {
    /* USER CODE BEGIN 0 */

    /* USER CODE END 0 */
      MAILBOX_Poll(rvdev.vdev);
 800c69a:	4b08      	ldr	r3, [pc, #32]	; (800c6bc <OPENAMP_Wait_EndPointready+0x2c>)
 800c69c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f7ff fe38 	bl	800c314 <MAILBOX_Poll>
  while(!is_rpmsg_ept_ready(rp_ept))
 800c6a4:	6878      	ldr	r0, [r7, #4]
 800c6a6:	f7ff fe60 	bl	800c36a <is_rpmsg_ept_ready>
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d0f4      	beq.n	800c69a <OPENAMP_Wait_EndPointready+0xa>

    /* USER CODE BEGIN 1 */

    /* USER CODE END 1 */
  }
}
 800c6b0:	bf00      	nop
 800c6b2:	bf00      	nop
 800c6b4:	3708      	adds	r7, #8
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	bd80      	pop	{r7, pc}
 800c6ba:	bf00      	nop
 800c6bc:	240005bc 	.word	0x240005bc

0800c6c0 <resource_table_init>:
#endif
} ;
#endif

void resource_table_init(int RPMsgRole, void **table_ptr, int *length)
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b084      	sub	sp, #16
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	60f8      	str	r0, [r7, #12]
 800c6c8:	60b9      	str	r1, [r7, #8]
 800c6ca:	607a      	str	r2, [r7, #4]

    /*
     * Currently the GCC linker doesn't initialize the resource_table global variable at startup
     * it is done here by the master application.
     */
	memset(&resource_table, '\0', sizeof(struct shared_resource_table));
 800c6cc:	228c      	movs	r2, #140	; 0x8c
 800c6ce:	2100      	movs	r1, #0
 800c6d0:	481e      	ldr	r0, [pc, #120]	; (800c74c <resource_table_init+0x8c>)
 800c6d2:	f000 f8d1 	bl	800c878 <memset>
	resource_table.num = 1;
 800c6d6:	4b1d      	ldr	r3, [pc, #116]	; (800c74c <resource_table_init+0x8c>)
 800c6d8:	2201      	movs	r2, #1
 800c6da:	605a      	str	r2, [r3, #4]
	resource_table.version = 1;
 800c6dc:	4b1b      	ldr	r3, [pc, #108]	; (800c74c <resource_table_init+0x8c>)
 800c6de:	2201      	movs	r2, #1
 800c6e0:	601a      	str	r2, [r3, #0]
	resource_table.offset[0] = offsetof(struct shared_resource_table, vdev);
 800c6e2:	4b1a      	ldr	r3, [pc, #104]	; (800c74c <resource_table_init+0x8c>)
 800c6e4:	2218      	movs	r2, #24
 800c6e6:	611a      	str	r2, [r3, #16]

	resource_table.vring0.da = VRING_TX_ADDRESS;
 800c6e8:	4b19      	ldr	r3, [pc, #100]	; (800c750 <resource_table_init+0x90>)
 800c6ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c6ee:	4a17      	ldr	r2, [pc, #92]	; (800c74c <resource_table_init+0x8c>)
 800c6f0:	6353      	str	r3, [r2, #52]	; 0x34
	resource_table.vring0.align = VRING_ALIGNMENT;
 800c6f2:	4b16      	ldr	r3, [pc, #88]	; (800c74c <resource_table_init+0x8c>)
 800c6f4:	2204      	movs	r2, #4
 800c6f6:	639a      	str	r2, [r3, #56]	; 0x38
	resource_table.vring0.num = VRING_NUM_BUFFS;
 800c6f8:	4b14      	ldr	r3, [pc, #80]	; (800c74c <resource_table_init+0x8c>)
 800c6fa:	2204      	movs	r2, #4
 800c6fc:	63da      	str	r2, [r3, #60]	; 0x3c
	resource_table.vring0.notifyid = VRING0_ID;
 800c6fe:	4b13      	ldr	r3, [pc, #76]	; (800c74c <resource_table_init+0x8c>)
 800c700:	2200      	movs	r2, #0
 800c702:	641a      	str	r2, [r3, #64]	; 0x40

	resource_table.vring1.da = VRING_RX_ADDRESS;
 800c704:	4a12      	ldr	r2, [pc, #72]	; (800c750 <resource_table_init+0x90>)
 800c706:	4b11      	ldr	r3, [pc, #68]	; (800c74c <resource_table_init+0x8c>)
 800c708:	649a      	str	r2, [r3, #72]	; 0x48
	resource_table.vring1.align = VRING_ALIGNMENT;
 800c70a:	4b10      	ldr	r3, [pc, #64]	; (800c74c <resource_table_init+0x8c>)
 800c70c:	2204      	movs	r2, #4
 800c70e:	64da      	str	r2, [r3, #76]	; 0x4c
	resource_table.vring1.num = VRING_NUM_BUFFS;
 800c710:	4b0e      	ldr	r3, [pc, #56]	; (800c74c <resource_table_init+0x8c>)
 800c712:	2204      	movs	r2, #4
 800c714:	651a      	str	r2, [r3, #80]	; 0x50
	resource_table.vring1.notifyid = VRING1_ID;
 800c716:	4b0d      	ldr	r3, [pc, #52]	; (800c74c <resource_table_init+0x8c>)
 800c718:	2201      	movs	r2, #1
 800c71a:	655a      	str	r2, [r3, #84]	; 0x54

	resource_table.vdev.type = RSC_VDEV;
 800c71c:	4b0b      	ldr	r3, [pc, #44]	; (800c74c <resource_table_init+0x8c>)
 800c71e:	2203      	movs	r2, #3
 800c720:	619a      	str	r2, [r3, #24]
	resource_table.vdev.id = VIRTIO_ID_RPMSG_;
 800c722:	4b0a      	ldr	r3, [pc, #40]	; (800c74c <resource_table_init+0x8c>)
 800c724:	2207      	movs	r2, #7
 800c726:	61da      	str	r2, [r3, #28]
	resource_table.vdev.num_of_vrings=VRING_COUNT;
 800c728:	4b08      	ldr	r3, [pc, #32]	; (800c74c <resource_table_init+0x8c>)
 800c72a:	2202      	movs	r2, #2
 800c72c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	resource_table.vdev.dfeatures = RPMSG_IPU_C0_FEATURES;
 800c730:	4b06      	ldr	r3, [pc, #24]	; (800c74c <resource_table_init+0x8c>)
 800c732:	2201      	movs	r2, #1
 800c734:	625a      	str	r2, [r3, #36]	; 0x24
#endif
#endif
#endif

  (void)RPMsgRole;
  *length = sizeof(resource_table);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	228c      	movs	r2, #140	; 0x8c
 800c73a:	601a      	str	r2, [r3, #0]
  *table_ptr = (void *)&resource_table;
 800c73c:	68bb      	ldr	r3, [r7, #8]
 800c73e:	4a03      	ldr	r2, [pc, #12]	; (800c74c <resource_table_init+0x8c>)
 800c740:	601a      	str	r2, [r3, #0]
}
 800c742:	bf00      	nop
 800c744:	3710      	adds	r7, #16
 800c746:	46bd      	mov	sp, r7
 800c748:	bd80      	pop	{r7, pc}
 800c74a:	bf00      	nop
 800c74c:	38000000 	.word	0x38000000
 800c750:	38000400 	.word	0x38000400

0800c754 <__assert_func>:
 800c754:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c756:	4614      	mov	r4, r2
 800c758:	461a      	mov	r2, r3
 800c75a:	4b09      	ldr	r3, [pc, #36]	; (800c780 <__assert_func+0x2c>)
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	4605      	mov	r5, r0
 800c760:	68d8      	ldr	r0, [r3, #12]
 800c762:	b14c      	cbz	r4, 800c778 <__assert_func+0x24>
 800c764:	4b07      	ldr	r3, [pc, #28]	; (800c784 <__assert_func+0x30>)
 800c766:	9100      	str	r1, [sp, #0]
 800c768:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c76c:	4906      	ldr	r1, [pc, #24]	; (800c788 <__assert_func+0x34>)
 800c76e:	462b      	mov	r3, r5
 800c770:	f000 f814 	bl	800c79c <fiprintf>
 800c774:	f002 f92e 	bl	800e9d4 <abort>
 800c778:	4b04      	ldr	r3, [pc, #16]	; (800c78c <__assert_func+0x38>)
 800c77a:	461c      	mov	r4, r3
 800c77c:	e7f3      	b.n	800c766 <__assert_func+0x12>
 800c77e:	bf00      	nop
 800c780:	240000dc 	.word	0x240000dc
 800c784:	08017533 	.word	0x08017533
 800c788:	08017540 	.word	0x08017540
 800c78c:	0801756e 	.word	0x0801756e

0800c790 <__errno>:
 800c790:	4b01      	ldr	r3, [pc, #4]	; (800c798 <__errno+0x8>)
 800c792:	6818      	ldr	r0, [r3, #0]
 800c794:	4770      	bx	lr
 800c796:	bf00      	nop
 800c798:	240000dc 	.word	0x240000dc

0800c79c <fiprintf>:
 800c79c:	b40e      	push	{r1, r2, r3}
 800c79e:	b503      	push	{r0, r1, lr}
 800c7a0:	4601      	mov	r1, r0
 800c7a2:	ab03      	add	r3, sp, #12
 800c7a4:	4805      	ldr	r0, [pc, #20]	; (800c7bc <fiprintf+0x20>)
 800c7a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7aa:	6800      	ldr	r0, [r0, #0]
 800c7ac:	9301      	str	r3, [sp, #4]
 800c7ae:	f000 f93f 	bl	800ca30 <_vfiprintf_r>
 800c7b2:	b002      	add	sp, #8
 800c7b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7b8:	b003      	add	sp, #12
 800c7ba:	4770      	bx	lr
 800c7bc:	240000dc 	.word	0x240000dc

0800c7c0 <__libc_init_array>:
 800c7c0:	b570      	push	{r4, r5, r6, lr}
 800c7c2:	4d0d      	ldr	r5, [pc, #52]	; (800c7f8 <__libc_init_array+0x38>)
 800c7c4:	4c0d      	ldr	r4, [pc, #52]	; (800c7fc <__libc_init_array+0x3c>)
 800c7c6:	1b64      	subs	r4, r4, r5
 800c7c8:	10a4      	asrs	r4, r4, #2
 800c7ca:	2600      	movs	r6, #0
 800c7cc:	42a6      	cmp	r6, r4
 800c7ce:	d109      	bne.n	800c7e4 <__libc_init_array+0x24>
 800c7d0:	4d0b      	ldr	r5, [pc, #44]	; (800c800 <__libc_init_array+0x40>)
 800c7d2:	4c0c      	ldr	r4, [pc, #48]	; (800c804 <__libc_init_array+0x44>)
 800c7d4:	f004 fc1c 	bl	8011010 <_init>
 800c7d8:	1b64      	subs	r4, r4, r5
 800c7da:	10a4      	asrs	r4, r4, #2
 800c7dc:	2600      	movs	r6, #0
 800c7de:	42a6      	cmp	r6, r4
 800c7e0:	d105      	bne.n	800c7ee <__libc_init_array+0x2e>
 800c7e2:	bd70      	pop	{r4, r5, r6, pc}
 800c7e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7e8:	4798      	blx	r3
 800c7ea:	3601      	adds	r6, #1
 800c7ec:	e7ee      	b.n	800c7cc <__libc_init_array+0xc>
 800c7ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7f2:	4798      	blx	r3
 800c7f4:	3601      	adds	r6, #1
 800c7f6:	e7f2      	b.n	800c7de <__libc_init_array+0x1e>
 800c7f8:	080179ec 	.word	0x080179ec
 800c7fc:	080179ec 	.word	0x080179ec
 800c800:	080179ec 	.word	0x080179ec
 800c804:	080179f0 	.word	0x080179f0

0800c808 <malloc>:
 800c808:	4b02      	ldr	r3, [pc, #8]	; (800c814 <malloc+0xc>)
 800c80a:	4601      	mov	r1, r0
 800c80c:	6818      	ldr	r0, [r3, #0]
 800c80e:	f000 b88b 	b.w	800c928 <_malloc_r>
 800c812:	bf00      	nop
 800c814:	240000dc 	.word	0x240000dc

0800c818 <free>:
 800c818:	4b02      	ldr	r3, [pc, #8]	; (800c824 <free+0xc>)
 800c81a:	4601      	mov	r1, r0
 800c81c:	6818      	ldr	r0, [r3, #0]
 800c81e:	f000 b833 	b.w	800c888 <_free_r>
 800c822:	bf00      	nop
 800c824:	240000dc 	.word	0x240000dc

0800c828 <memcpy>:
 800c828:	440a      	add	r2, r1
 800c82a:	4291      	cmp	r1, r2
 800c82c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c830:	d100      	bne.n	800c834 <memcpy+0xc>
 800c832:	4770      	bx	lr
 800c834:	b510      	push	{r4, lr}
 800c836:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c83a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c83e:	4291      	cmp	r1, r2
 800c840:	d1f9      	bne.n	800c836 <memcpy+0xe>
 800c842:	bd10      	pop	{r4, pc}

0800c844 <memmove>:
 800c844:	4288      	cmp	r0, r1
 800c846:	b510      	push	{r4, lr}
 800c848:	eb01 0402 	add.w	r4, r1, r2
 800c84c:	d902      	bls.n	800c854 <memmove+0x10>
 800c84e:	4284      	cmp	r4, r0
 800c850:	4623      	mov	r3, r4
 800c852:	d807      	bhi.n	800c864 <memmove+0x20>
 800c854:	1e43      	subs	r3, r0, #1
 800c856:	42a1      	cmp	r1, r4
 800c858:	d008      	beq.n	800c86c <memmove+0x28>
 800c85a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c85e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c862:	e7f8      	b.n	800c856 <memmove+0x12>
 800c864:	4402      	add	r2, r0
 800c866:	4601      	mov	r1, r0
 800c868:	428a      	cmp	r2, r1
 800c86a:	d100      	bne.n	800c86e <memmove+0x2a>
 800c86c:	bd10      	pop	{r4, pc}
 800c86e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c872:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c876:	e7f7      	b.n	800c868 <memmove+0x24>

0800c878 <memset>:
 800c878:	4402      	add	r2, r0
 800c87a:	4603      	mov	r3, r0
 800c87c:	4293      	cmp	r3, r2
 800c87e:	d100      	bne.n	800c882 <memset+0xa>
 800c880:	4770      	bx	lr
 800c882:	f803 1b01 	strb.w	r1, [r3], #1
 800c886:	e7f9      	b.n	800c87c <memset+0x4>

0800c888 <_free_r>:
 800c888:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c88a:	2900      	cmp	r1, #0
 800c88c:	d048      	beq.n	800c920 <_free_r+0x98>
 800c88e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c892:	9001      	str	r0, [sp, #4]
 800c894:	2b00      	cmp	r3, #0
 800c896:	f1a1 0404 	sub.w	r4, r1, #4
 800c89a:	bfb8      	it	lt
 800c89c:	18e4      	addlt	r4, r4, r3
 800c89e:	f003 fc51 	bl	8010144 <__malloc_lock>
 800c8a2:	4a20      	ldr	r2, [pc, #128]	; (800c924 <_free_r+0x9c>)
 800c8a4:	9801      	ldr	r0, [sp, #4]
 800c8a6:	6813      	ldr	r3, [r2, #0]
 800c8a8:	4615      	mov	r5, r2
 800c8aa:	b933      	cbnz	r3, 800c8ba <_free_r+0x32>
 800c8ac:	6063      	str	r3, [r4, #4]
 800c8ae:	6014      	str	r4, [r2, #0]
 800c8b0:	b003      	add	sp, #12
 800c8b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c8b6:	f003 bc4b 	b.w	8010150 <__malloc_unlock>
 800c8ba:	42a3      	cmp	r3, r4
 800c8bc:	d90b      	bls.n	800c8d6 <_free_r+0x4e>
 800c8be:	6821      	ldr	r1, [r4, #0]
 800c8c0:	1862      	adds	r2, r4, r1
 800c8c2:	4293      	cmp	r3, r2
 800c8c4:	bf04      	itt	eq
 800c8c6:	681a      	ldreq	r2, [r3, #0]
 800c8c8:	685b      	ldreq	r3, [r3, #4]
 800c8ca:	6063      	str	r3, [r4, #4]
 800c8cc:	bf04      	itt	eq
 800c8ce:	1852      	addeq	r2, r2, r1
 800c8d0:	6022      	streq	r2, [r4, #0]
 800c8d2:	602c      	str	r4, [r5, #0]
 800c8d4:	e7ec      	b.n	800c8b0 <_free_r+0x28>
 800c8d6:	461a      	mov	r2, r3
 800c8d8:	685b      	ldr	r3, [r3, #4]
 800c8da:	b10b      	cbz	r3, 800c8e0 <_free_r+0x58>
 800c8dc:	42a3      	cmp	r3, r4
 800c8de:	d9fa      	bls.n	800c8d6 <_free_r+0x4e>
 800c8e0:	6811      	ldr	r1, [r2, #0]
 800c8e2:	1855      	adds	r5, r2, r1
 800c8e4:	42a5      	cmp	r5, r4
 800c8e6:	d10b      	bne.n	800c900 <_free_r+0x78>
 800c8e8:	6824      	ldr	r4, [r4, #0]
 800c8ea:	4421      	add	r1, r4
 800c8ec:	1854      	adds	r4, r2, r1
 800c8ee:	42a3      	cmp	r3, r4
 800c8f0:	6011      	str	r1, [r2, #0]
 800c8f2:	d1dd      	bne.n	800c8b0 <_free_r+0x28>
 800c8f4:	681c      	ldr	r4, [r3, #0]
 800c8f6:	685b      	ldr	r3, [r3, #4]
 800c8f8:	6053      	str	r3, [r2, #4]
 800c8fa:	4421      	add	r1, r4
 800c8fc:	6011      	str	r1, [r2, #0]
 800c8fe:	e7d7      	b.n	800c8b0 <_free_r+0x28>
 800c900:	d902      	bls.n	800c908 <_free_r+0x80>
 800c902:	230c      	movs	r3, #12
 800c904:	6003      	str	r3, [r0, #0]
 800c906:	e7d3      	b.n	800c8b0 <_free_r+0x28>
 800c908:	6825      	ldr	r5, [r4, #0]
 800c90a:	1961      	adds	r1, r4, r5
 800c90c:	428b      	cmp	r3, r1
 800c90e:	bf04      	itt	eq
 800c910:	6819      	ldreq	r1, [r3, #0]
 800c912:	685b      	ldreq	r3, [r3, #4]
 800c914:	6063      	str	r3, [r4, #4]
 800c916:	bf04      	itt	eq
 800c918:	1949      	addeq	r1, r1, r5
 800c91a:	6021      	streq	r1, [r4, #0]
 800c91c:	6054      	str	r4, [r2, #4]
 800c91e:	e7c7      	b.n	800c8b0 <_free_r+0x28>
 800c920:	b003      	add	sp, #12
 800c922:	bd30      	pop	{r4, r5, pc}
 800c924:	24000638 	.word	0x24000638

0800c928 <_malloc_r>:
 800c928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c92a:	1ccd      	adds	r5, r1, #3
 800c92c:	f025 0503 	bic.w	r5, r5, #3
 800c930:	3508      	adds	r5, #8
 800c932:	2d0c      	cmp	r5, #12
 800c934:	bf38      	it	cc
 800c936:	250c      	movcc	r5, #12
 800c938:	2d00      	cmp	r5, #0
 800c93a:	4606      	mov	r6, r0
 800c93c:	db01      	blt.n	800c942 <_malloc_r+0x1a>
 800c93e:	42a9      	cmp	r1, r5
 800c940:	d903      	bls.n	800c94a <_malloc_r+0x22>
 800c942:	230c      	movs	r3, #12
 800c944:	6033      	str	r3, [r6, #0]
 800c946:	2000      	movs	r0, #0
 800c948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c94a:	f003 fbfb 	bl	8010144 <__malloc_lock>
 800c94e:	4921      	ldr	r1, [pc, #132]	; (800c9d4 <_malloc_r+0xac>)
 800c950:	680a      	ldr	r2, [r1, #0]
 800c952:	4614      	mov	r4, r2
 800c954:	b99c      	cbnz	r4, 800c97e <_malloc_r+0x56>
 800c956:	4f20      	ldr	r7, [pc, #128]	; (800c9d8 <_malloc_r+0xb0>)
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	b923      	cbnz	r3, 800c966 <_malloc_r+0x3e>
 800c95c:	4621      	mov	r1, r4
 800c95e:	4630      	mov	r0, r6
 800c960:	f001 f86a 	bl	800da38 <_sbrk_r>
 800c964:	6038      	str	r0, [r7, #0]
 800c966:	4629      	mov	r1, r5
 800c968:	4630      	mov	r0, r6
 800c96a:	f001 f865 	bl	800da38 <_sbrk_r>
 800c96e:	1c43      	adds	r3, r0, #1
 800c970:	d123      	bne.n	800c9ba <_malloc_r+0x92>
 800c972:	230c      	movs	r3, #12
 800c974:	6033      	str	r3, [r6, #0]
 800c976:	4630      	mov	r0, r6
 800c978:	f003 fbea 	bl	8010150 <__malloc_unlock>
 800c97c:	e7e3      	b.n	800c946 <_malloc_r+0x1e>
 800c97e:	6823      	ldr	r3, [r4, #0]
 800c980:	1b5b      	subs	r3, r3, r5
 800c982:	d417      	bmi.n	800c9b4 <_malloc_r+0x8c>
 800c984:	2b0b      	cmp	r3, #11
 800c986:	d903      	bls.n	800c990 <_malloc_r+0x68>
 800c988:	6023      	str	r3, [r4, #0]
 800c98a:	441c      	add	r4, r3
 800c98c:	6025      	str	r5, [r4, #0]
 800c98e:	e004      	b.n	800c99a <_malloc_r+0x72>
 800c990:	6863      	ldr	r3, [r4, #4]
 800c992:	42a2      	cmp	r2, r4
 800c994:	bf0c      	ite	eq
 800c996:	600b      	streq	r3, [r1, #0]
 800c998:	6053      	strne	r3, [r2, #4]
 800c99a:	4630      	mov	r0, r6
 800c99c:	f003 fbd8 	bl	8010150 <__malloc_unlock>
 800c9a0:	f104 000b 	add.w	r0, r4, #11
 800c9a4:	1d23      	adds	r3, r4, #4
 800c9a6:	f020 0007 	bic.w	r0, r0, #7
 800c9aa:	1ac2      	subs	r2, r0, r3
 800c9ac:	d0cc      	beq.n	800c948 <_malloc_r+0x20>
 800c9ae:	1a1b      	subs	r3, r3, r0
 800c9b0:	50a3      	str	r3, [r4, r2]
 800c9b2:	e7c9      	b.n	800c948 <_malloc_r+0x20>
 800c9b4:	4622      	mov	r2, r4
 800c9b6:	6864      	ldr	r4, [r4, #4]
 800c9b8:	e7cc      	b.n	800c954 <_malloc_r+0x2c>
 800c9ba:	1cc4      	adds	r4, r0, #3
 800c9bc:	f024 0403 	bic.w	r4, r4, #3
 800c9c0:	42a0      	cmp	r0, r4
 800c9c2:	d0e3      	beq.n	800c98c <_malloc_r+0x64>
 800c9c4:	1a21      	subs	r1, r4, r0
 800c9c6:	4630      	mov	r0, r6
 800c9c8:	f001 f836 	bl	800da38 <_sbrk_r>
 800c9cc:	3001      	adds	r0, #1
 800c9ce:	d1dd      	bne.n	800c98c <_malloc_r+0x64>
 800c9d0:	e7cf      	b.n	800c972 <_malloc_r+0x4a>
 800c9d2:	bf00      	nop
 800c9d4:	24000638 	.word	0x24000638
 800c9d8:	2400063c 	.word	0x2400063c

0800c9dc <__sfputc_r>:
 800c9dc:	6893      	ldr	r3, [r2, #8]
 800c9de:	3b01      	subs	r3, #1
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	b410      	push	{r4}
 800c9e4:	6093      	str	r3, [r2, #8]
 800c9e6:	da08      	bge.n	800c9fa <__sfputc_r+0x1e>
 800c9e8:	6994      	ldr	r4, [r2, #24]
 800c9ea:	42a3      	cmp	r3, r4
 800c9ec:	db01      	blt.n	800c9f2 <__sfputc_r+0x16>
 800c9ee:	290a      	cmp	r1, #10
 800c9f0:	d103      	bne.n	800c9fa <__sfputc_r+0x1e>
 800c9f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9f6:	f001 bf2d 	b.w	800e854 <__swbuf_r>
 800c9fa:	6813      	ldr	r3, [r2, #0]
 800c9fc:	1c58      	adds	r0, r3, #1
 800c9fe:	6010      	str	r0, [r2, #0]
 800ca00:	7019      	strb	r1, [r3, #0]
 800ca02:	4608      	mov	r0, r1
 800ca04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca08:	4770      	bx	lr

0800ca0a <__sfputs_r>:
 800ca0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca0c:	4606      	mov	r6, r0
 800ca0e:	460f      	mov	r7, r1
 800ca10:	4614      	mov	r4, r2
 800ca12:	18d5      	adds	r5, r2, r3
 800ca14:	42ac      	cmp	r4, r5
 800ca16:	d101      	bne.n	800ca1c <__sfputs_r+0x12>
 800ca18:	2000      	movs	r0, #0
 800ca1a:	e007      	b.n	800ca2c <__sfputs_r+0x22>
 800ca1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca20:	463a      	mov	r2, r7
 800ca22:	4630      	mov	r0, r6
 800ca24:	f7ff ffda 	bl	800c9dc <__sfputc_r>
 800ca28:	1c43      	adds	r3, r0, #1
 800ca2a:	d1f3      	bne.n	800ca14 <__sfputs_r+0xa>
 800ca2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ca30 <_vfiprintf_r>:
 800ca30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca34:	460d      	mov	r5, r1
 800ca36:	b09d      	sub	sp, #116	; 0x74
 800ca38:	4614      	mov	r4, r2
 800ca3a:	4698      	mov	r8, r3
 800ca3c:	4606      	mov	r6, r0
 800ca3e:	b118      	cbz	r0, 800ca48 <_vfiprintf_r+0x18>
 800ca40:	6983      	ldr	r3, [r0, #24]
 800ca42:	b90b      	cbnz	r3, 800ca48 <_vfiprintf_r+0x18>
 800ca44:	f002 fef4 	bl	800f830 <__sinit>
 800ca48:	4b89      	ldr	r3, [pc, #548]	; (800cc70 <_vfiprintf_r+0x240>)
 800ca4a:	429d      	cmp	r5, r3
 800ca4c:	d11b      	bne.n	800ca86 <_vfiprintf_r+0x56>
 800ca4e:	6875      	ldr	r5, [r6, #4]
 800ca50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca52:	07d9      	lsls	r1, r3, #31
 800ca54:	d405      	bmi.n	800ca62 <_vfiprintf_r+0x32>
 800ca56:	89ab      	ldrh	r3, [r5, #12]
 800ca58:	059a      	lsls	r2, r3, #22
 800ca5a:	d402      	bmi.n	800ca62 <_vfiprintf_r+0x32>
 800ca5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca5e:	f003 faf8 	bl	8010052 <__retarget_lock_acquire_recursive>
 800ca62:	89ab      	ldrh	r3, [r5, #12]
 800ca64:	071b      	lsls	r3, r3, #28
 800ca66:	d501      	bpl.n	800ca6c <_vfiprintf_r+0x3c>
 800ca68:	692b      	ldr	r3, [r5, #16]
 800ca6a:	b9eb      	cbnz	r3, 800caa8 <_vfiprintf_r+0x78>
 800ca6c:	4629      	mov	r1, r5
 800ca6e:	4630      	mov	r0, r6
 800ca70:	f001 ff42 	bl	800e8f8 <__swsetup_r>
 800ca74:	b1c0      	cbz	r0, 800caa8 <_vfiprintf_r+0x78>
 800ca76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca78:	07dc      	lsls	r4, r3, #31
 800ca7a:	d50e      	bpl.n	800ca9a <_vfiprintf_r+0x6a>
 800ca7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ca80:	b01d      	add	sp, #116	; 0x74
 800ca82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca86:	4b7b      	ldr	r3, [pc, #492]	; (800cc74 <_vfiprintf_r+0x244>)
 800ca88:	429d      	cmp	r5, r3
 800ca8a:	d101      	bne.n	800ca90 <_vfiprintf_r+0x60>
 800ca8c:	68b5      	ldr	r5, [r6, #8]
 800ca8e:	e7df      	b.n	800ca50 <_vfiprintf_r+0x20>
 800ca90:	4b79      	ldr	r3, [pc, #484]	; (800cc78 <_vfiprintf_r+0x248>)
 800ca92:	429d      	cmp	r5, r3
 800ca94:	bf08      	it	eq
 800ca96:	68f5      	ldreq	r5, [r6, #12]
 800ca98:	e7da      	b.n	800ca50 <_vfiprintf_r+0x20>
 800ca9a:	89ab      	ldrh	r3, [r5, #12]
 800ca9c:	0598      	lsls	r0, r3, #22
 800ca9e:	d4ed      	bmi.n	800ca7c <_vfiprintf_r+0x4c>
 800caa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800caa2:	f003 fad7 	bl	8010054 <__retarget_lock_release_recursive>
 800caa6:	e7e9      	b.n	800ca7c <_vfiprintf_r+0x4c>
 800caa8:	2300      	movs	r3, #0
 800caaa:	9309      	str	r3, [sp, #36]	; 0x24
 800caac:	2320      	movs	r3, #32
 800caae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cab2:	f8cd 800c 	str.w	r8, [sp, #12]
 800cab6:	2330      	movs	r3, #48	; 0x30
 800cab8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cc7c <_vfiprintf_r+0x24c>
 800cabc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cac0:	f04f 0901 	mov.w	r9, #1
 800cac4:	4623      	mov	r3, r4
 800cac6:	469a      	mov	sl, r3
 800cac8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cacc:	b10a      	cbz	r2, 800cad2 <_vfiprintf_r+0xa2>
 800cace:	2a25      	cmp	r2, #37	; 0x25
 800cad0:	d1f9      	bne.n	800cac6 <_vfiprintf_r+0x96>
 800cad2:	ebba 0b04 	subs.w	fp, sl, r4
 800cad6:	d00b      	beq.n	800caf0 <_vfiprintf_r+0xc0>
 800cad8:	465b      	mov	r3, fp
 800cada:	4622      	mov	r2, r4
 800cadc:	4629      	mov	r1, r5
 800cade:	4630      	mov	r0, r6
 800cae0:	f7ff ff93 	bl	800ca0a <__sfputs_r>
 800cae4:	3001      	adds	r0, #1
 800cae6:	f000 80aa 	beq.w	800cc3e <_vfiprintf_r+0x20e>
 800caea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800caec:	445a      	add	r2, fp
 800caee:	9209      	str	r2, [sp, #36]	; 0x24
 800caf0:	f89a 3000 	ldrb.w	r3, [sl]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	f000 80a2 	beq.w	800cc3e <_vfiprintf_r+0x20e>
 800cafa:	2300      	movs	r3, #0
 800cafc:	f04f 32ff 	mov.w	r2, #4294967295
 800cb00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb04:	f10a 0a01 	add.w	sl, sl, #1
 800cb08:	9304      	str	r3, [sp, #16]
 800cb0a:	9307      	str	r3, [sp, #28]
 800cb0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb10:	931a      	str	r3, [sp, #104]	; 0x68
 800cb12:	4654      	mov	r4, sl
 800cb14:	2205      	movs	r2, #5
 800cb16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb1a:	4858      	ldr	r0, [pc, #352]	; (800cc7c <_vfiprintf_r+0x24c>)
 800cb1c:	f7f3 fbf8 	bl	8000310 <memchr>
 800cb20:	9a04      	ldr	r2, [sp, #16]
 800cb22:	b9d8      	cbnz	r0, 800cb5c <_vfiprintf_r+0x12c>
 800cb24:	06d1      	lsls	r1, r2, #27
 800cb26:	bf44      	itt	mi
 800cb28:	2320      	movmi	r3, #32
 800cb2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb2e:	0713      	lsls	r3, r2, #28
 800cb30:	bf44      	itt	mi
 800cb32:	232b      	movmi	r3, #43	; 0x2b
 800cb34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb38:	f89a 3000 	ldrb.w	r3, [sl]
 800cb3c:	2b2a      	cmp	r3, #42	; 0x2a
 800cb3e:	d015      	beq.n	800cb6c <_vfiprintf_r+0x13c>
 800cb40:	9a07      	ldr	r2, [sp, #28]
 800cb42:	4654      	mov	r4, sl
 800cb44:	2000      	movs	r0, #0
 800cb46:	f04f 0c0a 	mov.w	ip, #10
 800cb4a:	4621      	mov	r1, r4
 800cb4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb50:	3b30      	subs	r3, #48	; 0x30
 800cb52:	2b09      	cmp	r3, #9
 800cb54:	d94e      	bls.n	800cbf4 <_vfiprintf_r+0x1c4>
 800cb56:	b1b0      	cbz	r0, 800cb86 <_vfiprintf_r+0x156>
 800cb58:	9207      	str	r2, [sp, #28]
 800cb5a:	e014      	b.n	800cb86 <_vfiprintf_r+0x156>
 800cb5c:	eba0 0308 	sub.w	r3, r0, r8
 800cb60:	fa09 f303 	lsl.w	r3, r9, r3
 800cb64:	4313      	orrs	r3, r2
 800cb66:	9304      	str	r3, [sp, #16]
 800cb68:	46a2      	mov	sl, r4
 800cb6a:	e7d2      	b.n	800cb12 <_vfiprintf_r+0xe2>
 800cb6c:	9b03      	ldr	r3, [sp, #12]
 800cb6e:	1d19      	adds	r1, r3, #4
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	9103      	str	r1, [sp, #12]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	bfbb      	ittet	lt
 800cb78:	425b      	neglt	r3, r3
 800cb7a:	f042 0202 	orrlt.w	r2, r2, #2
 800cb7e:	9307      	strge	r3, [sp, #28]
 800cb80:	9307      	strlt	r3, [sp, #28]
 800cb82:	bfb8      	it	lt
 800cb84:	9204      	strlt	r2, [sp, #16]
 800cb86:	7823      	ldrb	r3, [r4, #0]
 800cb88:	2b2e      	cmp	r3, #46	; 0x2e
 800cb8a:	d10c      	bne.n	800cba6 <_vfiprintf_r+0x176>
 800cb8c:	7863      	ldrb	r3, [r4, #1]
 800cb8e:	2b2a      	cmp	r3, #42	; 0x2a
 800cb90:	d135      	bne.n	800cbfe <_vfiprintf_r+0x1ce>
 800cb92:	9b03      	ldr	r3, [sp, #12]
 800cb94:	1d1a      	adds	r2, r3, #4
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	9203      	str	r2, [sp, #12]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	bfb8      	it	lt
 800cb9e:	f04f 33ff 	movlt.w	r3, #4294967295
 800cba2:	3402      	adds	r4, #2
 800cba4:	9305      	str	r3, [sp, #20]
 800cba6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cc8c <_vfiprintf_r+0x25c>
 800cbaa:	7821      	ldrb	r1, [r4, #0]
 800cbac:	2203      	movs	r2, #3
 800cbae:	4650      	mov	r0, sl
 800cbb0:	f7f3 fbae 	bl	8000310 <memchr>
 800cbb4:	b140      	cbz	r0, 800cbc8 <_vfiprintf_r+0x198>
 800cbb6:	2340      	movs	r3, #64	; 0x40
 800cbb8:	eba0 000a 	sub.w	r0, r0, sl
 800cbbc:	fa03 f000 	lsl.w	r0, r3, r0
 800cbc0:	9b04      	ldr	r3, [sp, #16]
 800cbc2:	4303      	orrs	r3, r0
 800cbc4:	3401      	adds	r4, #1
 800cbc6:	9304      	str	r3, [sp, #16]
 800cbc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbcc:	482c      	ldr	r0, [pc, #176]	; (800cc80 <_vfiprintf_r+0x250>)
 800cbce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cbd2:	2206      	movs	r2, #6
 800cbd4:	f7f3 fb9c 	bl	8000310 <memchr>
 800cbd8:	2800      	cmp	r0, #0
 800cbda:	d03f      	beq.n	800cc5c <_vfiprintf_r+0x22c>
 800cbdc:	4b29      	ldr	r3, [pc, #164]	; (800cc84 <_vfiprintf_r+0x254>)
 800cbde:	bb1b      	cbnz	r3, 800cc28 <_vfiprintf_r+0x1f8>
 800cbe0:	9b03      	ldr	r3, [sp, #12]
 800cbe2:	3307      	adds	r3, #7
 800cbe4:	f023 0307 	bic.w	r3, r3, #7
 800cbe8:	3308      	adds	r3, #8
 800cbea:	9303      	str	r3, [sp, #12]
 800cbec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbee:	443b      	add	r3, r7
 800cbf0:	9309      	str	r3, [sp, #36]	; 0x24
 800cbf2:	e767      	b.n	800cac4 <_vfiprintf_r+0x94>
 800cbf4:	fb0c 3202 	mla	r2, ip, r2, r3
 800cbf8:	460c      	mov	r4, r1
 800cbfa:	2001      	movs	r0, #1
 800cbfc:	e7a5      	b.n	800cb4a <_vfiprintf_r+0x11a>
 800cbfe:	2300      	movs	r3, #0
 800cc00:	3401      	adds	r4, #1
 800cc02:	9305      	str	r3, [sp, #20]
 800cc04:	4619      	mov	r1, r3
 800cc06:	f04f 0c0a 	mov.w	ip, #10
 800cc0a:	4620      	mov	r0, r4
 800cc0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc10:	3a30      	subs	r2, #48	; 0x30
 800cc12:	2a09      	cmp	r2, #9
 800cc14:	d903      	bls.n	800cc1e <_vfiprintf_r+0x1ee>
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d0c5      	beq.n	800cba6 <_vfiprintf_r+0x176>
 800cc1a:	9105      	str	r1, [sp, #20]
 800cc1c:	e7c3      	b.n	800cba6 <_vfiprintf_r+0x176>
 800cc1e:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc22:	4604      	mov	r4, r0
 800cc24:	2301      	movs	r3, #1
 800cc26:	e7f0      	b.n	800cc0a <_vfiprintf_r+0x1da>
 800cc28:	ab03      	add	r3, sp, #12
 800cc2a:	9300      	str	r3, [sp, #0]
 800cc2c:	462a      	mov	r2, r5
 800cc2e:	4b16      	ldr	r3, [pc, #88]	; (800cc88 <_vfiprintf_r+0x258>)
 800cc30:	a904      	add	r1, sp, #16
 800cc32:	4630      	mov	r0, r6
 800cc34:	f000 f8bc 	bl	800cdb0 <_printf_float>
 800cc38:	4607      	mov	r7, r0
 800cc3a:	1c78      	adds	r0, r7, #1
 800cc3c:	d1d6      	bne.n	800cbec <_vfiprintf_r+0x1bc>
 800cc3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc40:	07d9      	lsls	r1, r3, #31
 800cc42:	d405      	bmi.n	800cc50 <_vfiprintf_r+0x220>
 800cc44:	89ab      	ldrh	r3, [r5, #12]
 800cc46:	059a      	lsls	r2, r3, #22
 800cc48:	d402      	bmi.n	800cc50 <_vfiprintf_r+0x220>
 800cc4a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc4c:	f003 fa02 	bl	8010054 <__retarget_lock_release_recursive>
 800cc50:	89ab      	ldrh	r3, [r5, #12]
 800cc52:	065b      	lsls	r3, r3, #25
 800cc54:	f53f af12 	bmi.w	800ca7c <_vfiprintf_r+0x4c>
 800cc58:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc5a:	e711      	b.n	800ca80 <_vfiprintf_r+0x50>
 800cc5c:	ab03      	add	r3, sp, #12
 800cc5e:	9300      	str	r3, [sp, #0]
 800cc60:	462a      	mov	r2, r5
 800cc62:	4b09      	ldr	r3, [pc, #36]	; (800cc88 <_vfiprintf_r+0x258>)
 800cc64:	a904      	add	r1, sp, #16
 800cc66:	4630      	mov	r0, r6
 800cc68:	f000 fb2e 	bl	800d2c8 <_printf_i>
 800cc6c:	e7e4      	b.n	800cc38 <_vfiprintf_r+0x208>
 800cc6e:	bf00      	nop
 800cc70:	080177c8 	.word	0x080177c8
 800cc74:	080177e8 	.word	0x080177e8
 800cc78:	080177a8 	.word	0x080177a8
 800cc7c:	08017574 	.word	0x08017574
 800cc80:	0801757e 	.word	0x0801757e
 800cc84:	0800cdb1 	.word	0x0800cdb1
 800cc88:	0800ca0b 	.word	0x0800ca0b
 800cc8c:	0801757a 	.word	0x0801757a

0800cc90 <__cvt>:
 800cc90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc92:	ed2d 8b02 	vpush	{d8}
 800cc96:	eeb0 8b40 	vmov.f64	d8, d0
 800cc9a:	b085      	sub	sp, #20
 800cc9c:	4617      	mov	r7, r2
 800cc9e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800cca0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800cca2:	ee18 2a90 	vmov	r2, s17
 800cca6:	f025 0520 	bic.w	r5, r5, #32
 800ccaa:	2a00      	cmp	r2, #0
 800ccac:	bfb6      	itet	lt
 800ccae:	222d      	movlt	r2, #45	; 0x2d
 800ccb0:	2200      	movge	r2, #0
 800ccb2:	eeb1 8b40 	vneglt.f64	d8, d0
 800ccb6:	2d46      	cmp	r5, #70	; 0x46
 800ccb8:	460c      	mov	r4, r1
 800ccba:	701a      	strb	r2, [r3, #0]
 800ccbc:	d004      	beq.n	800ccc8 <__cvt+0x38>
 800ccbe:	2d45      	cmp	r5, #69	; 0x45
 800ccc0:	d100      	bne.n	800ccc4 <__cvt+0x34>
 800ccc2:	3401      	adds	r4, #1
 800ccc4:	2102      	movs	r1, #2
 800ccc6:	e000      	b.n	800ccca <__cvt+0x3a>
 800ccc8:	2103      	movs	r1, #3
 800ccca:	ab03      	add	r3, sp, #12
 800cccc:	9301      	str	r3, [sp, #4]
 800ccce:	ab02      	add	r3, sp, #8
 800ccd0:	9300      	str	r3, [sp, #0]
 800ccd2:	4622      	mov	r2, r4
 800ccd4:	4633      	mov	r3, r6
 800ccd6:	eeb0 0b48 	vmov.f64	d0, d8
 800ccda:	f001 ff0d 	bl	800eaf8 <_dtoa_r>
 800ccde:	2d47      	cmp	r5, #71	; 0x47
 800cce0:	d109      	bne.n	800ccf6 <__cvt+0x66>
 800cce2:	07fb      	lsls	r3, r7, #31
 800cce4:	d407      	bmi.n	800ccf6 <__cvt+0x66>
 800cce6:	9b03      	ldr	r3, [sp, #12]
 800cce8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ccea:	1a1b      	subs	r3, r3, r0
 800ccec:	6013      	str	r3, [r2, #0]
 800ccee:	b005      	add	sp, #20
 800ccf0:	ecbd 8b02 	vpop	{d8}
 800ccf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ccf6:	2d46      	cmp	r5, #70	; 0x46
 800ccf8:	eb00 0204 	add.w	r2, r0, r4
 800ccfc:	d10c      	bne.n	800cd18 <__cvt+0x88>
 800ccfe:	7803      	ldrb	r3, [r0, #0]
 800cd00:	2b30      	cmp	r3, #48	; 0x30
 800cd02:	d107      	bne.n	800cd14 <__cvt+0x84>
 800cd04:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cd08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd0c:	bf1c      	itt	ne
 800cd0e:	f1c4 0401 	rsbne	r4, r4, #1
 800cd12:	6034      	strne	r4, [r6, #0]
 800cd14:	6833      	ldr	r3, [r6, #0]
 800cd16:	441a      	add	r2, r3
 800cd18:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cd1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd20:	bf08      	it	eq
 800cd22:	9203      	streq	r2, [sp, #12]
 800cd24:	2130      	movs	r1, #48	; 0x30
 800cd26:	9b03      	ldr	r3, [sp, #12]
 800cd28:	4293      	cmp	r3, r2
 800cd2a:	d2dc      	bcs.n	800cce6 <__cvt+0x56>
 800cd2c:	1c5c      	adds	r4, r3, #1
 800cd2e:	9403      	str	r4, [sp, #12]
 800cd30:	7019      	strb	r1, [r3, #0]
 800cd32:	e7f8      	b.n	800cd26 <__cvt+0x96>

0800cd34 <__exponent>:
 800cd34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd36:	4603      	mov	r3, r0
 800cd38:	2900      	cmp	r1, #0
 800cd3a:	bfb8      	it	lt
 800cd3c:	4249      	neglt	r1, r1
 800cd3e:	f803 2b02 	strb.w	r2, [r3], #2
 800cd42:	bfb4      	ite	lt
 800cd44:	222d      	movlt	r2, #45	; 0x2d
 800cd46:	222b      	movge	r2, #43	; 0x2b
 800cd48:	2909      	cmp	r1, #9
 800cd4a:	7042      	strb	r2, [r0, #1]
 800cd4c:	dd2a      	ble.n	800cda4 <__exponent+0x70>
 800cd4e:	f10d 0407 	add.w	r4, sp, #7
 800cd52:	46a4      	mov	ip, r4
 800cd54:	270a      	movs	r7, #10
 800cd56:	46a6      	mov	lr, r4
 800cd58:	460a      	mov	r2, r1
 800cd5a:	fb91 f6f7 	sdiv	r6, r1, r7
 800cd5e:	fb07 1516 	mls	r5, r7, r6, r1
 800cd62:	3530      	adds	r5, #48	; 0x30
 800cd64:	2a63      	cmp	r2, #99	; 0x63
 800cd66:	f104 34ff 	add.w	r4, r4, #4294967295
 800cd6a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800cd6e:	4631      	mov	r1, r6
 800cd70:	dcf1      	bgt.n	800cd56 <__exponent+0x22>
 800cd72:	3130      	adds	r1, #48	; 0x30
 800cd74:	f1ae 0502 	sub.w	r5, lr, #2
 800cd78:	f804 1c01 	strb.w	r1, [r4, #-1]
 800cd7c:	1c44      	adds	r4, r0, #1
 800cd7e:	4629      	mov	r1, r5
 800cd80:	4561      	cmp	r1, ip
 800cd82:	d30a      	bcc.n	800cd9a <__exponent+0x66>
 800cd84:	f10d 0209 	add.w	r2, sp, #9
 800cd88:	eba2 020e 	sub.w	r2, r2, lr
 800cd8c:	4565      	cmp	r5, ip
 800cd8e:	bf88      	it	hi
 800cd90:	2200      	movhi	r2, #0
 800cd92:	4413      	add	r3, r2
 800cd94:	1a18      	subs	r0, r3, r0
 800cd96:	b003      	add	sp, #12
 800cd98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cd9e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800cda2:	e7ed      	b.n	800cd80 <__exponent+0x4c>
 800cda4:	2330      	movs	r3, #48	; 0x30
 800cda6:	3130      	adds	r1, #48	; 0x30
 800cda8:	7083      	strb	r3, [r0, #2]
 800cdaa:	70c1      	strb	r1, [r0, #3]
 800cdac:	1d03      	adds	r3, r0, #4
 800cdae:	e7f1      	b.n	800cd94 <__exponent+0x60>

0800cdb0 <_printf_float>:
 800cdb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdb4:	b08b      	sub	sp, #44	; 0x2c
 800cdb6:	460c      	mov	r4, r1
 800cdb8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800cdbc:	4616      	mov	r6, r2
 800cdbe:	461f      	mov	r7, r3
 800cdc0:	4605      	mov	r5, r0
 800cdc2:	f003 f941 	bl	8010048 <_localeconv_r>
 800cdc6:	f8d0 b000 	ldr.w	fp, [r0]
 800cdca:	4658      	mov	r0, fp
 800cdcc:	f7f3 fa92 	bl	80002f4 <strlen>
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	9308      	str	r3, [sp, #32]
 800cdd4:	f8d8 3000 	ldr.w	r3, [r8]
 800cdd8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800cddc:	6822      	ldr	r2, [r4, #0]
 800cdde:	3307      	adds	r3, #7
 800cde0:	f023 0307 	bic.w	r3, r3, #7
 800cde4:	f103 0108 	add.w	r1, r3, #8
 800cde8:	f8c8 1000 	str.w	r1, [r8]
 800cdec:	4682      	mov	sl, r0
 800cdee:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cdf2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800cdf6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800d058 <_printf_float+0x2a8>
 800cdfa:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800cdfe:	eeb0 6bc0 	vabs.f64	d6, d0
 800ce02:	eeb4 6b47 	vcmp.f64	d6, d7
 800ce06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce0a:	dd24      	ble.n	800ce56 <_printf_float+0xa6>
 800ce0c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ce10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce14:	d502      	bpl.n	800ce1c <_printf_float+0x6c>
 800ce16:	232d      	movs	r3, #45	; 0x2d
 800ce18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ce1c:	4b90      	ldr	r3, [pc, #576]	; (800d060 <_printf_float+0x2b0>)
 800ce1e:	4891      	ldr	r0, [pc, #580]	; (800d064 <_printf_float+0x2b4>)
 800ce20:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800ce24:	bf94      	ite	ls
 800ce26:	4698      	movls	r8, r3
 800ce28:	4680      	movhi	r8, r0
 800ce2a:	2303      	movs	r3, #3
 800ce2c:	6123      	str	r3, [r4, #16]
 800ce2e:	f022 0204 	bic.w	r2, r2, #4
 800ce32:	2300      	movs	r3, #0
 800ce34:	6022      	str	r2, [r4, #0]
 800ce36:	9304      	str	r3, [sp, #16]
 800ce38:	9700      	str	r7, [sp, #0]
 800ce3a:	4633      	mov	r3, r6
 800ce3c:	aa09      	add	r2, sp, #36	; 0x24
 800ce3e:	4621      	mov	r1, r4
 800ce40:	4628      	mov	r0, r5
 800ce42:	f000 f9d3 	bl	800d1ec <_printf_common>
 800ce46:	3001      	adds	r0, #1
 800ce48:	f040 808a 	bne.w	800cf60 <_printf_float+0x1b0>
 800ce4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce50:	b00b      	add	sp, #44	; 0x2c
 800ce52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce56:	eeb4 0b40 	vcmp.f64	d0, d0
 800ce5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce5e:	d709      	bvc.n	800ce74 <_printf_float+0xc4>
 800ce60:	ee10 3a90 	vmov	r3, s1
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	bfbc      	itt	lt
 800ce68:	232d      	movlt	r3, #45	; 0x2d
 800ce6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ce6e:	487e      	ldr	r0, [pc, #504]	; (800d068 <_printf_float+0x2b8>)
 800ce70:	4b7e      	ldr	r3, [pc, #504]	; (800d06c <_printf_float+0x2bc>)
 800ce72:	e7d5      	b.n	800ce20 <_printf_float+0x70>
 800ce74:	6863      	ldr	r3, [r4, #4]
 800ce76:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800ce7a:	9104      	str	r1, [sp, #16]
 800ce7c:	1c59      	adds	r1, r3, #1
 800ce7e:	d13c      	bne.n	800cefa <_printf_float+0x14a>
 800ce80:	2306      	movs	r3, #6
 800ce82:	6063      	str	r3, [r4, #4]
 800ce84:	2300      	movs	r3, #0
 800ce86:	9303      	str	r3, [sp, #12]
 800ce88:	ab08      	add	r3, sp, #32
 800ce8a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800ce8e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ce92:	ab07      	add	r3, sp, #28
 800ce94:	6861      	ldr	r1, [r4, #4]
 800ce96:	9300      	str	r3, [sp, #0]
 800ce98:	6022      	str	r2, [r4, #0]
 800ce9a:	f10d 031b 	add.w	r3, sp, #27
 800ce9e:	4628      	mov	r0, r5
 800cea0:	f7ff fef6 	bl	800cc90 <__cvt>
 800cea4:	9b04      	ldr	r3, [sp, #16]
 800cea6:	9907      	ldr	r1, [sp, #28]
 800cea8:	2b47      	cmp	r3, #71	; 0x47
 800ceaa:	4680      	mov	r8, r0
 800ceac:	d108      	bne.n	800cec0 <_printf_float+0x110>
 800ceae:	1cc8      	adds	r0, r1, #3
 800ceb0:	db02      	blt.n	800ceb8 <_printf_float+0x108>
 800ceb2:	6863      	ldr	r3, [r4, #4]
 800ceb4:	4299      	cmp	r1, r3
 800ceb6:	dd41      	ble.n	800cf3c <_printf_float+0x18c>
 800ceb8:	f1a9 0902 	sub.w	r9, r9, #2
 800cebc:	fa5f f989 	uxtb.w	r9, r9
 800cec0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800cec4:	d820      	bhi.n	800cf08 <_printf_float+0x158>
 800cec6:	3901      	subs	r1, #1
 800cec8:	464a      	mov	r2, r9
 800ceca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cece:	9107      	str	r1, [sp, #28]
 800ced0:	f7ff ff30 	bl	800cd34 <__exponent>
 800ced4:	9a08      	ldr	r2, [sp, #32]
 800ced6:	9004      	str	r0, [sp, #16]
 800ced8:	1813      	adds	r3, r2, r0
 800ceda:	2a01      	cmp	r2, #1
 800cedc:	6123      	str	r3, [r4, #16]
 800cede:	dc02      	bgt.n	800cee6 <_printf_float+0x136>
 800cee0:	6822      	ldr	r2, [r4, #0]
 800cee2:	07d2      	lsls	r2, r2, #31
 800cee4:	d501      	bpl.n	800ceea <_printf_float+0x13a>
 800cee6:	3301      	adds	r3, #1
 800cee8:	6123      	str	r3, [r4, #16]
 800ceea:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d0a2      	beq.n	800ce38 <_printf_float+0x88>
 800cef2:	232d      	movs	r3, #45	; 0x2d
 800cef4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cef8:	e79e      	b.n	800ce38 <_printf_float+0x88>
 800cefa:	9904      	ldr	r1, [sp, #16]
 800cefc:	2947      	cmp	r1, #71	; 0x47
 800cefe:	d1c1      	bne.n	800ce84 <_printf_float+0xd4>
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d1bf      	bne.n	800ce84 <_printf_float+0xd4>
 800cf04:	2301      	movs	r3, #1
 800cf06:	e7bc      	b.n	800ce82 <_printf_float+0xd2>
 800cf08:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800cf0c:	d118      	bne.n	800cf40 <_printf_float+0x190>
 800cf0e:	2900      	cmp	r1, #0
 800cf10:	6863      	ldr	r3, [r4, #4]
 800cf12:	dd0b      	ble.n	800cf2c <_printf_float+0x17c>
 800cf14:	6121      	str	r1, [r4, #16]
 800cf16:	b913      	cbnz	r3, 800cf1e <_printf_float+0x16e>
 800cf18:	6822      	ldr	r2, [r4, #0]
 800cf1a:	07d0      	lsls	r0, r2, #31
 800cf1c:	d502      	bpl.n	800cf24 <_printf_float+0x174>
 800cf1e:	3301      	adds	r3, #1
 800cf20:	440b      	add	r3, r1
 800cf22:	6123      	str	r3, [r4, #16]
 800cf24:	2300      	movs	r3, #0
 800cf26:	65a1      	str	r1, [r4, #88]	; 0x58
 800cf28:	9304      	str	r3, [sp, #16]
 800cf2a:	e7de      	b.n	800ceea <_printf_float+0x13a>
 800cf2c:	b913      	cbnz	r3, 800cf34 <_printf_float+0x184>
 800cf2e:	6822      	ldr	r2, [r4, #0]
 800cf30:	07d2      	lsls	r2, r2, #31
 800cf32:	d501      	bpl.n	800cf38 <_printf_float+0x188>
 800cf34:	3302      	adds	r3, #2
 800cf36:	e7f4      	b.n	800cf22 <_printf_float+0x172>
 800cf38:	2301      	movs	r3, #1
 800cf3a:	e7f2      	b.n	800cf22 <_printf_float+0x172>
 800cf3c:	f04f 0967 	mov.w	r9, #103	; 0x67
 800cf40:	9b08      	ldr	r3, [sp, #32]
 800cf42:	4299      	cmp	r1, r3
 800cf44:	db05      	blt.n	800cf52 <_printf_float+0x1a2>
 800cf46:	6823      	ldr	r3, [r4, #0]
 800cf48:	6121      	str	r1, [r4, #16]
 800cf4a:	07d8      	lsls	r0, r3, #31
 800cf4c:	d5ea      	bpl.n	800cf24 <_printf_float+0x174>
 800cf4e:	1c4b      	adds	r3, r1, #1
 800cf50:	e7e7      	b.n	800cf22 <_printf_float+0x172>
 800cf52:	2900      	cmp	r1, #0
 800cf54:	bfd4      	ite	le
 800cf56:	f1c1 0202 	rsble	r2, r1, #2
 800cf5a:	2201      	movgt	r2, #1
 800cf5c:	4413      	add	r3, r2
 800cf5e:	e7e0      	b.n	800cf22 <_printf_float+0x172>
 800cf60:	6823      	ldr	r3, [r4, #0]
 800cf62:	055a      	lsls	r2, r3, #21
 800cf64:	d407      	bmi.n	800cf76 <_printf_float+0x1c6>
 800cf66:	6923      	ldr	r3, [r4, #16]
 800cf68:	4642      	mov	r2, r8
 800cf6a:	4631      	mov	r1, r6
 800cf6c:	4628      	mov	r0, r5
 800cf6e:	47b8      	blx	r7
 800cf70:	3001      	adds	r0, #1
 800cf72:	d12a      	bne.n	800cfca <_printf_float+0x21a>
 800cf74:	e76a      	b.n	800ce4c <_printf_float+0x9c>
 800cf76:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800cf7a:	f240 80e2 	bls.w	800d142 <_printf_float+0x392>
 800cf7e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800cf82:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cf86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf8a:	d133      	bne.n	800cff4 <_printf_float+0x244>
 800cf8c:	4a38      	ldr	r2, [pc, #224]	; (800d070 <_printf_float+0x2c0>)
 800cf8e:	2301      	movs	r3, #1
 800cf90:	4631      	mov	r1, r6
 800cf92:	4628      	mov	r0, r5
 800cf94:	47b8      	blx	r7
 800cf96:	3001      	adds	r0, #1
 800cf98:	f43f af58 	beq.w	800ce4c <_printf_float+0x9c>
 800cf9c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800cfa0:	429a      	cmp	r2, r3
 800cfa2:	db02      	blt.n	800cfaa <_printf_float+0x1fa>
 800cfa4:	6823      	ldr	r3, [r4, #0]
 800cfa6:	07d8      	lsls	r0, r3, #31
 800cfa8:	d50f      	bpl.n	800cfca <_printf_float+0x21a>
 800cfaa:	4653      	mov	r3, sl
 800cfac:	465a      	mov	r2, fp
 800cfae:	4631      	mov	r1, r6
 800cfb0:	4628      	mov	r0, r5
 800cfb2:	47b8      	blx	r7
 800cfb4:	3001      	adds	r0, #1
 800cfb6:	f43f af49 	beq.w	800ce4c <_printf_float+0x9c>
 800cfba:	f04f 0800 	mov.w	r8, #0
 800cfbe:	f104 091a 	add.w	r9, r4, #26
 800cfc2:	9b08      	ldr	r3, [sp, #32]
 800cfc4:	3b01      	subs	r3, #1
 800cfc6:	4543      	cmp	r3, r8
 800cfc8:	dc09      	bgt.n	800cfde <_printf_float+0x22e>
 800cfca:	6823      	ldr	r3, [r4, #0]
 800cfcc:	079b      	lsls	r3, r3, #30
 800cfce:	f100 8108 	bmi.w	800d1e2 <_printf_float+0x432>
 800cfd2:	68e0      	ldr	r0, [r4, #12]
 800cfd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfd6:	4298      	cmp	r0, r3
 800cfd8:	bfb8      	it	lt
 800cfda:	4618      	movlt	r0, r3
 800cfdc:	e738      	b.n	800ce50 <_printf_float+0xa0>
 800cfde:	2301      	movs	r3, #1
 800cfe0:	464a      	mov	r2, r9
 800cfe2:	4631      	mov	r1, r6
 800cfe4:	4628      	mov	r0, r5
 800cfe6:	47b8      	blx	r7
 800cfe8:	3001      	adds	r0, #1
 800cfea:	f43f af2f 	beq.w	800ce4c <_printf_float+0x9c>
 800cfee:	f108 0801 	add.w	r8, r8, #1
 800cff2:	e7e6      	b.n	800cfc2 <_printf_float+0x212>
 800cff4:	9b07      	ldr	r3, [sp, #28]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	dc3c      	bgt.n	800d074 <_printf_float+0x2c4>
 800cffa:	4a1d      	ldr	r2, [pc, #116]	; (800d070 <_printf_float+0x2c0>)
 800cffc:	2301      	movs	r3, #1
 800cffe:	4631      	mov	r1, r6
 800d000:	4628      	mov	r0, r5
 800d002:	47b8      	blx	r7
 800d004:	3001      	adds	r0, #1
 800d006:	f43f af21 	beq.w	800ce4c <_printf_float+0x9c>
 800d00a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d00e:	4313      	orrs	r3, r2
 800d010:	d102      	bne.n	800d018 <_printf_float+0x268>
 800d012:	6823      	ldr	r3, [r4, #0]
 800d014:	07d9      	lsls	r1, r3, #31
 800d016:	d5d8      	bpl.n	800cfca <_printf_float+0x21a>
 800d018:	4653      	mov	r3, sl
 800d01a:	465a      	mov	r2, fp
 800d01c:	4631      	mov	r1, r6
 800d01e:	4628      	mov	r0, r5
 800d020:	47b8      	blx	r7
 800d022:	3001      	adds	r0, #1
 800d024:	f43f af12 	beq.w	800ce4c <_printf_float+0x9c>
 800d028:	f04f 0900 	mov.w	r9, #0
 800d02c:	f104 0a1a 	add.w	sl, r4, #26
 800d030:	9b07      	ldr	r3, [sp, #28]
 800d032:	425b      	negs	r3, r3
 800d034:	454b      	cmp	r3, r9
 800d036:	dc01      	bgt.n	800d03c <_printf_float+0x28c>
 800d038:	9b08      	ldr	r3, [sp, #32]
 800d03a:	e795      	b.n	800cf68 <_printf_float+0x1b8>
 800d03c:	2301      	movs	r3, #1
 800d03e:	4652      	mov	r2, sl
 800d040:	4631      	mov	r1, r6
 800d042:	4628      	mov	r0, r5
 800d044:	47b8      	blx	r7
 800d046:	3001      	adds	r0, #1
 800d048:	f43f af00 	beq.w	800ce4c <_printf_float+0x9c>
 800d04c:	f109 0901 	add.w	r9, r9, #1
 800d050:	e7ee      	b.n	800d030 <_printf_float+0x280>
 800d052:	bf00      	nop
 800d054:	f3af 8000 	nop.w
 800d058:	ffffffff 	.word	0xffffffff
 800d05c:	7fefffff 	.word	0x7fefffff
 800d060:	08017585 	.word	0x08017585
 800d064:	08017589 	.word	0x08017589
 800d068:	08017591 	.word	0x08017591
 800d06c:	0801758d 	.word	0x0801758d
 800d070:	08017595 	.word	0x08017595
 800d074:	9a08      	ldr	r2, [sp, #32]
 800d076:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d078:	429a      	cmp	r2, r3
 800d07a:	bfa8      	it	ge
 800d07c:	461a      	movge	r2, r3
 800d07e:	2a00      	cmp	r2, #0
 800d080:	4691      	mov	r9, r2
 800d082:	dc38      	bgt.n	800d0f6 <_printf_float+0x346>
 800d084:	2300      	movs	r3, #0
 800d086:	9305      	str	r3, [sp, #20]
 800d088:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d08c:	f104 021a 	add.w	r2, r4, #26
 800d090:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d092:	9905      	ldr	r1, [sp, #20]
 800d094:	9304      	str	r3, [sp, #16]
 800d096:	eba3 0309 	sub.w	r3, r3, r9
 800d09a:	428b      	cmp	r3, r1
 800d09c:	dc33      	bgt.n	800d106 <_printf_float+0x356>
 800d09e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d0a2:	429a      	cmp	r2, r3
 800d0a4:	db3c      	blt.n	800d120 <_printf_float+0x370>
 800d0a6:	6823      	ldr	r3, [r4, #0]
 800d0a8:	07da      	lsls	r2, r3, #31
 800d0aa:	d439      	bmi.n	800d120 <_printf_float+0x370>
 800d0ac:	9a08      	ldr	r2, [sp, #32]
 800d0ae:	9b04      	ldr	r3, [sp, #16]
 800d0b0:	9907      	ldr	r1, [sp, #28]
 800d0b2:	1ad3      	subs	r3, r2, r3
 800d0b4:	eba2 0901 	sub.w	r9, r2, r1
 800d0b8:	4599      	cmp	r9, r3
 800d0ba:	bfa8      	it	ge
 800d0bc:	4699      	movge	r9, r3
 800d0be:	f1b9 0f00 	cmp.w	r9, #0
 800d0c2:	dc35      	bgt.n	800d130 <_printf_float+0x380>
 800d0c4:	f04f 0800 	mov.w	r8, #0
 800d0c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d0cc:	f104 0a1a 	add.w	sl, r4, #26
 800d0d0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d0d4:	1a9b      	subs	r3, r3, r2
 800d0d6:	eba3 0309 	sub.w	r3, r3, r9
 800d0da:	4543      	cmp	r3, r8
 800d0dc:	f77f af75 	ble.w	800cfca <_printf_float+0x21a>
 800d0e0:	2301      	movs	r3, #1
 800d0e2:	4652      	mov	r2, sl
 800d0e4:	4631      	mov	r1, r6
 800d0e6:	4628      	mov	r0, r5
 800d0e8:	47b8      	blx	r7
 800d0ea:	3001      	adds	r0, #1
 800d0ec:	f43f aeae 	beq.w	800ce4c <_printf_float+0x9c>
 800d0f0:	f108 0801 	add.w	r8, r8, #1
 800d0f4:	e7ec      	b.n	800d0d0 <_printf_float+0x320>
 800d0f6:	4613      	mov	r3, r2
 800d0f8:	4631      	mov	r1, r6
 800d0fa:	4642      	mov	r2, r8
 800d0fc:	4628      	mov	r0, r5
 800d0fe:	47b8      	blx	r7
 800d100:	3001      	adds	r0, #1
 800d102:	d1bf      	bne.n	800d084 <_printf_float+0x2d4>
 800d104:	e6a2      	b.n	800ce4c <_printf_float+0x9c>
 800d106:	2301      	movs	r3, #1
 800d108:	4631      	mov	r1, r6
 800d10a:	4628      	mov	r0, r5
 800d10c:	9204      	str	r2, [sp, #16]
 800d10e:	47b8      	blx	r7
 800d110:	3001      	adds	r0, #1
 800d112:	f43f ae9b 	beq.w	800ce4c <_printf_float+0x9c>
 800d116:	9b05      	ldr	r3, [sp, #20]
 800d118:	9a04      	ldr	r2, [sp, #16]
 800d11a:	3301      	adds	r3, #1
 800d11c:	9305      	str	r3, [sp, #20]
 800d11e:	e7b7      	b.n	800d090 <_printf_float+0x2e0>
 800d120:	4653      	mov	r3, sl
 800d122:	465a      	mov	r2, fp
 800d124:	4631      	mov	r1, r6
 800d126:	4628      	mov	r0, r5
 800d128:	47b8      	blx	r7
 800d12a:	3001      	adds	r0, #1
 800d12c:	d1be      	bne.n	800d0ac <_printf_float+0x2fc>
 800d12e:	e68d      	b.n	800ce4c <_printf_float+0x9c>
 800d130:	9a04      	ldr	r2, [sp, #16]
 800d132:	464b      	mov	r3, r9
 800d134:	4442      	add	r2, r8
 800d136:	4631      	mov	r1, r6
 800d138:	4628      	mov	r0, r5
 800d13a:	47b8      	blx	r7
 800d13c:	3001      	adds	r0, #1
 800d13e:	d1c1      	bne.n	800d0c4 <_printf_float+0x314>
 800d140:	e684      	b.n	800ce4c <_printf_float+0x9c>
 800d142:	9a08      	ldr	r2, [sp, #32]
 800d144:	2a01      	cmp	r2, #1
 800d146:	dc01      	bgt.n	800d14c <_printf_float+0x39c>
 800d148:	07db      	lsls	r3, r3, #31
 800d14a:	d537      	bpl.n	800d1bc <_printf_float+0x40c>
 800d14c:	2301      	movs	r3, #1
 800d14e:	4642      	mov	r2, r8
 800d150:	4631      	mov	r1, r6
 800d152:	4628      	mov	r0, r5
 800d154:	47b8      	blx	r7
 800d156:	3001      	adds	r0, #1
 800d158:	f43f ae78 	beq.w	800ce4c <_printf_float+0x9c>
 800d15c:	4653      	mov	r3, sl
 800d15e:	465a      	mov	r2, fp
 800d160:	4631      	mov	r1, r6
 800d162:	4628      	mov	r0, r5
 800d164:	47b8      	blx	r7
 800d166:	3001      	adds	r0, #1
 800d168:	f43f ae70 	beq.w	800ce4c <_printf_float+0x9c>
 800d16c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800d170:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d178:	d01b      	beq.n	800d1b2 <_printf_float+0x402>
 800d17a:	9b08      	ldr	r3, [sp, #32]
 800d17c:	f108 0201 	add.w	r2, r8, #1
 800d180:	3b01      	subs	r3, #1
 800d182:	4631      	mov	r1, r6
 800d184:	4628      	mov	r0, r5
 800d186:	47b8      	blx	r7
 800d188:	3001      	adds	r0, #1
 800d18a:	d10e      	bne.n	800d1aa <_printf_float+0x3fa>
 800d18c:	e65e      	b.n	800ce4c <_printf_float+0x9c>
 800d18e:	2301      	movs	r3, #1
 800d190:	464a      	mov	r2, r9
 800d192:	4631      	mov	r1, r6
 800d194:	4628      	mov	r0, r5
 800d196:	47b8      	blx	r7
 800d198:	3001      	adds	r0, #1
 800d19a:	f43f ae57 	beq.w	800ce4c <_printf_float+0x9c>
 800d19e:	f108 0801 	add.w	r8, r8, #1
 800d1a2:	9b08      	ldr	r3, [sp, #32]
 800d1a4:	3b01      	subs	r3, #1
 800d1a6:	4543      	cmp	r3, r8
 800d1a8:	dcf1      	bgt.n	800d18e <_printf_float+0x3de>
 800d1aa:	9b04      	ldr	r3, [sp, #16]
 800d1ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d1b0:	e6db      	b.n	800cf6a <_printf_float+0x1ba>
 800d1b2:	f04f 0800 	mov.w	r8, #0
 800d1b6:	f104 091a 	add.w	r9, r4, #26
 800d1ba:	e7f2      	b.n	800d1a2 <_printf_float+0x3f2>
 800d1bc:	2301      	movs	r3, #1
 800d1be:	4642      	mov	r2, r8
 800d1c0:	e7df      	b.n	800d182 <_printf_float+0x3d2>
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	464a      	mov	r2, r9
 800d1c6:	4631      	mov	r1, r6
 800d1c8:	4628      	mov	r0, r5
 800d1ca:	47b8      	blx	r7
 800d1cc:	3001      	adds	r0, #1
 800d1ce:	f43f ae3d 	beq.w	800ce4c <_printf_float+0x9c>
 800d1d2:	f108 0801 	add.w	r8, r8, #1
 800d1d6:	68e3      	ldr	r3, [r4, #12]
 800d1d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d1da:	1a5b      	subs	r3, r3, r1
 800d1dc:	4543      	cmp	r3, r8
 800d1de:	dcf0      	bgt.n	800d1c2 <_printf_float+0x412>
 800d1e0:	e6f7      	b.n	800cfd2 <_printf_float+0x222>
 800d1e2:	f04f 0800 	mov.w	r8, #0
 800d1e6:	f104 0919 	add.w	r9, r4, #25
 800d1ea:	e7f4      	b.n	800d1d6 <_printf_float+0x426>

0800d1ec <_printf_common>:
 800d1ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1f0:	4616      	mov	r6, r2
 800d1f2:	4699      	mov	r9, r3
 800d1f4:	688a      	ldr	r2, [r1, #8]
 800d1f6:	690b      	ldr	r3, [r1, #16]
 800d1f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d1fc:	4293      	cmp	r3, r2
 800d1fe:	bfb8      	it	lt
 800d200:	4613      	movlt	r3, r2
 800d202:	6033      	str	r3, [r6, #0]
 800d204:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d208:	4607      	mov	r7, r0
 800d20a:	460c      	mov	r4, r1
 800d20c:	b10a      	cbz	r2, 800d212 <_printf_common+0x26>
 800d20e:	3301      	adds	r3, #1
 800d210:	6033      	str	r3, [r6, #0]
 800d212:	6823      	ldr	r3, [r4, #0]
 800d214:	0699      	lsls	r1, r3, #26
 800d216:	bf42      	ittt	mi
 800d218:	6833      	ldrmi	r3, [r6, #0]
 800d21a:	3302      	addmi	r3, #2
 800d21c:	6033      	strmi	r3, [r6, #0]
 800d21e:	6825      	ldr	r5, [r4, #0]
 800d220:	f015 0506 	ands.w	r5, r5, #6
 800d224:	d106      	bne.n	800d234 <_printf_common+0x48>
 800d226:	f104 0a19 	add.w	sl, r4, #25
 800d22a:	68e3      	ldr	r3, [r4, #12]
 800d22c:	6832      	ldr	r2, [r6, #0]
 800d22e:	1a9b      	subs	r3, r3, r2
 800d230:	42ab      	cmp	r3, r5
 800d232:	dc26      	bgt.n	800d282 <_printf_common+0x96>
 800d234:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d238:	1e13      	subs	r3, r2, #0
 800d23a:	6822      	ldr	r2, [r4, #0]
 800d23c:	bf18      	it	ne
 800d23e:	2301      	movne	r3, #1
 800d240:	0692      	lsls	r2, r2, #26
 800d242:	d42b      	bmi.n	800d29c <_printf_common+0xb0>
 800d244:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d248:	4649      	mov	r1, r9
 800d24a:	4638      	mov	r0, r7
 800d24c:	47c0      	blx	r8
 800d24e:	3001      	adds	r0, #1
 800d250:	d01e      	beq.n	800d290 <_printf_common+0xa4>
 800d252:	6823      	ldr	r3, [r4, #0]
 800d254:	68e5      	ldr	r5, [r4, #12]
 800d256:	6832      	ldr	r2, [r6, #0]
 800d258:	f003 0306 	and.w	r3, r3, #6
 800d25c:	2b04      	cmp	r3, #4
 800d25e:	bf08      	it	eq
 800d260:	1aad      	subeq	r5, r5, r2
 800d262:	68a3      	ldr	r3, [r4, #8]
 800d264:	6922      	ldr	r2, [r4, #16]
 800d266:	bf0c      	ite	eq
 800d268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d26c:	2500      	movne	r5, #0
 800d26e:	4293      	cmp	r3, r2
 800d270:	bfc4      	itt	gt
 800d272:	1a9b      	subgt	r3, r3, r2
 800d274:	18ed      	addgt	r5, r5, r3
 800d276:	2600      	movs	r6, #0
 800d278:	341a      	adds	r4, #26
 800d27a:	42b5      	cmp	r5, r6
 800d27c:	d11a      	bne.n	800d2b4 <_printf_common+0xc8>
 800d27e:	2000      	movs	r0, #0
 800d280:	e008      	b.n	800d294 <_printf_common+0xa8>
 800d282:	2301      	movs	r3, #1
 800d284:	4652      	mov	r2, sl
 800d286:	4649      	mov	r1, r9
 800d288:	4638      	mov	r0, r7
 800d28a:	47c0      	blx	r8
 800d28c:	3001      	adds	r0, #1
 800d28e:	d103      	bne.n	800d298 <_printf_common+0xac>
 800d290:	f04f 30ff 	mov.w	r0, #4294967295
 800d294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d298:	3501      	adds	r5, #1
 800d29a:	e7c6      	b.n	800d22a <_printf_common+0x3e>
 800d29c:	18e1      	adds	r1, r4, r3
 800d29e:	1c5a      	adds	r2, r3, #1
 800d2a0:	2030      	movs	r0, #48	; 0x30
 800d2a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d2a6:	4422      	add	r2, r4
 800d2a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d2ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d2b0:	3302      	adds	r3, #2
 800d2b2:	e7c7      	b.n	800d244 <_printf_common+0x58>
 800d2b4:	2301      	movs	r3, #1
 800d2b6:	4622      	mov	r2, r4
 800d2b8:	4649      	mov	r1, r9
 800d2ba:	4638      	mov	r0, r7
 800d2bc:	47c0      	blx	r8
 800d2be:	3001      	adds	r0, #1
 800d2c0:	d0e6      	beq.n	800d290 <_printf_common+0xa4>
 800d2c2:	3601      	adds	r6, #1
 800d2c4:	e7d9      	b.n	800d27a <_printf_common+0x8e>
	...

0800d2c8 <_printf_i>:
 800d2c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d2cc:	460c      	mov	r4, r1
 800d2ce:	4691      	mov	r9, r2
 800d2d0:	7e27      	ldrb	r7, [r4, #24]
 800d2d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d2d4:	2f78      	cmp	r7, #120	; 0x78
 800d2d6:	4680      	mov	r8, r0
 800d2d8:	469a      	mov	sl, r3
 800d2da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d2de:	d807      	bhi.n	800d2f0 <_printf_i+0x28>
 800d2e0:	2f62      	cmp	r7, #98	; 0x62
 800d2e2:	d80a      	bhi.n	800d2fa <_printf_i+0x32>
 800d2e4:	2f00      	cmp	r7, #0
 800d2e6:	f000 80d8 	beq.w	800d49a <_printf_i+0x1d2>
 800d2ea:	2f58      	cmp	r7, #88	; 0x58
 800d2ec:	f000 80a3 	beq.w	800d436 <_printf_i+0x16e>
 800d2f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d2f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d2f8:	e03a      	b.n	800d370 <_printf_i+0xa8>
 800d2fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d2fe:	2b15      	cmp	r3, #21
 800d300:	d8f6      	bhi.n	800d2f0 <_printf_i+0x28>
 800d302:	a001      	add	r0, pc, #4	; (adr r0, 800d308 <_printf_i+0x40>)
 800d304:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d308:	0800d361 	.word	0x0800d361
 800d30c:	0800d375 	.word	0x0800d375
 800d310:	0800d2f1 	.word	0x0800d2f1
 800d314:	0800d2f1 	.word	0x0800d2f1
 800d318:	0800d2f1 	.word	0x0800d2f1
 800d31c:	0800d2f1 	.word	0x0800d2f1
 800d320:	0800d375 	.word	0x0800d375
 800d324:	0800d2f1 	.word	0x0800d2f1
 800d328:	0800d2f1 	.word	0x0800d2f1
 800d32c:	0800d2f1 	.word	0x0800d2f1
 800d330:	0800d2f1 	.word	0x0800d2f1
 800d334:	0800d481 	.word	0x0800d481
 800d338:	0800d3a5 	.word	0x0800d3a5
 800d33c:	0800d463 	.word	0x0800d463
 800d340:	0800d2f1 	.word	0x0800d2f1
 800d344:	0800d2f1 	.word	0x0800d2f1
 800d348:	0800d4a3 	.word	0x0800d4a3
 800d34c:	0800d2f1 	.word	0x0800d2f1
 800d350:	0800d3a5 	.word	0x0800d3a5
 800d354:	0800d2f1 	.word	0x0800d2f1
 800d358:	0800d2f1 	.word	0x0800d2f1
 800d35c:	0800d46b 	.word	0x0800d46b
 800d360:	680b      	ldr	r3, [r1, #0]
 800d362:	1d1a      	adds	r2, r3, #4
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	600a      	str	r2, [r1, #0]
 800d368:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d36c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d370:	2301      	movs	r3, #1
 800d372:	e0a3      	b.n	800d4bc <_printf_i+0x1f4>
 800d374:	6825      	ldr	r5, [r4, #0]
 800d376:	6808      	ldr	r0, [r1, #0]
 800d378:	062e      	lsls	r6, r5, #24
 800d37a:	f100 0304 	add.w	r3, r0, #4
 800d37e:	d50a      	bpl.n	800d396 <_printf_i+0xce>
 800d380:	6805      	ldr	r5, [r0, #0]
 800d382:	600b      	str	r3, [r1, #0]
 800d384:	2d00      	cmp	r5, #0
 800d386:	da03      	bge.n	800d390 <_printf_i+0xc8>
 800d388:	232d      	movs	r3, #45	; 0x2d
 800d38a:	426d      	negs	r5, r5
 800d38c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d390:	485e      	ldr	r0, [pc, #376]	; (800d50c <_printf_i+0x244>)
 800d392:	230a      	movs	r3, #10
 800d394:	e019      	b.n	800d3ca <_printf_i+0x102>
 800d396:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d39a:	6805      	ldr	r5, [r0, #0]
 800d39c:	600b      	str	r3, [r1, #0]
 800d39e:	bf18      	it	ne
 800d3a0:	b22d      	sxthne	r5, r5
 800d3a2:	e7ef      	b.n	800d384 <_printf_i+0xbc>
 800d3a4:	680b      	ldr	r3, [r1, #0]
 800d3a6:	6825      	ldr	r5, [r4, #0]
 800d3a8:	1d18      	adds	r0, r3, #4
 800d3aa:	6008      	str	r0, [r1, #0]
 800d3ac:	0628      	lsls	r0, r5, #24
 800d3ae:	d501      	bpl.n	800d3b4 <_printf_i+0xec>
 800d3b0:	681d      	ldr	r5, [r3, #0]
 800d3b2:	e002      	b.n	800d3ba <_printf_i+0xf2>
 800d3b4:	0669      	lsls	r1, r5, #25
 800d3b6:	d5fb      	bpl.n	800d3b0 <_printf_i+0xe8>
 800d3b8:	881d      	ldrh	r5, [r3, #0]
 800d3ba:	4854      	ldr	r0, [pc, #336]	; (800d50c <_printf_i+0x244>)
 800d3bc:	2f6f      	cmp	r7, #111	; 0x6f
 800d3be:	bf0c      	ite	eq
 800d3c0:	2308      	moveq	r3, #8
 800d3c2:	230a      	movne	r3, #10
 800d3c4:	2100      	movs	r1, #0
 800d3c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d3ca:	6866      	ldr	r6, [r4, #4]
 800d3cc:	60a6      	str	r6, [r4, #8]
 800d3ce:	2e00      	cmp	r6, #0
 800d3d0:	bfa2      	ittt	ge
 800d3d2:	6821      	ldrge	r1, [r4, #0]
 800d3d4:	f021 0104 	bicge.w	r1, r1, #4
 800d3d8:	6021      	strge	r1, [r4, #0]
 800d3da:	b90d      	cbnz	r5, 800d3e0 <_printf_i+0x118>
 800d3dc:	2e00      	cmp	r6, #0
 800d3de:	d04d      	beq.n	800d47c <_printf_i+0x1b4>
 800d3e0:	4616      	mov	r6, r2
 800d3e2:	fbb5 f1f3 	udiv	r1, r5, r3
 800d3e6:	fb03 5711 	mls	r7, r3, r1, r5
 800d3ea:	5dc7      	ldrb	r7, [r0, r7]
 800d3ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d3f0:	462f      	mov	r7, r5
 800d3f2:	42bb      	cmp	r3, r7
 800d3f4:	460d      	mov	r5, r1
 800d3f6:	d9f4      	bls.n	800d3e2 <_printf_i+0x11a>
 800d3f8:	2b08      	cmp	r3, #8
 800d3fa:	d10b      	bne.n	800d414 <_printf_i+0x14c>
 800d3fc:	6823      	ldr	r3, [r4, #0]
 800d3fe:	07df      	lsls	r7, r3, #31
 800d400:	d508      	bpl.n	800d414 <_printf_i+0x14c>
 800d402:	6923      	ldr	r3, [r4, #16]
 800d404:	6861      	ldr	r1, [r4, #4]
 800d406:	4299      	cmp	r1, r3
 800d408:	bfde      	ittt	le
 800d40a:	2330      	movle	r3, #48	; 0x30
 800d40c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d410:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d414:	1b92      	subs	r2, r2, r6
 800d416:	6122      	str	r2, [r4, #16]
 800d418:	f8cd a000 	str.w	sl, [sp]
 800d41c:	464b      	mov	r3, r9
 800d41e:	aa03      	add	r2, sp, #12
 800d420:	4621      	mov	r1, r4
 800d422:	4640      	mov	r0, r8
 800d424:	f7ff fee2 	bl	800d1ec <_printf_common>
 800d428:	3001      	adds	r0, #1
 800d42a:	d14c      	bne.n	800d4c6 <_printf_i+0x1fe>
 800d42c:	f04f 30ff 	mov.w	r0, #4294967295
 800d430:	b004      	add	sp, #16
 800d432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d436:	4835      	ldr	r0, [pc, #212]	; (800d50c <_printf_i+0x244>)
 800d438:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d43c:	6823      	ldr	r3, [r4, #0]
 800d43e:	680e      	ldr	r6, [r1, #0]
 800d440:	061f      	lsls	r7, r3, #24
 800d442:	f856 5b04 	ldr.w	r5, [r6], #4
 800d446:	600e      	str	r6, [r1, #0]
 800d448:	d514      	bpl.n	800d474 <_printf_i+0x1ac>
 800d44a:	07d9      	lsls	r1, r3, #31
 800d44c:	bf44      	itt	mi
 800d44e:	f043 0320 	orrmi.w	r3, r3, #32
 800d452:	6023      	strmi	r3, [r4, #0]
 800d454:	b91d      	cbnz	r5, 800d45e <_printf_i+0x196>
 800d456:	6823      	ldr	r3, [r4, #0]
 800d458:	f023 0320 	bic.w	r3, r3, #32
 800d45c:	6023      	str	r3, [r4, #0]
 800d45e:	2310      	movs	r3, #16
 800d460:	e7b0      	b.n	800d3c4 <_printf_i+0xfc>
 800d462:	6823      	ldr	r3, [r4, #0]
 800d464:	f043 0320 	orr.w	r3, r3, #32
 800d468:	6023      	str	r3, [r4, #0]
 800d46a:	2378      	movs	r3, #120	; 0x78
 800d46c:	4828      	ldr	r0, [pc, #160]	; (800d510 <_printf_i+0x248>)
 800d46e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d472:	e7e3      	b.n	800d43c <_printf_i+0x174>
 800d474:	065e      	lsls	r6, r3, #25
 800d476:	bf48      	it	mi
 800d478:	b2ad      	uxthmi	r5, r5
 800d47a:	e7e6      	b.n	800d44a <_printf_i+0x182>
 800d47c:	4616      	mov	r6, r2
 800d47e:	e7bb      	b.n	800d3f8 <_printf_i+0x130>
 800d480:	680b      	ldr	r3, [r1, #0]
 800d482:	6826      	ldr	r6, [r4, #0]
 800d484:	6960      	ldr	r0, [r4, #20]
 800d486:	1d1d      	adds	r5, r3, #4
 800d488:	600d      	str	r5, [r1, #0]
 800d48a:	0635      	lsls	r5, r6, #24
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	d501      	bpl.n	800d494 <_printf_i+0x1cc>
 800d490:	6018      	str	r0, [r3, #0]
 800d492:	e002      	b.n	800d49a <_printf_i+0x1d2>
 800d494:	0671      	lsls	r1, r6, #25
 800d496:	d5fb      	bpl.n	800d490 <_printf_i+0x1c8>
 800d498:	8018      	strh	r0, [r3, #0]
 800d49a:	2300      	movs	r3, #0
 800d49c:	6123      	str	r3, [r4, #16]
 800d49e:	4616      	mov	r6, r2
 800d4a0:	e7ba      	b.n	800d418 <_printf_i+0x150>
 800d4a2:	680b      	ldr	r3, [r1, #0]
 800d4a4:	1d1a      	adds	r2, r3, #4
 800d4a6:	600a      	str	r2, [r1, #0]
 800d4a8:	681e      	ldr	r6, [r3, #0]
 800d4aa:	6862      	ldr	r2, [r4, #4]
 800d4ac:	2100      	movs	r1, #0
 800d4ae:	4630      	mov	r0, r6
 800d4b0:	f7f2 ff2e 	bl	8000310 <memchr>
 800d4b4:	b108      	cbz	r0, 800d4ba <_printf_i+0x1f2>
 800d4b6:	1b80      	subs	r0, r0, r6
 800d4b8:	6060      	str	r0, [r4, #4]
 800d4ba:	6863      	ldr	r3, [r4, #4]
 800d4bc:	6123      	str	r3, [r4, #16]
 800d4be:	2300      	movs	r3, #0
 800d4c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d4c4:	e7a8      	b.n	800d418 <_printf_i+0x150>
 800d4c6:	6923      	ldr	r3, [r4, #16]
 800d4c8:	4632      	mov	r2, r6
 800d4ca:	4649      	mov	r1, r9
 800d4cc:	4640      	mov	r0, r8
 800d4ce:	47d0      	blx	sl
 800d4d0:	3001      	adds	r0, #1
 800d4d2:	d0ab      	beq.n	800d42c <_printf_i+0x164>
 800d4d4:	6823      	ldr	r3, [r4, #0]
 800d4d6:	079b      	lsls	r3, r3, #30
 800d4d8:	d413      	bmi.n	800d502 <_printf_i+0x23a>
 800d4da:	68e0      	ldr	r0, [r4, #12]
 800d4dc:	9b03      	ldr	r3, [sp, #12]
 800d4de:	4298      	cmp	r0, r3
 800d4e0:	bfb8      	it	lt
 800d4e2:	4618      	movlt	r0, r3
 800d4e4:	e7a4      	b.n	800d430 <_printf_i+0x168>
 800d4e6:	2301      	movs	r3, #1
 800d4e8:	4632      	mov	r2, r6
 800d4ea:	4649      	mov	r1, r9
 800d4ec:	4640      	mov	r0, r8
 800d4ee:	47d0      	blx	sl
 800d4f0:	3001      	adds	r0, #1
 800d4f2:	d09b      	beq.n	800d42c <_printf_i+0x164>
 800d4f4:	3501      	adds	r5, #1
 800d4f6:	68e3      	ldr	r3, [r4, #12]
 800d4f8:	9903      	ldr	r1, [sp, #12]
 800d4fa:	1a5b      	subs	r3, r3, r1
 800d4fc:	42ab      	cmp	r3, r5
 800d4fe:	dcf2      	bgt.n	800d4e6 <_printf_i+0x21e>
 800d500:	e7eb      	b.n	800d4da <_printf_i+0x212>
 800d502:	2500      	movs	r5, #0
 800d504:	f104 0619 	add.w	r6, r4, #25
 800d508:	e7f5      	b.n	800d4f6 <_printf_i+0x22e>
 800d50a:	bf00      	nop
 800d50c:	08017597 	.word	0x08017597
 800d510:	080175a8 	.word	0x080175a8

0800d514 <_scanf_float>:
 800d514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d518:	b087      	sub	sp, #28
 800d51a:	4617      	mov	r7, r2
 800d51c:	9303      	str	r3, [sp, #12]
 800d51e:	688b      	ldr	r3, [r1, #8]
 800d520:	1e5a      	subs	r2, r3, #1
 800d522:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d526:	bf83      	ittte	hi
 800d528:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d52c:	195b      	addhi	r3, r3, r5
 800d52e:	9302      	strhi	r3, [sp, #8]
 800d530:	2300      	movls	r3, #0
 800d532:	bf86      	itte	hi
 800d534:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d538:	608b      	strhi	r3, [r1, #8]
 800d53a:	9302      	strls	r3, [sp, #8]
 800d53c:	680b      	ldr	r3, [r1, #0]
 800d53e:	468b      	mov	fp, r1
 800d540:	2500      	movs	r5, #0
 800d542:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800d546:	f84b 3b1c 	str.w	r3, [fp], #28
 800d54a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d54e:	4680      	mov	r8, r0
 800d550:	460c      	mov	r4, r1
 800d552:	465e      	mov	r6, fp
 800d554:	46aa      	mov	sl, r5
 800d556:	46a9      	mov	r9, r5
 800d558:	9501      	str	r5, [sp, #4]
 800d55a:	68a2      	ldr	r2, [r4, #8]
 800d55c:	b152      	cbz	r2, 800d574 <_scanf_float+0x60>
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	781b      	ldrb	r3, [r3, #0]
 800d562:	2b4e      	cmp	r3, #78	; 0x4e
 800d564:	d864      	bhi.n	800d630 <_scanf_float+0x11c>
 800d566:	2b40      	cmp	r3, #64	; 0x40
 800d568:	d83c      	bhi.n	800d5e4 <_scanf_float+0xd0>
 800d56a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800d56e:	b2c8      	uxtb	r0, r1
 800d570:	280e      	cmp	r0, #14
 800d572:	d93a      	bls.n	800d5ea <_scanf_float+0xd6>
 800d574:	f1b9 0f00 	cmp.w	r9, #0
 800d578:	d003      	beq.n	800d582 <_scanf_float+0x6e>
 800d57a:	6823      	ldr	r3, [r4, #0]
 800d57c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d580:	6023      	str	r3, [r4, #0]
 800d582:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d586:	f1ba 0f01 	cmp.w	sl, #1
 800d58a:	f200 8113 	bhi.w	800d7b4 <_scanf_float+0x2a0>
 800d58e:	455e      	cmp	r6, fp
 800d590:	f200 8105 	bhi.w	800d79e <_scanf_float+0x28a>
 800d594:	2501      	movs	r5, #1
 800d596:	4628      	mov	r0, r5
 800d598:	b007      	add	sp, #28
 800d59a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d59e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800d5a2:	2a0d      	cmp	r2, #13
 800d5a4:	d8e6      	bhi.n	800d574 <_scanf_float+0x60>
 800d5a6:	a101      	add	r1, pc, #4	; (adr r1, 800d5ac <_scanf_float+0x98>)
 800d5a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d5ac:	0800d6eb 	.word	0x0800d6eb
 800d5b0:	0800d575 	.word	0x0800d575
 800d5b4:	0800d575 	.word	0x0800d575
 800d5b8:	0800d575 	.word	0x0800d575
 800d5bc:	0800d74b 	.word	0x0800d74b
 800d5c0:	0800d723 	.word	0x0800d723
 800d5c4:	0800d575 	.word	0x0800d575
 800d5c8:	0800d575 	.word	0x0800d575
 800d5cc:	0800d6f9 	.word	0x0800d6f9
 800d5d0:	0800d575 	.word	0x0800d575
 800d5d4:	0800d575 	.word	0x0800d575
 800d5d8:	0800d575 	.word	0x0800d575
 800d5dc:	0800d575 	.word	0x0800d575
 800d5e0:	0800d6b1 	.word	0x0800d6b1
 800d5e4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800d5e8:	e7db      	b.n	800d5a2 <_scanf_float+0x8e>
 800d5ea:	290e      	cmp	r1, #14
 800d5ec:	d8c2      	bhi.n	800d574 <_scanf_float+0x60>
 800d5ee:	a001      	add	r0, pc, #4	; (adr r0, 800d5f4 <_scanf_float+0xe0>)
 800d5f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d5f4:	0800d6a3 	.word	0x0800d6a3
 800d5f8:	0800d575 	.word	0x0800d575
 800d5fc:	0800d6a3 	.word	0x0800d6a3
 800d600:	0800d737 	.word	0x0800d737
 800d604:	0800d575 	.word	0x0800d575
 800d608:	0800d651 	.word	0x0800d651
 800d60c:	0800d68d 	.word	0x0800d68d
 800d610:	0800d68d 	.word	0x0800d68d
 800d614:	0800d68d 	.word	0x0800d68d
 800d618:	0800d68d 	.word	0x0800d68d
 800d61c:	0800d68d 	.word	0x0800d68d
 800d620:	0800d68d 	.word	0x0800d68d
 800d624:	0800d68d 	.word	0x0800d68d
 800d628:	0800d68d 	.word	0x0800d68d
 800d62c:	0800d68d 	.word	0x0800d68d
 800d630:	2b6e      	cmp	r3, #110	; 0x6e
 800d632:	d809      	bhi.n	800d648 <_scanf_float+0x134>
 800d634:	2b60      	cmp	r3, #96	; 0x60
 800d636:	d8b2      	bhi.n	800d59e <_scanf_float+0x8a>
 800d638:	2b54      	cmp	r3, #84	; 0x54
 800d63a:	d077      	beq.n	800d72c <_scanf_float+0x218>
 800d63c:	2b59      	cmp	r3, #89	; 0x59
 800d63e:	d199      	bne.n	800d574 <_scanf_float+0x60>
 800d640:	2d07      	cmp	r5, #7
 800d642:	d197      	bne.n	800d574 <_scanf_float+0x60>
 800d644:	2508      	movs	r5, #8
 800d646:	e029      	b.n	800d69c <_scanf_float+0x188>
 800d648:	2b74      	cmp	r3, #116	; 0x74
 800d64a:	d06f      	beq.n	800d72c <_scanf_float+0x218>
 800d64c:	2b79      	cmp	r3, #121	; 0x79
 800d64e:	e7f6      	b.n	800d63e <_scanf_float+0x12a>
 800d650:	6821      	ldr	r1, [r4, #0]
 800d652:	05c8      	lsls	r0, r1, #23
 800d654:	d51a      	bpl.n	800d68c <_scanf_float+0x178>
 800d656:	9b02      	ldr	r3, [sp, #8]
 800d658:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800d65c:	6021      	str	r1, [r4, #0]
 800d65e:	f109 0901 	add.w	r9, r9, #1
 800d662:	b11b      	cbz	r3, 800d66c <_scanf_float+0x158>
 800d664:	3b01      	subs	r3, #1
 800d666:	3201      	adds	r2, #1
 800d668:	9302      	str	r3, [sp, #8]
 800d66a:	60a2      	str	r2, [r4, #8]
 800d66c:	68a3      	ldr	r3, [r4, #8]
 800d66e:	3b01      	subs	r3, #1
 800d670:	60a3      	str	r3, [r4, #8]
 800d672:	6923      	ldr	r3, [r4, #16]
 800d674:	3301      	adds	r3, #1
 800d676:	6123      	str	r3, [r4, #16]
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	3b01      	subs	r3, #1
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	607b      	str	r3, [r7, #4]
 800d680:	f340 8084 	ble.w	800d78c <_scanf_float+0x278>
 800d684:	683b      	ldr	r3, [r7, #0]
 800d686:	3301      	adds	r3, #1
 800d688:	603b      	str	r3, [r7, #0]
 800d68a:	e766      	b.n	800d55a <_scanf_float+0x46>
 800d68c:	eb1a 0f05 	cmn.w	sl, r5
 800d690:	f47f af70 	bne.w	800d574 <_scanf_float+0x60>
 800d694:	6822      	ldr	r2, [r4, #0]
 800d696:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800d69a:	6022      	str	r2, [r4, #0]
 800d69c:	f806 3b01 	strb.w	r3, [r6], #1
 800d6a0:	e7e4      	b.n	800d66c <_scanf_float+0x158>
 800d6a2:	6822      	ldr	r2, [r4, #0]
 800d6a4:	0610      	lsls	r0, r2, #24
 800d6a6:	f57f af65 	bpl.w	800d574 <_scanf_float+0x60>
 800d6aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d6ae:	e7f4      	b.n	800d69a <_scanf_float+0x186>
 800d6b0:	f1ba 0f00 	cmp.w	sl, #0
 800d6b4:	d10e      	bne.n	800d6d4 <_scanf_float+0x1c0>
 800d6b6:	f1b9 0f00 	cmp.w	r9, #0
 800d6ba:	d10e      	bne.n	800d6da <_scanf_float+0x1c6>
 800d6bc:	6822      	ldr	r2, [r4, #0]
 800d6be:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800d6c2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800d6c6:	d108      	bne.n	800d6da <_scanf_float+0x1c6>
 800d6c8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d6cc:	6022      	str	r2, [r4, #0]
 800d6ce:	f04f 0a01 	mov.w	sl, #1
 800d6d2:	e7e3      	b.n	800d69c <_scanf_float+0x188>
 800d6d4:	f1ba 0f02 	cmp.w	sl, #2
 800d6d8:	d055      	beq.n	800d786 <_scanf_float+0x272>
 800d6da:	2d01      	cmp	r5, #1
 800d6dc:	d002      	beq.n	800d6e4 <_scanf_float+0x1d0>
 800d6de:	2d04      	cmp	r5, #4
 800d6e0:	f47f af48 	bne.w	800d574 <_scanf_float+0x60>
 800d6e4:	3501      	adds	r5, #1
 800d6e6:	b2ed      	uxtb	r5, r5
 800d6e8:	e7d8      	b.n	800d69c <_scanf_float+0x188>
 800d6ea:	f1ba 0f01 	cmp.w	sl, #1
 800d6ee:	f47f af41 	bne.w	800d574 <_scanf_float+0x60>
 800d6f2:	f04f 0a02 	mov.w	sl, #2
 800d6f6:	e7d1      	b.n	800d69c <_scanf_float+0x188>
 800d6f8:	b97d      	cbnz	r5, 800d71a <_scanf_float+0x206>
 800d6fa:	f1b9 0f00 	cmp.w	r9, #0
 800d6fe:	f47f af3c 	bne.w	800d57a <_scanf_float+0x66>
 800d702:	6822      	ldr	r2, [r4, #0]
 800d704:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800d708:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800d70c:	f47f af39 	bne.w	800d582 <_scanf_float+0x6e>
 800d710:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d714:	6022      	str	r2, [r4, #0]
 800d716:	2501      	movs	r5, #1
 800d718:	e7c0      	b.n	800d69c <_scanf_float+0x188>
 800d71a:	2d03      	cmp	r5, #3
 800d71c:	d0e2      	beq.n	800d6e4 <_scanf_float+0x1d0>
 800d71e:	2d05      	cmp	r5, #5
 800d720:	e7de      	b.n	800d6e0 <_scanf_float+0x1cc>
 800d722:	2d02      	cmp	r5, #2
 800d724:	f47f af26 	bne.w	800d574 <_scanf_float+0x60>
 800d728:	2503      	movs	r5, #3
 800d72a:	e7b7      	b.n	800d69c <_scanf_float+0x188>
 800d72c:	2d06      	cmp	r5, #6
 800d72e:	f47f af21 	bne.w	800d574 <_scanf_float+0x60>
 800d732:	2507      	movs	r5, #7
 800d734:	e7b2      	b.n	800d69c <_scanf_float+0x188>
 800d736:	6822      	ldr	r2, [r4, #0]
 800d738:	0591      	lsls	r1, r2, #22
 800d73a:	f57f af1b 	bpl.w	800d574 <_scanf_float+0x60>
 800d73e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800d742:	6022      	str	r2, [r4, #0]
 800d744:	f8cd 9004 	str.w	r9, [sp, #4]
 800d748:	e7a8      	b.n	800d69c <_scanf_float+0x188>
 800d74a:	6822      	ldr	r2, [r4, #0]
 800d74c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800d750:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800d754:	d006      	beq.n	800d764 <_scanf_float+0x250>
 800d756:	0550      	lsls	r0, r2, #21
 800d758:	f57f af0c 	bpl.w	800d574 <_scanf_float+0x60>
 800d75c:	f1b9 0f00 	cmp.w	r9, #0
 800d760:	f43f af0f 	beq.w	800d582 <_scanf_float+0x6e>
 800d764:	0591      	lsls	r1, r2, #22
 800d766:	bf58      	it	pl
 800d768:	9901      	ldrpl	r1, [sp, #4]
 800d76a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d76e:	bf58      	it	pl
 800d770:	eba9 0101 	subpl.w	r1, r9, r1
 800d774:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800d778:	bf58      	it	pl
 800d77a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d77e:	6022      	str	r2, [r4, #0]
 800d780:	f04f 0900 	mov.w	r9, #0
 800d784:	e78a      	b.n	800d69c <_scanf_float+0x188>
 800d786:	f04f 0a03 	mov.w	sl, #3
 800d78a:	e787      	b.n	800d69c <_scanf_float+0x188>
 800d78c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d790:	4639      	mov	r1, r7
 800d792:	4640      	mov	r0, r8
 800d794:	4798      	blx	r3
 800d796:	2800      	cmp	r0, #0
 800d798:	f43f aedf 	beq.w	800d55a <_scanf_float+0x46>
 800d79c:	e6ea      	b.n	800d574 <_scanf_float+0x60>
 800d79e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d7a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d7a6:	463a      	mov	r2, r7
 800d7a8:	4640      	mov	r0, r8
 800d7aa:	4798      	blx	r3
 800d7ac:	6923      	ldr	r3, [r4, #16]
 800d7ae:	3b01      	subs	r3, #1
 800d7b0:	6123      	str	r3, [r4, #16]
 800d7b2:	e6ec      	b.n	800d58e <_scanf_float+0x7a>
 800d7b4:	1e6b      	subs	r3, r5, #1
 800d7b6:	2b06      	cmp	r3, #6
 800d7b8:	d825      	bhi.n	800d806 <_scanf_float+0x2f2>
 800d7ba:	2d02      	cmp	r5, #2
 800d7bc:	d836      	bhi.n	800d82c <_scanf_float+0x318>
 800d7be:	455e      	cmp	r6, fp
 800d7c0:	f67f aee8 	bls.w	800d594 <_scanf_float+0x80>
 800d7c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d7c8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d7cc:	463a      	mov	r2, r7
 800d7ce:	4640      	mov	r0, r8
 800d7d0:	4798      	blx	r3
 800d7d2:	6923      	ldr	r3, [r4, #16]
 800d7d4:	3b01      	subs	r3, #1
 800d7d6:	6123      	str	r3, [r4, #16]
 800d7d8:	e7f1      	b.n	800d7be <_scanf_float+0x2aa>
 800d7da:	9802      	ldr	r0, [sp, #8]
 800d7dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d7e0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800d7e4:	9002      	str	r0, [sp, #8]
 800d7e6:	463a      	mov	r2, r7
 800d7e8:	4640      	mov	r0, r8
 800d7ea:	4798      	blx	r3
 800d7ec:	6923      	ldr	r3, [r4, #16]
 800d7ee:	3b01      	subs	r3, #1
 800d7f0:	6123      	str	r3, [r4, #16]
 800d7f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d7f6:	fa5f fa8a 	uxtb.w	sl, sl
 800d7fa:	f1ba 0f02 	cmp.w	sl, #2
 800d7fe:	d1ec      	bne.n	800d7da <_scanf_float+0x2c6>
 800d800:	3d03      	subs	r5, #3
 800d802:	b2ed      	uxtb	r5, r5
 800d804:	1b76      	subs	r6, r6, r5
 800d806:	6823      	ldr	r3, [r4, #0]
 800d808:	05da      	lsls	r2, r3, #23
 800d80a:	d52f      	bpl.n	800d86c <_scanf_float+0x358>
 800d80c:	055b      	lsls	r3, r3, #21
 800d80e:	d510      	bpl.n	800d832 <_scanf_float+0x31e>
 800d810:	455e      	cmp	r6, fp
 800d812:	f67f aebf 	bls.w	800d594 <_scanf_float+0x80>
 800d816:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d81a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d81e:	463a      	mov	r2, r7
 800d820:	4640      	mov	r0, r8
 800d822:	4798      	blx	r3
 800d824:	6923      	ldr	r3, [r4, #16]
 800d826:	3b01      	subs	r3, #1
 800d828:	6123      	str	r3, [r4, #16]
 800d82a:	e7f1      	b.n	800d810 <_scanf_float+0x2fc>
 800d82c:	46aa      	mov	sl, r5
 800d82e:	9602      	str	r6, [sp, #8]
 800d830:	e7df      	b.n	800d7f2 <_scanf_float+0x2de>
 800d832:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d836:	6923      	ldr	r3, [r4, #16]
 800d838:	2965      	cmp	r1, #101	; 0x65
 800d83a:	f103 33ff 	add.w	r3, r3, #4294967295
 800d83e:	f106 35ff 	add.w	r5, r6, #4294967295
 800d842:	6123      	str	r3, [r4, #16]
 800d844:	d00c      	beq.n	800d860 <_scanf_float+0x34c>
 800d846:	2945      	cmp	r1, #69	; 0x45
 800d848:	d00a      	beq.n	800d860 <_scanf_float+0x34c>
 800d84a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d84e:	463a      	mov	r2, r7
 800d850:	4640      	mov	r0, r8
 800d852:	4798      	blx	r3
 800d854:	6923      	ldr	r3, [r4, #16]
 800d856:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d85a:	3b01      	subs	r3, #1
 800d85c:	1eb5      	subs	r5, r6, #2
 800d85e:	6123      	str	r3, [r4, #16]
 800d860:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d864:	463a      	mov	r2, r7
 800d866:	4640      	mov	r0, r8
 800d868:	4798      	blx	r3
 800d86a:	462e      	mov	r6, r5
 800d86c:	6825      	ldr	r5, [r4, #0]
 800d86e:	f015 0510 	ands.w	r5, r5, #16
 800d872:	d14d      	bne.n	800d910 <_scanf_float+0x3fc>
 800d874:	7035      	strb	r5, [r6, #0]
 800d876:	6823      	ldr	r3, [r4, #0]
 800d878:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800d87c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d880:	d11a      	bne.n	800d8b8 <_scanf_float+0x3a4>
 800d882:	9b01      	ldr	r3, [sp, #4]
 800d884:	454b      	cmp	r3, r9
 800d886:	eba3 0209 	sub.w	r2, r3, r9
 800d88a:	d122      	bne.n	800d8d2 <_scanf_float+0x3be>
 800d88c:	2200      	movs	r2, #0
 800d88e:	4659      	mov	r1, fp
 800d890:	4640      	mov	r0, r8
 800d892:	f000 ff53 	bl	800e73c <_strtod_r>
 800d896:	9b03      	ldr	r3, [sp, #12]
 800d898:	6821      	ldr	r1, [r4, #0]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	f011 0f02 	tst.w	r1, #2
 800d8a0:	f103 0204 	add.w	r2, r3, #4
 800d8a4:	d020      	beq.n	800d8e8 <_scanf_float+0x3d4>
 800d8a6:	9903      	ldr	r1, [sp, #12]
 800d8a8:	600a      	str	r2, [r1, #0]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	ed83 0b00 	vstr	d0, [r3]
 800d8b0:	68e3      	ldr	r3, [r4, #12]
 800d8b2:	3301      	adds	r3, #1
 800d8b4:	60e3      	str	r3, [r4, #12]
 800d8b6:	e66e      	b.n	800d596 <_scanf_float+0x82>
 800d8b8:	9b04      	ldr	r3, [sp, #16]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d0e6      	beq.n	800d88c <_scanf_float+0x378>
 800d8be:	9905      	ldr	r1, [sp, #20]
 800d8c0:	230a      	movs	r3, #10
 800d8c2:	462a      	mov	r2, r5
 800d8c4:	3101      	adds	r1, #1
 800d8c6:	4640      	mov	r0, r8
 800d8c8:	f000 ffc2 	bl	800e850 <_strtol_r>
 800d8cc:	9b04      	ldr	r3, [sp, #16]
 800d8ce:	9e05      	ldr	r6, [sp, #20]
 800d8d0:	1ac2      	subs	r2, r0, r3
 800d8d2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800d8d6:	429e      	cmp	r6, r3
 800d8d8:	bf28      	it	cs
 800d8da:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800d8de:	490d      	ldr	r1, [pc, #52]	; (800d914 <_scanf_float+0x400>)
 800d8e0:	4630      	mov	r0, r6
 800d8e2:	f000 f8f3 	bl	800dacc <siprintf>
 800d8e6:	e7d1      	b.n	800d88c <_scanf_float+0x378>
 800d8e8:	f011 0f04 	tst.w	r1, #4
 800d8ec:	9903      	ldr	r1, [sp, #12]
 800d8ee:	600a      	str	r2, [r1, #0]
 800d8f0:	d1db      	bne.n	800d8aa <_scanf_float+0x396>
 800d8f2:	eeb4 0b40 	vcmp.f64	d0, d0
 800d8f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8fa:	681e      	ldr	r6, [r3, #0]
 800d8fc:	d705      	bvc.n	800d90a <_scanf_float+0x3f6>
 800d8fe:	4806      	ldr	r0, [pc, #24]	; (800d918 <_scanf_float+0x404>)
 800d900:	f000 f8aa 	bl	800da58 <nanf>
 800d904:	ed86 0a00 	vstr	s0, [r6]
 800d908:	e7d2      	b.n	800d8b0 <_scanf_float+0x39c>
 800d90a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800d90e:	e7f9      	b.n	800d904 <_scanf_float+0x3f0>
 800d910:	2500      	movs	r5, #0
 800d912:	e640      	b.n	800d596 <_scanf_float+0x82>
 800d914:	080175b9 	.word	0x080175b9
 800d918:	0801756e 	.word	0x0801756e

0800d91c <iprintf>:
 800d91c:	b40f      	push	{r0, r1, r2, r3}
 800d91e:	4b0a      	ldr	r3, [pc, #40]	; (800d948 <iprintf+0x2c>)
 800d920:	b513      	push	{r0, r1, r4, lr}
 800d922:	681c      	ldr	r4, [r3, #0]
 800d924:	b124      	cbz	r4, 800d930 <iprintf+0x14>
 800d926:	69a3      	ldr	r3, [r4, #24]
 800d928:	b913      	cbnz	r3, 800d930 <iprintf+0x14>
 800d92a:	4620      	mov	r0, r4
 800d92c:	f001 ff80 	bl	800f830 <__sinit>
 800d930:	ab05      	add	r3, sp, #20
 800d932:	9a04      	ldr	r2, [sp, #16]
 800d934:	68a1      	ldr	r1, [r4, #8]
 800d936:	9301      	str	r3, [sp, #4]
 800d938:	4620      	mov	r0, r4
 800d93a:	f7ff f879 	bl	800ca30 <_vfiprintf_r>
 800d93e:	b002      	add	sp, #8
 800d940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d944:	b004      	add	sp, #16
 800d946:	4770      	bx	lr
 800d948:	240000dc 	.word	0x240000dc

0800d94c <_puts_r>:
 800d94c:	b570      	push	{r4, r5, r6, lr}
 800d94e:	460e      	mov	r6, r1
 800d950:	4605      	mov	r5, r0
 800d952:	b118      	cbz	r0, 800d95c <_puts_r+0x10>
 800d954:	6983      	ldr	r3, [r0, #24]
 800d956:	b90b      	cbnz	r3, 800d95c <_puts_r+0x10>
 800d958:	f001 ff6a 	bl	800f830 <__sinit>
 800d95c:	69ab      	ldr	r3, [r5, #24]
 800d95e:	68ac      	ldr	r4, [r5, #8]
 800d960:	b913      	cbnz	r3, 800d968 <_puts_r+0x1c>
 800d962:	4628      	mov	r0, r5
 800d964:	f001 ff64 	bl	800f830 <__sinit>
 800d968:	4b2c      	ldr	r3, [pc, #176]	; (800da1c <_puts_r+0xd0>)
 800d96a:	429c      	cmp	r4, r3
 800d96c:	d120      	bne.n	800d9b0 <_puts_r+0x64>
 800d96e:	686c      	ldr	r4, [r5, #4]
 800d970:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d972:	07db      	lsls	r3, r3, #31
 800d974:	d405      	bmi.n	800d982 <_puts_r+0x36>
 800d976:	89a3      	ldrh	r3, [r4, #12]
 800d978:	0598      	lsls	r0, r3, #22
 800d97a:	d402      	bmi.n	800d982 <_puts_r+0x36>
 800d97c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d97e:	f002 fb68 	bl	8010052 <__retarget_lock_acquire_recursive>
 800d982:	89a3      	ldrh	r3, [r4, #12]
 800d984:	0719      	lsls	r1, r3, #28
 800d986:	d51d      	bpl.n	800d9c4 <_puts_r+0x78>
 800d988:	6923      	ldr	r3, [r4, #16]
 800d98a:	b1db      	cbz	r3, 800d9c4 <_puts_r+0x78>
 800d98c:	3e01      	subs	r6, #1
 800d98e:	68a3      	ldr	r3, [r4, #8]
 800d990:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d994:	3b01      	subs	r3, #1
 800d996:	60a3      	str	r3, [r4, #8]
 800d998:	bb39      	cbnz	r1, 800d9ea <_puts_r+0x9e>
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	da38      	bge.n	800da10 <_puts_r+0xc4>
 800d99e:	4622      	mov	r2, r4
 800d9a0:	210a      	movs	r1, #10
 800d9a2:	4628      	mov	r0, r5
 800d9a4:	f000 ff56 	bl	800e854 <__swbuf_r>
 800d9a8:	3001      	adds	r0, #1
 800d9aa:	d011      	beq.n	800d9d0 <_puts_r+0x84>
 800d9ac:	250a      	movs	r5, #10
 800d9ae:	e011      	b.n	800d9d4 <_puts_r+0x88>
 800d9b0:	4b1b      	ldr	r3, [pc, #108]	; (800da20 <_puts_r+0xd4>)
 800d9b2:	429c      	cmp	r4, r3
 800d9b4:	d101      	bne.n	800d9ba <_puts_r+0x6e>
 800d9b6:	68ac      	ldr	r4, [r5, #8]
 800d9b8:	e7da      	b.n	800d970 <_puts_r+0x24>
 800d9ba:	4b1a      	ldr	r3, [pc, #104]	; (800da24 <_puts_r+0xd8>)
 800d9bc:	429c      	cmp	r4, r3
 800d9be:	bf08      	it	eq
 800d9c0:	68ec      	ldreq	r4, [r5, #12]
 800d9c2:	e7d5      	b.n	800d970 <_puts_r+0x24>
 800d9c4:	4621      	mov	r1, r4
 800d9c6:	4628      	mov	r0, r5
 800d9c8:	f000 ff96 	bl	800e8f8 <__swsetup_r>
 800d9cc:	2800      	cmp	r0, #0
 800d9ce:	d0dd      	beq.n	800d98c <_puts_r+0x40>
 800d9d0:	f04f 35ff 	mov.w	r5, #4294967295
 800d9d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d9d6:	07da      	lsls	r2, r3, #31
 800d9d8:	d405      	bmi.n	800d9e6 <_puts_r+0x9a>
 800d9da:	89a3      	ldrh	r3, [r4, #12]
 800d9dc:	059b      	lsls	r3, r3, #22
 800d9de:	d402      	bmi.n	800d9e6 <_puts_r+0x9a>
 800d9e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d9e2:	f002 fb37 	bl	8010054 <__retarget_lock_release_recursive>
 800d9e6:	4628      	mov	r0, r5
 800d9e8:	bd70      	pop	{r4, r5, r6, pc}
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	da04      	bge.n	800d9f8 <_puts_r+0xac>
 800d9ee:	69a2      	ldr	r2, [r4, #24]
 800d9f0:	429a      	cmp	r2, r3
 800d9f2:	dc06      	bgt.n	800da02 <_puts_r+0xb6>
 800d9f4:	290a      	cmp	r1, #10
 800d9f6:	d004      	beq.n	800da02 <_puts_r+0xb6>
 800d9f8:	6823      	ldr	r3, [r4, #0]
 800d9fa:	1c5a      	adds	r2, r3, #1
 800d9fc:	6022      	str	r2, [r4, #0]
 800d9fe:	7019      	strb	r1, [r3, #0]
 800da00:	e7c5      	b.n	800d98e <_puts_r+0x42>
 800da02:	4622      	mov	r2, r4
 800da04:	4628      	mov	r0, r5
 800da06:	f000 ff25 	bl	800e854 <__swbuf_r>
 800da0a:	3001      	adds	r0, #1
 800da0c:	d1bf      	bne.n	800d98e <_puts_r+0x42>
 800da0e:	e7df      	b.n	800d9d0 <_puts_r+0x84>
 800da10:	6823      	ldr	r3, [r4, #0]
 800da12:	250a      	movs	r5, #10
 800da14:	1c5a      	adds	r2, r3, #1
 800da16:	6022      	str	r2, [r4, #0]
 800da18:	701d      	strb	r5, [r3, #0]
 800da1a:	e7db      	b.n	800d9d4 <_puts_r+0x88>
 800da1c:	080177c8 	.word	0x080177c8
 800da20:	080177e8 	.word	0x080177e8
 800da24:	080177a8 	.word	0x080177a8

0800da28 <puts>:
 800da28:	4b02      	ldr	r3, [pc, #8]	; (800da34 <puts+0xc>)
 800da2a:	4601      	mov	r1, r0
 800da2c:	6818      	ldr	r0, [r3, #0]
 800da2e:	f7ff bf8d 	b.w	800d94c <_puts_r>
 800da32:	bf00      	nop
 800da34:	240000dc 	.word	0x240000dc

0800da38 <_sbrk_r>:
 800da38:	b538      	push	{r3, r4, r5, lr}
 800da3a:	4d06      	ldr	r5, [pc, #24]	; (800da54 <_sbrk_r+0x1c>)
 800da3c:	2300      	movs	r3, #0
 800da3e:	4604      	mov	r4, r0
 800da40:	4608      	mov	r0, r1
 800da42:	602b      	str	r3, [r5, #0]
 800da44:	f7f4 f80a 	bl	8001a5c <_sbrk>
 800da48:	1c43      	adds	r3, r0, #1
 800da4a:	d102      	bne.n	800da52 <_sbrk_r+0x1a>
 800da4c:	682b      	ldr	r3, [r5, #0]
 800da4e:	b103      	cbz	r3, 800da52 <_sbrk_r+0x1a>
 800da50:	6023      	str	r3, [r4, #0]
 800da52:	bd38      	pop	{r3, r4, r5, pc}
 800da54:	24000d08 	.word	0x24000d08

0800da58 <nanf>:
 800da58:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800da60 <nanf+0x8>
 800da5c:	4770      	bx	lr
 800da5e:	bf00      	nop
 800da60:	7fc00000 	.word	0x7fc00000

0800da64 <sniprintf>:
 800da64:	b40c      	push	{r2, r3}
 800da66:	b530      	push	{r4, r5, lr}
 800da68:	4b17      	ldr	r3, [pc, #92]	; (800dac8 <sniprintf+0x64>)
 800da6a:	1e0c      	subs	r4, r1, #0
 800da6c:	681d      	ldr	r5, [r3, #0]
 800da6e:	b09d      	sub	sp, #116	; 0x74
 800da70:	da08      	bge.n	800da84 <sniprintf+0x20>
 800da72:	238b      	movs	r3, #139	; 0x8b
 800da74:	602b      	str	r3, [r5, #0]
 800da76:	f04f 30ff 	mov.w	r0, #4294967295
 800da7a:	b01d      	add	sp, #116	; 0x74
 800da7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800da80:	b002      	add	sp, #8
 800da82:	4770      	bx	lr
 800da84:	f44f 7302 	mov.w	r3, #520	; 0x208
 800da88:	f8ad 3014 	strh.w	r3, [sp, #20]
 800da8c:	bf14      	ite	ne
 800da8e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800da92:	4623      	moveq	r3, r4
 800da94:	9304      	str	r3, [sp, #16]
 800da96:	9307      	str	r3, [sp, #28]
 800da98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800da9c:	9002      	str	r0, [sp, #8]
 800da9e:	9006      	str	r0, [sp, #24]
 800daa0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800daa4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800daa6:	ab21      	add	r3, sp, #132	; 0x84
 800daa8:	a902      	add	r1, sp, #8
 800daaa:	4628      	mov	r0, r5
 800daac:	9301      	str	r3, [sp, #4]
 800daae:	f003 f8a1 	bl	8010bf4 <_svfiprintf_r>
 800dab2:	1c43      	adds	r3, r0, #1
 800dab4:	bfbc      	itt	lt
 800dab6:	238b      	movlt	r3, #139	; 0x8b
 800dab8:	602b      	strlt	r3, [r5, #0]
 800daba:	2c00      	cmp	r4, #0
 800dabc:	d0dd      	beq.n	800da7a <sniprintf+0x16>
 800dabe:	9b02      	ldr	r3, [sp, #8]
 800dac0:	2200      	movs	r2, #0
 800dac2:	701a      	strb	r2, [r3, #0]
 800dac4:	e7d9      	b.n	800da7a <sniprintf+0x16>
 800dac6:	bf00      	nop
 800dac8:	240000dc 	.word	0x240000dc

0800dacc <siprintf>:
 800dacc:	b40e      	push	{r1, r2, r3}
 800dace:	b500      	push	{lr}
 800dad0:	b09c      	sub	sp, #112	; 0x70
 800dad2:	ab1d      	add	r3, sp, #116	; 0x74
 800dad4:	9002      	str	r0, [sp, #8]
 800dad6:	9006      	str	r0, [sp, #24]
 800dad8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dadc:	4809      	ldr	r0, [pc, #36]	; (800db04 <siprintf+0x38>)
 800dade:	9107      	str	r1, [sp, #28]
 800dae0:	9104      	str	r1, [sp, #16]
 800dae2:	4909      	ldr	r1, [pc, #36]	; (800db08 <siprintf+0x3c>)
 800dae4:	f853 2b04 	ldr.w	r2, [r3], #4
 800dae8:	9105      	str	r1, [sp, #20]
 800daea:	6800      	ldr	r0, [r0, #0]
 800daec:	9301      	str	r3, [sp, #4]
 800daee:	a902      	add	r1, sp, #8
 800daf0:	f003 f880 	bl	8010bf4 <_svfiprintf_r>
 800daf4:	9b02      	ldr	r3, [sp, #8]
 800daf6:	2200      	movs	r2, #0
 800daf8:	701a      	strb	r2, [r3, #0]
 800dafa:	b01c      	add	sp, #112	; 0x70
 800dafc:	f85d eb04 	ldr.w	lr, [sp], #4
 800db00:	b003      	add	sp, #12
 800db02:	4770      	bx	lr
 800db04:	240000dc 	.word	0x240000dc
 800db08:	ffff0208 	.word	0xffff0208

0800db0c <strncmp>:
 800db0c:	b510      	push	{r4, lr}
 800db0e:	b16a      	cbz	r2, 800db2c <strncmp+0x20>
 800db10:	3901      	subs	r1, #1
 800db12:	1884      	adds	r4, r0, r2
 800db14:	f810 3b01 	ldrb.w	r3, [r0], #1
 800db18:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800db1c:	4293      	cmp	r3, r2
 800db1e:	d103      	bne.n	800db28 <strncmp+0x1c>
 800db20:	42a0      	cmp	r0, r4
 800db22:	d001      	beq.n	800db28 <strncmp+0x1c>
 800db24:	2b00      	cmp	r3, #0
 800db26:	d1f5      	bne.n	800db14 <strncmp+0x8>
 800db28:	1a98      	subs	r0, r3, r2
 800db2a:	bd10      	pop	{r4, pc}
 800db2c:	4610      	mov	r0, r2
 800db2e:	e7fc      	b.n	800db2a <strncmp+0x1e>

0800db30 <strncpy>:
 800db30:	b510      	push	{r4, lr}
 800db32:	3901      	subs	r1, #1
 800db34:	4603      	mov	r3, r0
 800db36:	b132      	cbz	r2, 800db46 <strncpy+0x16>
 800db38:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800db3c:	f803 4b01 	strb.w	r4, [r3], #1
 800db40:	3a01      	subs	r2, #1
 800db42:	2c00      	cmp	r4, #0
 800db44:	d1f7      	bne.n	800db36 <strncpy+0x6>
 800db46:	441a      	add	r2, r3
 800db48:	2100      	movs	r1, #0
 800db4a:	4293      	cmp	r3, r2
 800db4c:	d100      	bne.n	800db50 <strncpy+0x20>
 800db4e:	bd10      	pop	{r4, pc}
 800db50:	f803 1b01 	strb.w	r1, [r3], #1
 800db54:	e7f9      	b.n	800db4a <strncpy+0x1a>

0800db56 <sulp>:
 800db56:	b570      	push	{r4, r5, r6, lr}
 800db58:	4604      	mov	r4, r0
 800db5a:	460d      	mov	r5, r1
 800db5c:	4616      	mov	r6, r2
 800db5e:	ec45 4b10 	vmov	d0, r4, r5
 800db62:	f002 fe67 	bl	8010834 <__ulp>
 800db66:	b17e      	cbz	r6, 800db88 <sulp+0x32>
 800db68:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800db6c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800db70:	2b00      	cmp	r3, #0
 800db72:	dd09      	ble.n	800db88 <sulp+0x32>
 800db74:	051b      	lsls	r3, r3, #20
 800db76:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800db7a:	2000      	movs	r0, #0
 800db7c:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800db80:	ec41 0b17 	vmov	d7, r0, r1
 800db84:	ee20 0b07 	vmul.f64	d0, d0, d7
 800db88:	bd70      	pop	{r4, r5, r6, pc}
 800db8a:	0000      	movs	r0, r0
 800db8c:	0000      	movs	r0, r0
	...

0800db90 <_strtod_l>:
 800db90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db94:	ed2d 8b0c 	vpush	{d8-d13}
 800db98:	b09d      	sub	sp, #116	; 0x74
 800db9a:	461f      	mov	r7, r3
 800db9c:	2300      	movs	r3, #0
 800db9e:	9318      	str	r3, [sp, #96]	; 0x60
 800dba0:	4ba6      	ldr	r3, [pc, #664]	; (800de3c <_strtod_l+0x2ac>)
 800dba2:	9213      	str	r2, [sp, #76]	; 0x4c
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	9308      	str	r3, [sp, #32]
 800dba8:	4604      	mov	r4, r0
 800dbaa:	4618      	mov	r0, r3
 800dbac:	468a      	mov	sl, r1
 800dbae:	f7f2 fba1 	bl	80002f4 <strlen>
 800dbb2:	f04f 0800 	mov.w	r8, #0
 800dbb6:	4605      	mov	r5, r0
 800dbb8:	f04f 0900 	mov.w	r9, #0
 800dbbc:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 800dbc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dbc2:	781a      	ldrb	r2, [r3, #0]
 800dbc4:	2a2b      	cmp	r2, #43	; 0x2b
 800dbc6:	d04d      	beq.n	800dc64 <_strtod_l+0xd4>
 800dbc8:	d83a      	bhi.n	800dc40 <_strtod_l+0xb0>
 800dbca:	2a0d      	cmp	r2, #13
 800dbcc:	d833      	bhi.n	800dc36 <_strtod_l+0xa6>
 800dbce:	2a08      	cmp	r2, #8
 800dbd0:	d833      	bhi.n	800dc3a <_strtod_l+0xaa>
 800dbd2:	2a00      	cmp	r2, #0
 800dbd4:	d03d      	beq.n	800dc52 <_strtod_l+0xc2>
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	930b      	str	r3, [sp, #44]	; 0x2c
 800dbda:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800dbdc:	7833      	ldrb	r3, [r6, #0]
 800dbde:	2b30      	cmp	r3, #48	; 0x30
 800dbe0:	f040 80b6 	bne.w	800dd50 <_strtod_l+0x1c0>
 800dbe4:	7873      	ldrb	r3, [r6, #1]
 800dbe6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dbea:	2b58      	cmp	r3, #88	; 0x58
 800dbec:	d16d      	bne.n	800dcca <_strtod_l+0x13a>
 800dbee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dbf0:	9301      	str	r3, [sp, #4]
 800dbf2:	ab18      	add	r3, sp, #96	; 0x60
 800dbf4:	9702      	str	r7, [sp, #8]
 800dbf6:	9300      	str	r3, [sp, #0]
 800dbf8:	4a91      	ldr	r2, [pc, #580]	; (800de40 <_strtod_l+0x2b0>)
 800dbfa:	ab19      	add	r3, sp, #100	; 0x64
 800dbfc:	a917      	add	r1, sp, #92	; 0x5c
 800dbfe:	4620      	mov	r0, r4
 800dc00:	f001 ff1a 	bl	800fa38 <__gethex>
 800dc04:	f010 0507 	ands.w	r5, r0, #7
 800dc08:	4607      	mov	r7, r0
 800dc0a:	d005      	beq.n	800dc18 <_strtod_l+0x88>
 800dc0c:	2d06      	cmp	r5, #6
 800dc0e:	d12b      	bne.n	800dc68 <_strtod_l+0xd8>
 800dc10:	3601      	adds	r6, #1
 800dc12:	2300      	movs	r3, #0
 800dc14:	9617      	str	r6, [sp, #92]	; 0x5c
 800dc16:	930b      	str	r3, [sp, #44]	; 0x2c
 800dc18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	f040 856e 	bne.w	800e6fc <_strtod_l+0xb6c>
 800dc20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc22:	b1e3      	cbz	r3, 800dc5e <_strtod_l+0xce>
 800dc24:	ec49 8b17 	vmov	d7, r8, r9
 800dc28:	eeb1 0b47 	vneg.f64	d0, d7
 800dc2c:	b01d      	add	sp, #116	; 0x74
 800dc2e:	ecbd 8b0c 	vpop	{d8-d13}
 800dc32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc36:	2a20      	cmp	r2, #32
 800dc38:	d1cd      	bne.n	800dbd6 <_strtod_l+0x46>
 800dc3a:	3301      	adds	r3, #1
 800dc3c:	9317      	str	r3, [sp, #92]	; 0x5c
 800dc3e:	e7bf      	b.n	800dbc0 <_strtod_l+0x30>
 800dc40:	2a2d      	cmp	r2, #45	; 0x2d
 800dc42:	d1c8      	bne.n	800dbd6 <_strtod_l+0x46>
 800dc44:	2201      	movs	r2, #1
 800dc46:	920b      	str	r2, [sp, #44]	; 0x2c
 800dc48:	1c5a      	adds	r2, r3, #1
 800dc4a:	9217      	str	r2, [sp, #92]	; 0x5c
 800dc4c:	785b      	ldrb	r3, [r3, #1]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d1c3      	bne.n	800dbda <_strtod_l+0x4a>
 800dc52:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dc54:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	f040 854d 	bne.w	800e6f8 <_strtod_l+0xb68>
 800dc5e:	ec49 8b10 	vmov	d0, r8, r9
 800dc62:	e7e3      	b.n	800dc2c <_strtod_l+0x9c>
 800dc64:	2200      	movs	r2, #0
 800dc66:	e7ee      	b.n	800dc46 <_strtod_l+0xb6>
 800dc68:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800dc6a:	b13a      	cbz	r2, 800dc7c <_strtod_l+0xec>
 800dc6c:	2135      	movs	r1, #53	; 0x35
 800dc6e:	a81a      	add	r0, sp, #104	; 0x68
 800dc70:	f002 feec 	bl	8010a4c <__copybits>
 800dc74:	9918      	ldr	r1, [sp, #96]	; 0x60
 800dc76:	4620      	mov	r0, r4
 800dc78:	f002 fab0 	bl	80101dc <_Bfree>
 800dc7c:	3d01      	subs	r5, #1
 800dc7e:	2d05      	cmp	r5, #5
 800dc80:	d807      	bhi.n	800dc92 <_strtod_l+0x102>
 800dc82:	e8df f005 	tbb	[pc, r5]
 800dc86:	0b0e      	.short	0x0b0e
 800dc88:	030e1d18 	.word	0x030e1d18
 800dc8c:	f04f 0900 	mov.w	r9, #0
 800dc90:	46c8      	mov	r8, r9
 800dc92:	073b      	lsls	r3, r7, #28
 800dc94:	d5c0      	bpl.n	800dc18 <_strtod_l+0x88>
 800dc96:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800dc9a:	e7bd      	b.n	800dc18 <_strtod_l+0x88>
 800dc9c:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 800dca0:	e7f7      	b.n	800dc92 <_strtod_l+0x102>
 800dca2:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 800dca6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800dca8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dcac:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800dcb0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800dcb4:	e7ed      	b.n	800dc92 <_strtod_l+0x102>
 800dcb6:	f8df 918c 	ldr.w	r9, [pc, #396]	; 800de44 <_strtod_l+0x2b4>
 800dcba:	f04f 0800 	mov.w	r8, #0
 800dcbe:	e7e8      	b.n	800dc92 <_strtod_l+0x102>
 800dcc0:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800dcc4:	f04f 38ff 	mov.w	r8, #4294967295
 800dcc8:	e7e3      	b.n	800dc92 <_strtod_l+0x102>
 800dcca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dccc:	1c5a      	adds	r2, r3, #1
 800dcce:	9217      	str	r2, [sp, #92]	; 0x5c
 800dcd0:	785b      	ldrb	r3, [r3, #1]
 800dcd2:	2b30      	cmp	r3, #48	; 0x30
 800dcd4:	d0f9      	beq.n	800dcca <_strtod_l+0x13a>
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d09e      	beq.n	800dc18 <_strtod_l+0x88>
 800dcda:	2301      	movs	r3, #1
 800dcdc:	9306      	str	r3, [sp, #24]
 800dcde:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dce0:	930c      	str	r3, [sp, #48]	; 0x30
 800dce2:	2300      	movs	r3, #0
 800dce4:	9304      	str	r3, [sp, #16]
 800dce6:	930a      	str	r3, [sp, #40]	; 0x28
 800dce8:	461e      	mov	r6, r3
 800dcea:	220a      	movs	r2, #10
 800dcec:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800dcee:	f890 b000 	ldrb.w	fp, [r0]
 800dcf2:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 800dcf6:	b2d9      	uxtb	r1, r3
 800dcf8:	2909      	cmp	r1, #9
 800dcfa:	d92b      	bls.n	800dd54 <_strtod_l+0x1c4>
 800dcfc:	9908      	ldr	r1, [sp, #32]
 800dcfe:	462a      	mov	r2, r5
 800dd00:	f7ff ff04 	bl	800db0c <strncmp>
 800dd04:	2800      	cmp	r0, #0
 800dd06:	d035      	beq.n	800dd74 <_strtod_l+0x1e4>
 800dd08:	2000      	movs	r0, #0
 800dd0a:	465a      	mov	r2, fp
 800dd0c:	4633      	mov	r3, r6
 800dd0e:	4683      	mov	fp, r0
 800dd10:	4601      	mov	r1, r0
 800dd12:	2a65      	cmp	r2, #101	; 0x65
 800dd14:	d001      	beq.n	800dd1a <_strtod_l+0x18a>
 800dd16:	2a45      	cmp	r2, #69	; 0x45
 800dd18:	d118      	bne.n	800dd4c <_strtod_l+0x1bc>
 800dd1a:	b91b      	cbnz	r3, 800dd24 <_strtod_l+0x194>
 800dd1c:	9b06      	ldr	r3, [sp, #24]
 800dd1e:	4303      	orrs	r3, r0
 800dd20:	d097      	beq.n	800dc52 <_strtod_l+0xc2>
 800dd22:	2300      	movs	r3, #0
 800dd24:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 800dd28:	f10a 0201 	add.w	r2, sl, #1
 800dd2c:	9217      	str	r2, [sp, #92]	; 0x5c
 800dd2e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 800dd32:	2a2b      	cmp	r2, #43	; 0x2b
 800dd34:	d077      	beq.n	800de26 <_strtod_l+0x296>
 800dd36:	2a2d      	cmp	r2, #45	; 0x2d
 800dd38:	d07d      	beq.n	800de36 <_strtod_l+0x2a6>
 800dd3a:	f04f 0e00 	mov.w	lr, #0
 800dd3e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800dd42:	2d09      	cmp	r5, #9
 800dd44:	f240 8084 	bls.w	800de50 <_strtod_l+0x2c0>
 800dd48:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 800dd4c:	2500      	movs	r5, #0
 800dd4e:	e09f      	b.n	800de90 <_strtod_l+0x300>
 800dd50:	2300      	movs	r3, #0
 800dd52:	e7c3      	b.n	800dcdc <_strtod_l+0x14c>
 800dd54:	2e08      	cmp	r6, #8
 800dd56:	bfd5      	itete	le
 800dd58:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800dd5a:	9904      	ldrgt	r1, [sp, #16]
 800dd5c:	fb02 3301 	mlale	r3, r2, r1, r3
 800dd60:	fb02 3301 	mlagt	r3, r2, r1, r3
 800dd64:	f100 0001 	add.w	r0, r0, #1
 800dd68:	bfd4      	ite	le
 800dd6a:	930a      	strle	r3, [sp, #40]	; 0x28
 800dd6c:	9304      	strgt	r3, [sp, #16]
 800dd6e:	3601      	adds	r6, #1
 800dd70:	9017      	str	r0, [sp, #92]	; 0x5c
 800dd72:	e7bb      	b.n	800dcec <_strtod_l+0x15c>
 800dd74:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dd76:	195a      	adds	r2, r3, r5
 800dd78:	9217      	str	r2, [sp, #92]	; 0x5c
 800dd7a:	5d5a      	ldrb	r2, [r3, r5]
 800dd7c:	b3ae      	cbz	r6, 800ddea <_strtod_l+0x25a>
 800dd7e:	4683      	mov	fp, r0
 800dd80:	4633      	mov	r3, r6
 800dd82:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800dd86:	2909      	cmp	r1, #9
 800dd88:	d912      	bls.n	800ddb0 <_strtod_l+0x220>
 800dd8a:	2101      	movs	r1, #1
 800dd8c:	e7c1      	b.n	800dd12 <_strtod_l+0x182>
 800dd8e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dd90:	1c5a      	adds	r2, r3, #1
 800dd92:	9217      	str	r2, [sp, #92]	; 0x5c
 800dd94:	785a      	ldrb	r2, [r3, #1]
 800dd96:	3001      	adds	r0, #1
 800dd98:	2a30      	cmp	r2, #48	; 0x30
 800dd9a:	d0f8      	beq.n	800dd8e <_strtod_l+0x1fe>
 800dd9c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800dda0:	2b08      	cmp	r3, #8
 800dda2:	f200 84b0 	bhi.w	800e706 <_strtod_l+0xb76>
 800dda6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dda8:	930c      	str	r3, [sp, #48]	; 0x30
 800ddaa:	4683      	mov	fp, r0
 800ddac:	2000      	movs	r0, #0
 800ddae:	4603      	mov	r3, r0
 800ddb0:	3a30      	subs	r2, #48	; 0x30
 800ddb2:	f100 0101 	add.w	r1, r0, #1
 800ddb6:	d012      	beq.n	800ddde <_strtod_l+0x24e>
 800ddb8:	448b      	add	fp, r1
 800ddba:	eb00 0c03 	add.w	ip, r0, r3
 800ddbe:	4619      	mov	r1, r3
 800ddc0:	250a      	movs	r5, #10
 800ddc2:	4561      	cmp	r1, ip
 800ddc4:	d113      	bne.n	800ddee <_strtod_l+0x25e>
 800ddc6:	1819      	adds	r1, r3, r0
 800ddc8:	2908      	cmp	r1, #8
 800ddca:	f103 0301 	add.w	r3, r3, #1
 800ddce:	4403      	add	r3, r0
 800ddd0:	dc1d      	bgt.n	800de0e <_strtod_l+0x27e>
 800ddd2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddd4:	210a      	movs	r1, #10
 800ddd6:	fb01 2200 	mla	r2, r1, r0, r2
 800ddda:	920a      	str	r2, [sp, #40]	; 0x28
 800dddc:	2100      	movs	r1, #0
 800ddde:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800dde0:	1c50      	adds	r0, r2, #1
 800dde2:	9017      	str	r0, [sp, #92]	; 0x5c
 800dde4:	7852      	ldrb	r2, [r2, #1]
 800dde6:	4608      	mov	r0, r1
 800dde8:	e7cb      	b.n	800dd82 <_strtod_l+0x1f2>
 800ddea:	4630      	mov	r0, r6
 800ddec:	e7d4      	b.n	800dd98 <_strtod_l+0x208>
 800ddee:	2908      	cmp	r1, #8
 800ddf0:	dc04      	bgt.n	800ddfc <_strtod_l+0x26c>
 800ddf2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800ddf4:	436f      	muls	r7, r5
 800ddf6:	970a      	str	r7, [sp, #40]	; 0x28
 800ddf8:	3101      	adds	r1, #1
 800ddfa:	e7e2      	b.n	800ddc2 <_strtod_l+0x232>
 800ddfc:	f101 0e01 	add.w	lr, r1, #1
 800de00:	f1be 0f10 	cmp.w	lr, #16
 800de04:	bfde      	ittt	le
 800de06:	9f04      	ldrle	r7, [sp, #16]
 800de08:	436f      	mulle	r7, r5
 800de0a:	9704      	strle	r7, [sp, #16]
 800de0c:	e7f4      	b.n	800ddf8 <_strtod_l+0x268>
 800de0e:	2b10      	cmp	r3, #16
 800de10:	bfdf      	itttt	le
 800de12:	9804      	ldrle	r0, [sp, #16]
 800de14:	210a      	movle	r1, #10
 800de16:	fb01 2200 	mlale	r2, r1, r0, r2
 800de1a:	9204      	strle	r2, [sp, #16]
 800de1c:	e7de      	b.n	800dddc <_strtod_l+0x24c>
 800de1e:	f04f 0b00 	mov.w	fp, #0
 800de22:	2101      	movs	r1, #1
 800de24:	e77a      	b.n	800dd1c <_strtod_l+0x18c>
 800de26:	f04f 0e00 	mov.w	lr, #0
 800de2a:	f10a 0202 	add.w	r2, sl, #2
 800de2e:	9217      	str	r2, [sp, #92]	; 0x5c
 800de30:	f89a 2002 	ldrb.w	r2, [sl, #2]
 800de34:	e783      	b.n	800dd3e <_strtod_l+0x1ae>
 800de36:	f04f 0e01 	mov.w	lr, #1
 800de3a:	e7f6      	b.n	800de2a <_strtod_l+0x29a>
 800de3c:	08017874 	.word	0x08017874
 800de40:	080175c0 	.word	0x080175c0
 800de44:	7ff00000 	.word	0x7ff00000
 800de48:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800de4a:	1c55      	adds	r5, r2, #1
 800de4c:	9517      	str	r5, [sp, #92]	; 0x5c
 800de4e:	7852      	ldrb	r2, [r2, #1]
 800de50:	2a30      	cmp	r2, #48	; 0x30
 800de52:	d0f9      	beq.n	800de48 <_strtod_l+0x2b8>
 800de54:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 800de58:	2d08      	cmp	r5, #8
 800de5a:	f63f af77 	bhi.w	800dd4c <_strtod_l+0x1bc>
 800de5e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800de62:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800de64:	9208      	str	r2, [sp, #32]
 800de66:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800de68:	1c55      	adds	r5, r2, #1
 800de6a:	9517      	str	r5, [sp, #92]	; 0x5c
 800de6c:	7852      	ldrb	r2, [r2, #1]
 800de6e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 800de72:	2f09      	cmp	r7, #9
 800de74:	d937      	bls.n	800dee6 <_strtod_l+0x356>
 800de76:	9f08      	ldr	r7, [sp, #32]
 800de78:	1bed      	subs	r5, r5, r7
 800de7a:	2d08      	cmp	r5, #8
 800de7c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800de80:	dc02      	bgt.n	800de88 <_strtod_l+0x2f8>
 800de82:	4565      	cmp	r5, ip
 800de84:	bfa8      	it	ge
 800de86:	4665      	movge	r5, ip
 800de88:	f1be 0f00 	cmp.w	lr, #0
 800de8c:	d000      	beq.n	800de90 <_strtod_l+0x300>
 800de8e:	426d      	negs	r5, r5
 800de90:	2b00      	cmp	r3, #0
 800de92:	d14f      	bne.n	800df34 <_strtod_l+0x3a4>
 800de94:	9b06      	ldr	r3, [sp, #24]
 800de96:	4303      	orrs	r3, r0
 800de98:	f47f aebe 	bne.w	800dc18 <_strtod_l+0x88>
 800de9c:	2900      	cmp	r1, #0
 800de9e:	f47f aed8 	bne.w	800dc52 <_strtod_l+0xc2>
 800dea2:	2a69      	cmp	r2, #105	; 0x69
 800dea4:	d027      	beq.n	800def6 <_strtod_l+0x366>
 800dea6:	dc24      	bgt.n	800def2 <_strtod_l+0x362>
 800dea8:	2a49      	cmp	r2, #73	; 0x49
 800deaa:	d024      	beq.n	800def6 <_strtod_l+0x366>
 800deac:	2a4e      	cmp	r2, #78	; 0x4e
 800deae:	f47f aed0 	bne.w	800dc52 <_strtod_l+0xc2>
 800deb2:	499b      	ldr	r1, [pc, #620]	; (800e120 <_strtod_l+0x590>)
 800deb4:	a817      	add	r0, sp, #92	; 0x5c
 800deb6:	f002 f817 	bl	800fee8 <__match>
 800deba:	2800      	cmp	r0, #0
 800debc:	f43f aec9 	beq.w	800dc52 <_strtod_l+0xc2>
 800dec0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dec2:	781b      	ldrb	r3, [r3, #0]
 800dec4:	2b28      	cmp	r3, #40	; 0x28
 800dec6:	d12d      	bne.n	800df24 <_strtod_l+0x394>
 800dec8:	4996      	ldr	r1, [pc, #600]	; (800e124 <_strtod_l+0x594>)
 800deca:	aa1a      	add	r2, sp, #104	; 0x68
 800decc:	a817      	add	r0, sp, #92	; 0x5c
 800dece:	f002 f81f 	bl	800ff10 <__hexnan>
 800ded2:	2805      	cmp	r0, #5
 800ded4:	d126      	bne.n	800df24 <_strtod_l+0x394>
 800ded6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ded8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800dedc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800dee0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800dee4:	e698      	b.n	800dc18 <_strtod_l+0x88>
 800dee6:	250a      	movs	r5, #10
 800dee8:	fb05 250c 	mla	r5, r5, ip, r2
 800deec:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 800def0:	e7b9      	b.n	800de66 <_strtod_l+0x2d6>
 800def2:	2a6e      	cmp	r2, #110	; 0x6e
 800def4:	e7db      	b.n	800deae <_strtod_l+0x31e>
 800def6:	498c      	ldr	r1, [pc, #560]	; (800e128 <_strtod_l+0x598>)
 800def8:	a817      	add	r0, sp, #92	; 0x5c
 800defa:	f001 fff5 	bl	800fee8 <__match>
 800defe:	2800      	cmp	r0, #0
 800df00:	f43f aea7 	beq.w	800dc52 <_strtod_l+0xc2>
 800df04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800df06:	4989      	ldr	r1, [pc, #548]	; (800e12c <_strtod_l+0x59c>)
 800df08:	3b01      	subs	r3, #1
 800df0a:	a817      	add	r0, sp, #92	; 0x5c
 800df0c:	9317      	str	r3, [sp, #92]	; 0x5c
 800df0e:	f001 ffeb 	bl	800fee8 <__match>
 800df12:	b910      	cbnz	r0, 800df1a <_strtod_l+0x38a>
 800df14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800df16:	3301      	adds	r3, #1
 800df18:	9317      	str	r3, [sp, #92]	; 0x5c
 800df1a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 800e140 <_strtod_l+0x5b0>
 800df1e:	f04f 0800 	mov.w	r8, #0
 800df22:	e679      	b.n	800dc18 <_strtod_l+0x88>
 800df24:	4882      	ldr	r0, [pc, #520]	; (800e130 <_strtod_l+0x5a0>)
 800df26:	f002 ff67 	bl	8010df8 <nan>
 800df2a:	ed8d 0b04 	vstr	d0, [sp, #16]
 800df2e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800df32:	e671      	b.n	800dc18 <_strtod_l+0x88>
 800df34:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 800df38:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800df3c:	eba5 020b 	sub.w	r2, r5, fp
 800df40:	2e00      	cmp	r6, #0
 800df42:	bf08      	it	eq
 800df44:	461e      	moveq	r6, r3
 800df46:	2b10      	cmp	r3, #16
 800df48:	ed8d 7b08 	vstr	d7, [sp, #32]
 800df4c:	9206      	str	r2, [sp, #24]
 800df4e:	461a      	mov	r2, r3
 800df50:	bfa8      	it	ge
 800df52:	2210      	movge	r2, #16
 800df54:	2b09      	cmp	r3, #9
 800df56:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800df5a:	dd0e      	ble.n	800df7a <_strtod_l+0x3ea>
 800df5c:	4975      	ldr	r1, [pc, #468]	; (800e134 <_strtod_l+0x5a4>)
 800df5e:	eddd 7a04 	vldr	s15, [sp, #16]
 800df62:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800df66:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 800df6a:	ed9d 5b08 	vldr	d5, [sp, #32]
 800df6e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800df72:	eea5 7b06 	vfma.f64	d7, d5, d6
 800df76:	ec59 8b17 	vmov	r8, r9, d7
 800df7a:	2b0f      	cmp	r3, #15
 800df7c:	dc37      	bgt.n	800dfee <_strtod_l+0x45e>
 800df7e:	9906      	ldr	r1, [sp, #24]
 800df80:	2900      	cmp	r1, #0
 800df82:	f43f ae49 	beq.w	800dc18 <_strtod_l+0x88>
 800df86:	dd23      	ble.n	800dfd0 <_strtod_l+0x440>
 800df88:	2916      	cmp	r1, #22
 800df8a:	dc0b      	bgt.n	800dfa4 <_strtod_l+0x414>
 800df8c:	4b69      	ldr	r3, [pc, #420]	; (800e134 <_strtod_l+0x5a4>)
 800df8e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800df92:	ed93 7b00 	vldr	d7, [r3]
 800df96:	ec49 8b16 	vmov	d6, r8, r9
 800df9a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800df9e:	ec59 8b17 	vmov	r8, r9, d7
 800dfa2:	e639      	b.n	800dc18 <_strtod_l+0x88>
 800dfa4:	9806      	ldr	r0, [sp, #24]
 800dfa6:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800dfaa:	4281      	cmp	r1, r0
 800dfac:	db1f      	blt.n	800dfee <_strtod_l+0x45e>
 800dfae:	4a61      	ldr	r2, [pc, #388]	; (800e134 <_strtod_l+0x5a4>)
 800dfb0:	f1c3 030f 	rsb	r3, r3, #15
 800dfb4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800dfb8:	ed91 7b00 	vldr	d7, [r1]
 800dfbc:	ec49 8b16 	vmov	d6, r8, r9
 800dfc0:	1ac3      	subs	r3, r0, r3
 800dfc2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800dfc6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dfca:	ed92 6b00 	vldr	d6, [r2]
 800dfce:	e7e4      	b.n	800df9a <_strtod_l+0x40a>
 800dfd0:	9906      	ldr	r1, [sp, #24]
 800dfd2:	3116      	adds	r1, #22
 800dfd4:	db0b      	blt.n	800dfee <_strtod_l+0x45e>
 800dfd6:	4b57      	ldr	r3, [pc, #348]	; (800e134 <_strtod_l+0x5a4>)
 800dfd8:	ebab 0505 	sub.w	r5, fp, r5
 800dfdc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800dfe0:	ed95 7b00 	vldr	d7, [r5]
 800dfe4:	ec49 8b16 	vmov	d6, r8, r9
 800dfe8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800dfec:	e7d7      	b.n	800df9e <_strtod_l+0x40e>
 800dfee:	9906      	ldr	r1, [sp, #24]
 800dff0:	1a9a      	subs	r2, r3, r2
 800dff2:	440a      	add	r2, r1
 800dff4:	2a00      	cmp	r2, #0
 800dff6:	dd74      	ble.n	800e0e2 <_strtod_l+0x552>
 800dff8:	f012 000f 	ands.w	r0, r2, #15
 800dffc:	d00a      	beq.n	800e014 <_strtod_l+0x484>
 800dffe:	494d      	ldr	r1, [pc, #308]	; (800e134 <_strtod_l+0x5a4>)
 800e000:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800e004:	ed91 7b00 	vldr	d7, [r1]
 800e008:	ec49 8b16 	vmov	d6, r8, r9
 800e00c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e010:	ec59 8b17 	vmov	r8, r9, d7
 800e014:	f032 020f 	bics.w	r2, r2, #15
 800e018:	d04f      	beq.n	800e0ba <_strtod_l+0x52a>
 800e01a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800e01e:	dd22      	ble.n	800e066 <_strtod_l+0x4d6>
 800e020:	2500      	movs	r5, #0
 800e022:	462e      	mov	r6, r5
 800e024:	950a      	str	r5, [sp, #40]	; 0x28
 800e026:	462f      	mov	r7, r5
 800e028:	2322      	movs	r3, #34	; 0x22
 800e02a:	f8df 9114 	ldr.w	r9, [pc, #276]	; 800e140 <_strtod_l+0x5b0>
 800e02e:	6023      	str	r3, [r4, #0]
 800e030:	f04f 0800 	mov.w	r8, #0
 800e034:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e036:	2b00      	cmp	r3, #0
 800e038:	f43f adee 	beq.w	800dc18 <_strtod_l+0x88>
 800e03c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e03e:	4620      	mov	r0, r4
 800e040:	f002 f8cc 	bl	80101dc <_Bfree>
 800e044:	4639      	mov	r1, r7
 800e046:	4620      	mov	r0, r4
 800e048:	f002 f8c8 	bl	80101dc <_Bfree>
 800e04c:	4631      	mov	r1, r6
 800e04e:	4620      	mov	r0, r4
 800e050:	f002 f8c4 	bl	80101dc <_Bfree>
 800e054:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e056:	4620      	mov	r0, r4
 800e058:	f002 f8c0 	bl	80101dc <_Bfree>
 800e05c:	4629      	mov	r1, r5
 800e05e:	4620      	mov	r0, r4
 800e060:	f002 f8bc 	bl	80101dc <_Bfree>
 800e064:	e5d8      	b.n	800dc18 <_strtod_l+0x88>
 800e066:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800e06a:	2000      	movs	r0, #0
 800e06c:	4f32      	ldr	r7, [pc, #200]	; (800e138 <_strtod_l+0x5a8>)
 800e06e:	1112      	asrs	r2, r2, #4
 800e070:	4601      	mov	r1, r0
 800e072:	2a01      	cmp	r2, #1
 800e074:	dc24      	bgt.n	800e0c0 <_strtod_l+0x530>
 800e076:	b108      	cbz	r0, 800e07c <_strtod_l+0x4ec>
 800e078:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800e07c:	4a2e      	ldr	r2, [pc, #184]	; (800e138 <_strtod_l+0x5a8>)
 800e07e:	482f      	ldr	r0, [pc, #188]	; (800e13c <_strtod_l+0x5ac>)
 800e080:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 800e084:	ed91 7b00 	vldr	d7, [r1]
 800e088:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800e08c:	ec49 8b16 	vmov	d6, r8, r9
 800e090:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e094:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e098:	9905      	ldr	r1, [sp, #20]
 800e09a:	4a29      	ldr	r2, [pc, #164]	; (800e140 <_strtod_l+0x5b0>)
 800e09c:	400a      	ands	r2, r1
 800e09e:	4282      	cmp	r2, r0
 800e0a0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800e0a4:	d8bc      	bhi.n	800e020 <_strtod_l+0x490>
 800e0a6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800e0aa:	4282      	cmp	r2, r0
 800e0ac:	bf86      	itte	hi
 800e0ae:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800e144 <_strtod_l+0x5b4>
 800e0b2:	f04f 38ff 	movhi.w	r8, #4294967295
 800e0b6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	9204      	str	r2, [sp, #16]
 800e0be:	e07f      	b.n	800e1c0 <_strtod_l+0x630>
 800e0c0:	f012 0f01 	tst.w	r2, #1
 800e0c4:	d00a      	beq.n	800e0dc <_strtod_l+0x54c>
 800e0c6:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 800e0ca:	ed90 7b00 	vldr	d7, [r0]
 800e0ce:	ed9d 6b04 	vldr	d6, [sp, #16]
 800e0d2:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e0d6:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e0da:	2001      	movs	r0, #1
 800e0dc:	3101      	adds	r1, #1
 800e0de:	1052      	asrs	r2, r2, #1
 800e0e0:	e7c7      	b.n	800e072 <_strtod_l+0x4e2>
 800e0e2:	d0ea      	beq.n	800e0ba <_strtod_l+0x52a>
 800e0e4:	4252      	negs	r2, r2
 800e0e6:	f012 000f 	ands.w	r0, r2, #15
 800e0ea:	d00a      	beq.n	800e102 <_strtod_l+0x572>
 800e0ec:	4911      	ldr	r1, [pc, #68]	; (800e134 <_strtod_l+0x5a4>)
 800e0ee:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800e0f2:	ed91 7b00 	vldr	d7, [r1]
 800e0f6:	ec49 8b16 	vmov	d6, r8, r9
 800e0fa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e0fe:	ec59 8b17 	vmov	r8, r9, d7
 800e102:	1112      	asrs	r2, r2, #4
 800e104:	d0d9      	beq.n	800e0ba <_strtod_l+0x52a>
 800e106:	2a1f      	cmp	r2, #31
 800e108:	dd1e      	ble.n	800e148 <_strtod_l+0x5b8>
 800e10a:	2500      	movs	r5, #0
 800e10c:	462e      	mov	r6, r5
 800e10e:	950a      	str	r5, [sp, #40]	; 0x28
 800e110:	462f      	mov	r7, r5
 800e112:	2322      	movs	r3, #34	; 0x22
 800e114:	f04f 0800 	mov.w	r8, #0
 800e118:	f04f 0900 	mov.w	r9, #0
 800e11c:	6023      	str	r3, [r4, #0]
 800e11e:	e789      	b.n	800e034 <_strtod_l+0x4a4>
 800e120:	08017592 	.word	0x08017592
 800e124:	080175d4 	.word	0x080175d4
 800e128:	0801758a 	.word	0x0801758a
 800e12c:	08017714 	.word	0x08017714
 800e130:	0801756e 	.word	0x0801756e
 800e134:	08017910 	.word	0x08017910
 800e138:	080178e8 	.word	0x080178e8
 800e13c:	7ca00000 	.word	0x7ca00000
 800e140:	7ff00000 	.word	0x7ff00000
 800e144:	7fefffff 	.word	0x7fefffff
 800e148:	f012 0110 	ands.w	r1, r2, #16
 800e14c:	bf18      	it	ne
 800e14e:	216a      	movne	r1, #106	; 0x6a
 800e150:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800e154:	9104      	str	r1, [sp, #16]
 800e156:	49c0      	ldr	r1, [pc, #768]	; (800e458 <_strtod_l+0x8c8>)
 800e158:	2000      	movs	r0, #0
 800e15a:	07d7      	lsls	r7, r2, #31
 800e15c:	d508      	bpl.n	800e170 <_strtod_l+0x5e0>
 800e15e:	ed9d 6b08 	vldr	d6, [sp, #32]
 800e162:	ed91 7b00 	vldr	d7, [r1]
 800e166:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e16a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800e16e:	2001      	movs	r0, #1
 800e170:	1052      	asrs	r2, r2, #1
 800e172:	f101 0108 	add.w	r1, r1, #8
 800e176:	d1f0      	bne.n	800e15a <_strtod_l+0x5ca>
 800e178:	b108      	cbz	r0, 800e17e <_strtod_l+0x5ee>
 800e17a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800e17e:	9a04      	ldr	r2, [sp, #16]
 800e180:	b1ba      	cbz	r2, 800e1b2 <_strtod_l+0x622>
 800e182:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800e186:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 800e18a:	2a00      	cmp	r2, #0
 800e18c:	4649      	mov	r1, r9
 800e18e:	dd10      	ble.n	800e1b2 <_strtod_l+0x622>
 800e190:	2a1f      	cmp	r2, #31
 800e192:	f340 8132 	ble.w	800e3fa <_strtod_l+0x86a>
 800e196:	2a34      	cmp	r2, #52	; 0x34
 800e198:	bfde      	ittt	le
 800e19a:	3a20      	suble	r2, #32
 800e19c:	f04f 30ff 	movle.w	r0, #4294967295
 800e1a0:	fa00 f202 	lslle.w	r2, r0, r2
 800e1a4:	f04f 0800 	mov.w	r8, #0
 800e1a8:	bfcc      	ite	gt
 800e1aa:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800e1ae:	ea02 0901 	andle.w	r9, r2, r1
 800e1b2:	ec49 8b17 	vmov	d7, r8, r9
 800e1b6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e1ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1be:	d0a4      	beq.n	800e10a <_strtod_l+0x57a>
 800e1c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e1c2:	9200      	str	r2, [sp, #0]
 800e1c4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e1c6:	4632      	mov	r2, r6
 800e1c8:	4620      	mov	r0, r4
 800e1ca:	f002 f873 	bl	80102b4 <__s2b>
 800e1ce:	900a      	str	r0, [sp, #40]	; 0x28
 800e1d0:	2800      	cmp	r0, #0
 800e1d2:	f43f af25 	beq.w	800e020 <_strtod_l+0x490>
 800e1d6:	9b06      	ldr	r3, [sp, #24]
 800e1d8:	ebab 0505 	sub.w	r5, fp, r5
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	bfb4      	ite	lt
 800e1e0:	462b      	movlt	r3, r5
 800e1e2:	2300      	movge	r3, #0
 800e1e4:	930c      	str	r3, [sp, #48]	; 0x30
 800e1e6:	9b06      	ldr	r3, [sp, #24]
 800e1e8:	ed9f 9b95 	vldr	d9, [pc, #596]	; 800e440 <_strtod_l+0x8b0>
 800e1ec:	ed9f ab96 	vldr	d10, [pc, #600]	; 800e448 <_strtod_l+0x8b8>
 800e1f0:	ed9f bb97 	vldr	d11, [pc, #604]	; 800e450 <_strtod_l+0x8c0>
 800e1f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e1f8:	2500      	movs	r5, #0
 800e1fa:	9312      	str	r3, [sp, #72]	; 0x48
 800e1fc:	462e      	mov	r6, r5
 800e1fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e200:	4620      	mov	r0, r4
 800e202:	6859      	ldr	r1, [r3, #4]
 800e204:	f001 ffaa 	bl	801015c <_Balloc>
 800e208:	4607      	mov	r7, r0
 800e20a:	2800      	cmp	r0, #0
 800e20c:	f43f af0c 	beq.w	800e028 <_strtod_l+0x498>
 800e210:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e212:	691a      	ldr	r2, [r3, #16]
 800e214:	3202      	adds	r2, #2
 800e216:	f103 010c 	add.w	r1, r3, #12
 800e21a:	0092      	lsls	r2, r2, #2
 800e21c:	300c      	adds	r0, #12
 800e21e:	f7fe fb03 	bl	800c828 <memcpy>
 800e222:	ec49 8b10 	vmov	d0, r8, r9
 800e226:	aa1a      	add	r2, sp, #104	; 0x68
 800e228:	a919      	add	r1, sp, #100	; 0x64
 800e22a:	4620      	mov	r0, r4
 800e22c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800e230:	f002 fb7c 	bl	801092c <__d2b>
 800e234:	9018      	str	r0, [sp, #96]	; 0x60
 800e236:	2800      	cmp	r0, #0
 800e238:	f43f aef6 	beq.w	800e028 <_strtod_l+0x498>
 800e23c:	2101      	movs	r1, #1
 800e23e:	4620      	mov	r0, r4
 800e240:	f002 f8d2 	bl	80103e8 <__i2b>
 800e244:	4606      	mov	r6, r0
 800e246:	2800      	cmp	r0, #0
 800e248:	f43f aeee 	beq.w	800e028 <_strtod_l+0x498>
 800e24c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e24e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800e250:	2b00      	cmp	r3, #0
 800e252:	bfab      	itete	ge
 800e254:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800e256:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800e258:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 800e25c:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 800e260:	bfac      	ite	ge
 800e262:	eb03 0b02 	addge.w	fp, r3, r2
 800e266:	eba2 0a03 	sublt.w	sl, r2, r3
 800e26a:	9a04      	ldr	r2, [sp, #16]
 800e26c:	1a9b      	subs	r3, r3, r2
 800e26e:	440b      	add	r3, r1
 800e270:	4a7a      	ldr	r2, [pc, #488]	; (800e45c <_strtod_l+0x8cc>)
 800e272:	3b01      	subs	r3, #1
 800e274:	4293      	cmp	r3, r2
 800e276:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800e27a:	f280 80d1 	bge.w	800e420 <_strtod_l+0x890>
 800e27e:	1ad2      	subs	r2, r2, r3
 800e280:	2a1f      	cmp	r2, #31
 800e282:	eba1 0102 	sub.w	r1, r1, r2
 800e286:	f04f 0001 	mov.w	r0, #1
 800e28a:	f300 80bd 	bgt.w	800e408 <_strtod_l+0x878>
 800e28e:	fa00 f302 	lsl.w	r3, r0, r2
 800e292:	930e      	str	r3, [sp, #56]	; 0x38
 800e294:	2300      	movs	r3, #0
 800e296:	930d      	str	r3, [sp, #52]	; 0x34
 800e298:	eb0b 0301 	add.w	r3, fp, r1
 800e29c:	9a04      	ldr	r2, [sp, #16]
 800e29e:	459b      	cmp	fp, r3
 800e2a0:	448a      	add	sl, r1
 800e2a2:	4492      	add	sl, r2
 800e2a4:	465a      	mov	r2, fp
 800e2a6:	bfa8      	it	ge
 800e2a8:	461a      	movge	r2, r3
 800e2aa:	4552      	cmp	r2, sl
 800e2ac:	bfa8      	it	ge
 800e2ae:	4652      	movge	r2, sl
 800e2b0:	2a00      	cmp	r2, #0
 800e2b2:	bfc2      	ittt	gt
 800e2b4:	1a9b      	subgt	r3, r3, r2
 800e2b6:	ebaa 0a02 	subgt.w	sl, sl, r2
 800e2ba:	ebab 0b02 	subgt.w	fp, fp, r2
 800e2be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e2c0:	2a00      	cmp	r2, #0
 800e2c2:	dd18      	ble.n	800e2f6 <_strtod_l+0x766>
 800e2c4:	4631      	mov	r1, r6
 800e2c6:	4620      	mov	r0, r4
 800e2c8:	9315      	str	r3, [sp, #84]	; 0x54
 800e2ca:	f002 f949 	bl	8010560 <__pow5mult>
 800e2ce:	4606      	mov	r6, r0
 800e2d0:	2800      	cmp	r0, #0
 800e2d2:	f43f aea9 	beq.w	800e028 <_strtod_l+0x498>
 800e2d6:	4601      	mov	r1, r0
 800e2d8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e2da:	4620      	mov	r0, r4
 800e2dc:	f002 f89a 	bl	8010414 <__multiply>
 800e2e0:	9014      	str	r0, [sp, #80]	; 0x50
 800e2e2:	2800      	cmp	r0, #0
 800e2e4:	f43f aea0 	beq.w	800e028 <_strtod_l+0x498>
 800e2e8:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e2ea:	4620      	mov	r0, r4
 800e2ec:	f001 ff76 	bl	80101dc <_Bfree>
 800e2f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e2f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e2f4:	9218      	str	r2, [sp, #96]	; 0x60
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	f300 8097 	bgt.w	800e42a <_strtod_l+0x89a>
 800e2fc:	9b06      	ldr	r3, [sp, #24]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	dd08      	ble.n	800e314 <_strtod_l+0x784>
 800e302:	4639      	mov	r1, r7
 800e304:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e306:	4620      	mov	r0, r4
 800e308:	f002 f92a 	bl	8010560 <__pow5mult>
 800e30c:	4607      	mov	r7, r0
 800e30e:	2800      	cmp	r0, #0
 800e310:	f43f ae8a 	beq.w	800e028 <_strtod_l+0x498>
 800e314:	f1ba 0f00 	cmp.w	sl, #0
 800e318:	dd08      	ble.n	800e32c <_strtod_l+0x79c>
 800e31a:	4639      	mov	r1, r7
 800e31c:	4652      	mov	r2, sl
 800e31e:	4620      	mov	r0, r4
 800e320:	f002 f978 	bl	8010614 <__lshift>
 800e324:	4607      	mov	r7, r0
 800e326:	2800      	cmp	r0, #0
 800e328:	f43f ae7e 	beq.w	800e028 <_strtod_l+0x498>
 800e32c:	f1bb 0f00 	cmp.w	fp, #0
 800e330:	dd08      	ble.n	800e344 <_strtod_l+0x7b4>
 800e332:	4631      	mov	r1, r6
 800e334:	465a      	mov	r2, fp
 800e336:	4620      	mov	r0, r4
 800e338:	f002 f96c 	bl	8010614 <__lshift>
 800e33c:	4606      	mov	r6, r0
 800e33e:	2800      	cmp	r0, #0
 800e340:	f43f ae72 	beq.w	800e028 <_strtod_l+0x498>
 800e344:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e346:	463a      	mov	r2, r7
 800e348:	4620      	mov	r0, r4
 800e34a:	f002 f9eb 	bl	8010724 <__mdiff>
 800e34e:	4605      	mov	r5, r0
 800e350:	2800      	cmp	r0, #0
 800e352:	f43f ae69 	beq.w	800e028 <_strtod_l+0x498>
 800e356:	2300      	movs	r3, #0
 800e358:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800e35c:	60c3      	str	r3, [r0, #12]
 800e35e:	4631      	mov	r1, r6
 800e360:	f002 f9c4 	bl	80106ec <__mcmp>
 800e364:	2800      	cmp	r0, #0
 800e366:	da7f      	bge.n	800e468 <_strtod_l+0x8d8>
 800e368:	ea5a 0308 	orrs.w	r3, sl, r8
 800e36c:	f040 80a5 	bne.w	800e4ba <_strtod_l+0x92a>
 800e370:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e374:	2b00      	cmp	r3, #0
 800e376:	f040 80a0 	bne.w	800e4ba <_strtod_l+0x92a>
 800e37a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e37e:	0d1b      	lsrs	r3, r3, #20
 800e380:	051b      	lsls	r3, r3, #20
 800e382:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e386:	f240 8098 	bls.w	800e4ba <_strtod_l+0x92a>
 800e38a:	696b      	ldr	r3, [r5, #20]
 800e38c:	b91b      	cbnz	r3, 800e396 <_strtod_l+0x806>
 800e38e:	692b      	ldr	r3, [r5, #16]
 800e390:	2b01      	cmp	r3, #1
 800e392:	f340 8092 	ble.w	800e4ba <_strtod_l+0x92a>
 800e396:	4629      	mov	r1, r5
 800e398:	2201      	movs	r2, #1
 800e39a:	4620      	mov	r0, r4
 800e39c:	f002 f93a 	bl	8010614 <__lshift>
 800e3a0:	4631      	mov	r1, r6
 800e3a2:	4605      	mov	r5, r0
 800e3a4:	f002 f9a2 	bl	80106ec <__mcmp>
 800e3a8:	2800      	cmp	r0, #0
 800e3aa:	f340 8086 	ble.w	800e4ba <_strtod_l+0x92a>
 800e3ae:	9904      	ldr	r1, [sp, #16]
 800e3b0:	4a2b      	ldr	r2, [pc, #172]	; (800e460 <_strtod_l+0x8d0>)
 800e3b2:	464b      	mov	r3, r9
 800e3b4:	2900      	cmp	r1, #0
 800e3b6:	f000 80a1 	beq.w	800e4fc <_strtod_l+0x96c>
 800e3ba:	ea02 0109 	and.w	r1, r2, r9
 800e3be:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e3c2:	f300 809b 	bgt.w	800e4fc <_strtod_l+0x96c>
 800e3c6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e3ca:	f77f aea2 	ble.w	800e112 <_strtod_l+0x582>
 800e3ce:	4a25      	ldr	r2, [pc, #148]	; (800e464 <_strtod_l+0x8d4>)
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800e3d6:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 800e3da:	ec49 8b17 	vmov	d7, r8, r9
 800e3de:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e3e2:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e3e6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e3ea:	4313      	orrs	r3, r2
 800e3ec:	bf08      	it	eq
 800e3ee:	2322      	moveq	r3, #34	; 0x22
 800e3f0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800e3f4:	bf08      	it	eq
 800e3f6:	6023      	streq	r3, [r4, #0]
 800e3f8:	e620      	b.n	800e03c <_strtod_l+0x4ac>
 800e3fa:	f04f 31ff 	mov.w	r1, #4294967295
 800e3fe:	fa01 f202 	lsl.w	r2, r1, r2
 800e402:	ea02 0808 	and.w	r8, r2, r8
 800e406:	e6d4      	b.n	800e1b2 <_strtod_l+0x622>
 800e408:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800e40c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800e410:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800e414:	33e2      	adds	r3, #226	; 0xe2
 800e416:	fa00 f303 	lsl.w	r3, r0, r3
 800e41a:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 800e41e:	e73b      	b.n	800e298 <_strtod_l+0x708>
 800e420:	2000      	movs	r0, #0
 800e422:	2301      	movs	r3, #1
 800e424:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 800e428:	e736      	b.n	800e298 <_strtod_l+0x708>
 800e42a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e42c:	461a      	mov	r2, r3
 800e42e:	4620      	mov	r0, r4
 800e430:	f002 f8f0 	bl	8010614 <__lshift>
 800e434:	9018      	str	r0, [sp, #96]	; 0x60
 800e436:	2800      	cmp	r0, #0
 800e438:	f47f af60 	bne.w	800e2fc <_strtod_l+0x76c>
 800e43c:	e5f4      	b.n	800e028 <_strtod_l+0x498>
 800e43e:	bf00      	nop
 800e440:	94a03595 	.word	0x94a03595
 800e444:	3fcfffff 	.word	0x3fcfffff
 800e448:	94a03595 	.word	0x94a03595
 800e44c:	3fdfffff 	.word	0x3fdfffff
 800e450:	35afe535 	.word	0x35afe535
 800e454:	3fe00000 	.word	0x3fe00000
 800e458:	080175e8 	.word	0x080175e8
 800e45c:	fffffc02 	.word	0xfffffc02
 800e460:	7ff00000 	.word	0x7ff00000
 800e464:	39500000 	.word	0x39500000
 800e468:	46cb      	mov	fp, r9
 800e46a:	d165      	bne.n	800e538 <_strtod_l+0x9a8>
 800e46c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e470:	f1ba 0f00 	cmp.w	sl, #0
 800e474:	d02a      	beq.n	800e4cc <_strtod_l+0x93c>
 800e476:	4aaa      	ldr	r2, [pc, #680]	; (800e720 <_strtod_l+0xb90>)
 800e478:	4293      	cmp	r3, r2
 800e47a:	d12b      	bne.n	800e4d4 <_strtod_l+0x944>
 800e47c:	9b04      	ldr	r3, [sp, #16]
 800e47e:	4641      	mov	r1, r8
 800e480:	b1fb      	cbz	r3, 800e4c2 <_strtod_l+0x932>
 800e482:	4aa8      	ldr	r2, [pc, #672]	; (800e724 <_strtod_l+0xb94>)
 800e484:	ea09 0202 	and.w	r2, r9, r2
 800e488:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800e48c:	f04f 30ff 	mov.w	r0, #4294967295
 800e490:	d81a      	bhi.n	800e4c8 <_strtod_l+0x938>
 800e492:	0d12      	lsrs	r2, r2, #20
 800e494:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e498:	fa00 f303 	lsl.w	r3, r0, r3
 800e49c:	4299      	cmp	r1, r3
 800e49e:	d119      	bne.n	800e4d4 <_strtod_l+0x944>
 800e4a0:	4ba1      	ldr	r3, [pc, #644]	; (800e728 <_strtod_l+0xb98>)
 800e4a2:	459b      	cmp	fp, r3
 800e4a4:	d102      	bne.n	800e4ac <_strtod_l+0x91c>
 800e4a6:	3101      	adds	r1, #1
 800e4a8:	f43f adbe 	beq.w	800e028 <_strtod_l+0x498>
 800e4ac:	4b9d      	ldr	r3, [pc, #628]	; (800e724 <_strtod_l+0xb94>)
 800e4ae:	ea0b 0303 	and.w	r3, fp, r3
 800e4b2:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800e4b6:	f04f 0800 	mov.w	r8, #0
 800e4ba:	9b04      	ldr	r3, [sp, #16]
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d186      	bne.n	800e3ce <_strtod_l+0x83e>
 800e4c0:	e5bc      	b.n	800e03c <_strtod_l+0x4ac>
 800e4c2:	f04f 33ff 	mov.w	r3, #4294967295
 800e4c6:	e7e9      	b.n	800e49c <_strtod_l+0x90c>
 800e4c8:	4603      	mov	r3, r0
 800e4ca:	e7e7      	b.n	800e49c <_strtod_l+0x90c>
 800e4cc:	ea53 0308 	orrs.w	r3, r3, r8
 800e4d0:	f43f af6d 	beq.w	800e3ae <_strtod_l+0x81e>
 800e4d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e4d6:	b1db      	cbz	r3, 800e510 <_strtod_l+0x980>
 800e4d8:	ea13 0f0b 	tst.w	r3, fp
 800e4dc:	d0ed      	beq.n	800e4ba <_strtod_l+0x92a>
 800e4de:	9a04      	ldr	r2, [sp, #16]
 800e4e0:	4640      	mov	r0, r8
 800e4e2:	4649      	mov	r1, r9
 800e4e4:	f1ba 0f00 	cmp.w	sl, #0
 800e4e8:	d016      	beq.n	800e518 <_strtod_l+0x988>
 800e4ea:	f7ff fb34 	bl	800db56 <sulp>
 800e4ee:	ed9d 7b08 	vldr	d7, [sp, #32]
 800e4f2:	ee37 7b00 	vadd.f64	d7, d7, d0
 800e4f6:	ec59 8b17 	vmov	r8, r9, d7
 800e4fa:	e7de      	b.n	800e4ba <_strtod_l+0x92a>
 800e4fc:	4013      	ands	r3, r2
 800e4fe:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e502:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800e506:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800e50a:	f04f 38ff 	mov.w	r8, #4294967295
 800e50e:	e7d4      	b.n	800e4ba <_strtod_l+0x92a>
 800e510:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e512:	ea13 0f08 	tst.w	r3, r8
 800e516:	e7e1      	b.n	800e4dc <_strtod_l+0x94c>
 800e518:	f7ff fb1d 	bl	800db56 <sulp>
 800e51c:	ed9d 7b08 	vldr	d7, [sp, #32]
 800e520:	ee37 7b40 	vsub.f64	d7, d7, d0
 800e524:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e528:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e52c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e530:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800e534:	d1c1      	bne.n	800e4ba <_strtod_l+0x92a>
 800e536:	e5ec      	b.n	800e112 <_strtod_l+0x582>
 800e538:	4631      	mov	r1, r6
 800e53a:	4628      	mov	r0, r5
 800e53c:	f002 fa52 	bl	80109e4 <__ratio>
 800e540:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800e544:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800e548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e54c:	d867      	bhi.n	800e61e <_strtod_l+0xa8e>
 800e54e:	f1ba 0f00 	cmp.w	sl, #0
 800e552:	d044      	beq.n	800e5de <_strtod_l+0xa4e>
 800e554:	4b75      	ldr	r3, [pc, #468]	; (800e72c <_strtod_l+0xb9c>)
 800e556:	2200      	movs	r2, #0
 800e558:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800e55c:	4971      	ldr	r1, [pc, #452]	; (800e724 <_strtod_l+0xb94>)
 800e55e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800e738 <_strtod_l+0xba8>
 800e562:	ea0b 0001 	and.w	r0, fp, r1
 800e566:	4560      	cmp	r0, ip
 800e568:	900d      	str	r0, [sp, #52]	; 0x34
 800e56a:	f040 808b 	bne.w	800e684 <_strtod_l+0xaf4>
 800e56e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e572:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800e576:	ec49 8b10 	vmov	d0, r8, r9
 800e57a:	ec43 2b1c 	vmov	d12, r2, r3
 800e57e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e582:	f002 f957 	bl	8010834 <__ulp>
 800e586:	ec49 8b1d 	vmov	d13, r8, r9
 800e58a:	eeac db00 	vfma.f64	d13, d12, d0
 800e58e:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 800e592:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e594:	4963      	ldr	r1, [pc, #396]	; (800e724 <_strtod_l+0xb94>)
 800e596:	4a66      	ldr	r2, [pc, #408]	; (800e730 <_strtod_l+0xba0>)
 800e598:	4019      	ands	r1, r3
 800e59a:	4291      	cmp	r1, r2
 800e59c:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 800e5a0:	d947      	bls.n	800e632 <_strtod_l+0xaa2>
 800e5a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5a4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800e5a8:	4293      	cmp	r3, r2
 800e5aa:	d103      	bne.n	800e5b4 <_strtod_l+0xa24>
 800e5ac:	9b08      	ldr	r3, [sp, #32]
 800e5ae:	3301      	adds	r3, #1
 800e5b0:	f43f ad3a 	beq.w	800e028 <_strtod_l+0x498>
 800e5b4:	f8df 9170 	ldr.w	r9, [pc, #368]	; 800e728 <_strtod_l+0xb98>
 800e5b8:	f04f 38ff 	mov.w	r8, #4294967295
 800e5bc:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e5be:	4620      	mov	r0, r4
 800e5c0:	f001 fe0c 	bl	80101dc <_Bfree>
 800e5c4:	4639      	mov	r1, r7
 800e5c6:	4620      	mov	r0, r4
 800e5c8:	f001 fe08 	bl	80101dc <_Bfree>
 800e5cc:	4631      	mov	r1, r6
 800e5ce:	4620      	mov	r0, r4
 800e5d0:	f001 fe04 	bl	80101dc <_Bfree>
 800e5d4:	4629      	mov	r1, r5
 800e5d6:	4620      	mov	r0, r4
 800e5d8:	f001 fe00 	bl	80101dc <_Bfree>
 800e5dc:	e60f      	b.n	800e1fe <_strtod_l+0x66e>
 800e5de:	f1b8 0f00 	cmp.w	r8, #0
 800e5e2:	d112      	bne.n	800e60a <_strtod_l+0xa7a>
 800e5e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e5e8:	b9b3      	cbnz	r3, 800e618 <_strtod_l+0xa88>
 800e5ea:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800e5ee:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800e5f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5f6:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800e5fa:	d401      	bmi.n	800e600 <_strtod_l+0xa70>
 800e5fc:	ee20 8b08 	vmul.f64	d8, d0, d8
 800e600:	eeb1 7b48 	vneg.f64	d7, d8
 800e604:	ec53 2b17 	vmov	r2, r3, d7
 800e608:	e7a8      	b.n	800e55c <_strtod_l+0x9cc>
 800e60a:	f1b8 0f01 	cmp.w	r8, #1
 800e60e:	d103      	bne.n	800e618 <_strtod_l+0xa88>
 800e610:	f1b9 0f00 	cmp.w	r9, #0
 800e614:	f43f ad7d 	beq.w	800e112 <_strtod_l+0x582>
 800e618:	4b46      	ldr	r3, [pc, #280]	; (800e734 <_strtod_l+0xba4>)
 800e61a:	2200      	movs	r2, #0
 800e61c:	e79c      	b.n	800e558 <_strtod_l+0x9c8>
 800e61e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800e622:	ee20 8b08 	vmul.f64	d8, d0, d8
 800e626:	f1ba 0f00 	cmp.w	sl, #0
 800e62a:	d0e9      	beq.n	800e600 <_strtod_l+0xa70>
 800e62c:	ec53 2b18 	vmov	r2, r3, d8
 800e630:	e794      	b.n	800e55c <_strtod_l+0x9cc>
 800e632:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800e636:	9b04      	ldr	r3, [sp, #16]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d1bf      	bne.n	800e5bc <_strtod_l+0xa2c>
 800e63c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e640:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e642:	0d1b      	lsrs	r3, r3, #20
 800e644:	051b      	lsls	r3, r3, #20
 800e646:	429a      	cmp	r2, r3
 800e648:	d1b8      	bne.n	800e5bc <_strtod_l+0xa2c>
 800e64a:	ec51 0b18 	vmov	r0, r1, d8
 800e64e:	f7f2 f883 	bl	8000758 <__aeabi_d2lz>
 800e652:	f7f2 f83b 	bl	80006cc <__aeabi_l2d>
 800e656:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e65a:	ec41 0b17 	vmov	d7, r0, r1
 800e65e:	ea43 0308 	orr.w	r3, r3, r8
 800e662:	ea53 030a 	orrs.w	r3, r3, sl
 800e666:	ee38 8b47 	vsub.f64	d8, d8, d7
 800e66a:	d03e      	beq.n	800e6ea <_strtod_l+0xb5a>
 800e66c:	eeb4 8bca 	vcmpe.f64	d8, d10
 800e670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e674:	f53f ace2 	bmi.w	800e03c <_strtod_l+0x4ac>
 800e678:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800e67c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e680:	dd9c      	ble.n	800e5bc <_strtod_l+0xa2c>
 800e682:	e4db      	b.n	800e03c <_strtod_l+0x4ac>
 800e684:	9904      	ldr	r1, [sp, #16]
 800e686:	b301      	cbz	r1, 800e6ca <_strtod_l+0xb3a>
 800e688:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e68a:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800e68e:	d81c      	bhi.n	800e6ca <_strtod_l+0xb3a>
 800e690:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800e718 <_strtod_l+0xb88>
 800e694:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e69c:	d811      	bhi.n	800e6c2 <_strtod_l+0xb32>
 800e69e:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800e6a2:	ee18 3a10 	vmov	r3, s16
 800e6a6:	2b01      	cmp	r3, #1
 800e6a8:	bf38      	it	cc
 800e6aa:	2301      	movcc	r3, #1
 800e6ac:	ee08 3a10 	vmov	s16, r3
 800e6b0:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800e6b4:	f1ba 0f00 	cmp.w	sl, #0
 800e6b8:	d114      	bne.n	800e6e4 <_strtod_l+0xb54>
 800e6ba:	eeb1 7b48 	vneg.f64	d7, d8
 800e6be:	ec53 2b17 	vmov	r2, r3, d7
 800e6c2:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e6c4:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 800e6c8:	1a0b      	subs	r3, r1, r0
 800e6ca:	ed9d 0b08 	vldr	d0, [sp, #32]
 800e6ce:	ec43 2b1c 	vmov	d12, r2, r3
 800e6d2:	f002 f8af 	bl	8010834 <__ulp>
 800e6d6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800e6da:	eeac 7b00 	vfma.f64	d7, d12, d0
 800e6de:	ec59 8b17 	vmov	r8, r9, d7
 800e6e2:	e7a8      	b.n	800e636 <_strtod_l+0xaa6>
 800e6e4:	ec53 2b18 	vmov	r2, r3, d8
 800e6e8:	e7eb      	b.n	800e6c2 <_strtod_l+0xb32>
 800e6ea:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800e6ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6f2:	f57f af63 	bpl.w	800e5bc <_strtod_l+0xa2c>
 800e6f6:	e4a1      	b.n	800e03c <_strtod_l+0x4ac>
 800e6f8:	2300      	movs	r3, #0
 800e6fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800e6fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e6fe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e700:	6013      	str	r3, [r2, #0]
 800e702:	f7ff ba8d 	b.w	800dc20 <_strtod_l+0x90>
 800e706:	2a65      	cmp	r2, #101	; 0x65
 800e708:	f43f ab89 	beq.w	800de1e <_strtod_l+0x28e>
 800e70c:	2a45      	cmp	r2, #69	; 0x45
 800e70e:	f43f ab86 	beq.w	800de1e <_strtod_l+0x28e>
 800e712:	2101      	movs	r1, #1
 800e714:	f7ff bbbe 	b.w	800de94 <_strtod_l+0x304>
 800e718:	ffc00000 	.word	0xffc00000
 800e71c:	41dfffff 	.word	0x41dfffff
 800e720:	000fffff 	.word	0x000fffff
 800e724:	7ff00000 	.word	0x7ff00000
 800e728:	7fefffff 	.word	0x7fefffff
 800e72c:	3ff00000 	.word	0x3ff00000
 800e730:	7c9fffff 	.word	0x7c9fffff
 800e734:	bff00000 	.word	0xbff00000
 800e738:	7fe00000 	.word	0x7fe00000

0800e73c <_strtod_r>:
 800e73c:	4b01      	ldr	r3, [pc, #4]	; (800e744 <_strtod_r+0x8>)
 800e73e:	f7ff ba27 	b.w	800db90 <_strtod_l>
 800e742:	bf00      	nop
 800e744:	24000144 	.word	0x24000144

0800e748 <_strtol_l.isra.0>:
 800e748:	2b01      	cmp	r3, #1
 800e74a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e74e:	d001      	beq.n	800e754 <_strtol_l.isra.0+0xc>
 800e750:	2b24      	cmp	r3, #36	; 0x24
 800e752:	d906      	bls.n	800e762 <_strtol_l.isra.0+0x1a>
 800e754:	f7fe f81c 	bl	800c790 <__errno>
 800e758:	2316      	movs	r3, #22
 800e75a:	6003      	str	r3, [r0, #0]
 800e75c:	2000      	movs	r0, #0
 800e75e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e762:	4f3a      	ldr	r7, [pc, #232]	; (800e84c <_strtol_l.isra.0+0x104>)
 800e764:	468e      	mov	lr, r1
 800e766:	4676      	mov	r6, lr
 800e768:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800e76c:	5de5      	ldrb	r5, [r4, r7]
 800e76e:	f015 0508 	ands.w	r5, r5, #8
 800e772:	d1f8      	bne.n	800e766 <_strtol_l.isra.0+0x1e>
 800e774:	2c2d      	cmp	r4, #45	; 0x2d
 800e776:	d134      	bne.n	800e7e2 <_strtol_l.isra.0+0x9a>
 800e778:	f89e 4000 	ldrb.w	r4, [lr]
 800e77c:	f04f 0801 	mov.w	r8, #1
 800e780:	f106 0e02 	add.w	lr, r6, #2
 800e784:	2b00      	cmp	r3, #0
 800e786:	d05c      	beq.n	800e842 <_strtol_l.isra.0+0xfa>
 800e788:	2b10      	cmp	r3, #16
 800e78a:	d10c      	bne.n	800e7a6 <_strtol_l.isra.0+0x5e>
 800e78c:	2c30      	cmp	r4, #48	; 0x30
 800e78e:	d10a      	bne.n	800e7a6 <_strtol_l.isra.0+0x5e>
 800e790:	f89e 4000 	ldrb.w	r4, [lr]
 800e794:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800e798:	2c58      	cmp	r4, #88	; 0x58
 800e79a:	d14d      	bne.n	800e838 <_strtol_l.isra.0+0xf0>
 800e79c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800e7a0:	2310      	movs	r3, #16
 800e7a2:	f10e 0e02 	add.w	lr, lr, #2
 800e7a6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800e7aa:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e7ae:	2600      	movs	r6, #0
 800e7b0:	fbbc f9f3 	udiv	r9, ip, r3
 800e7b4:	4635      	mov	r5, r6
 800e7b6:	fb03 ca19 	mls	sl, r3, r9, ip
 800e7ba:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800e7be:	2f09      	cmp	r7, #9
 800e7c0:	d818      	bhi.n	800e7f4 <_strtol_l.isra.0+0xac>
 800e7c2:	463c      	mov	r4, r7
 800e7c4:	42a3      	cmp	r3, r4
 800e7c6:	dd24      	ble.n	800e812 <_strtol_l.isra.0+0xca>
 800e7c8:	2e00      	cmp	r6, #0
 800e7ca:	db1f      	blt.n	800e80c <_strtol_l.isra.0+0xc4>
 800e7cc:	45a9      	cmp	r9, r5
 800e7ce:	d31d      	bcc.n	800e80c <_strtol_l.isra.0+0xc4>
 800e7d0:	d101      	bne.n	800e7d6 <_strtol_l.isra.0+0x8e>
 800e7d2:	45a2      	cmp	sl, r4
 800e7d4:	db1a      	blt.n	800e80c <_strtol_l.isra.0+0xc4>
 800e7d6:	fb05 4503 	mla	r5, r5, r3, r4
 800e7da:	2601      	movs	r6, #1
 800e7dc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800e7e0:	e7eb      	b.n	800e7ba <_strtol_l.isra.0+0x72>
 800e7e2:	2c2b      	cmp	r4, #43	; 0x2b
 800e7e4:	bf08      	it	eq
 800e7e6:	f89e 4000 	ldrbeq.w	r4, [lr]
 800e7ea:	46a8      	mov	r8, r5
 800e7ec:	bf08      	it	eq
 800e7ee:	f106 0e02 	addeq.w	lr, r6, #2
 800e7f2:	e7c7      	b.n	800e784 <_strtol_l.isra.0+0x3c>
 800e7f4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800e7f8:	2f19      	cmp	r7, #25
 800e7fa:	d801      	bhi.n	800e800 <_strtol_l.isra.0+0xb8>
 800e7fc:	3c37      	subs	r4, #55	; 0x37
 800e7fe:	e7e1      	b.n	800e7c4 <_strtol_l.isra.0+0x7c>
 800e800:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800e804:	2f19      	cmp	r7, #25
 800e806:	d804      	bhi.n	800e812 <_strtol_l.isra.0+0xca>
 800e808:	3c57      	subs	r4, #87	; 0x57
 800e80a:	e7db      	b.n	800e7c4 <_strtol_l.isra.0+0x7c>
 800e80c:	f04f 36ff 	mov.w	r6, #4294967295
 800e810:	e7e4      	b.n	800e7dc <_strtol_l.isra.0+0x94>
 800e812:	2e00      	cmp	r6, #0
 800e814:	da05      	bge.n	800e822 <_strtol_l.isra.0+0xda>
 800e816:	2322      	movs	r3, #34	; 0x22
 800e818:	6003      	str	r3, [r0, #0]
 800e81a:	4665      	mov	r5, ip
 800e81c:	b942      	cbnz	r2, 800e830 <_strtol_l.isra.0+0xe8>
 800e81e:	4628      	mov	r0, r5
 800e820:	e79d      	b.n	800e75e <_strtol_l.isra.0+0x16>
 800e822:	f1b8 0f00 	cmp.w	r8, #0
 800e826:	d000      	beq.n	800e82a <_strtol_l.isra.0+0xe2>
 800e828:	426d      	negs	r5, r5
 800e82a:	2a00      	cmp	r2, #0
 800e82c:	d0f7      	beq.n	800e81e <_strtol_l.isra.0+0xd6>
 800e82e:	b10e      	cbz	r6, 800e834 <_strtol_l.isra.0+0xec>
 800e830:	f10e 31ff 	add.w	r1, lr, #4294967295
 800e834:	6011      	str	r1, [r2, #0]
 800e836:	e7f2      	b.n	800e81e <_strtol_l.isra.0+0xd6>
 800e838:	2430      	movs	r4, #48	; 0x30
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d1b3      	bne.n	800e7a6 <_strtol_l.isra.0+0x5e>
 800e83e:	2308      	movs	r3, #8
 800e840:	e7b1      	b.n	800e7a6 <_strtol_l.isra.0+0x5e>
 800e842:	2c30      	cmp	r4, #48	; 0x30
 800e844:	d0a4      	beq.n	800e790 <_strtol_l.isra.0+0x48>
 800e846:	230a      	movs	r3, #10
 800e848:	e7ad      	b.n	800e7a6 <_strtol_l.isra.0+0x5e>
 800e84a:	bf00      	nop
 800e84c:	08017611 	.word	0x08017611

0800e850 <_strtol_r>:
 800e850:	f7ff bf7a 	b.w	800e748 <_strtol_l.isra.0>

0800e854 <__swbuf_r>:
 800e854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e856:	460e      	mov	r6, r1
 800e858:	4614      	mov	r4, r2
 800e85a:	4605      	mov	r5, r0
 800e85c:	b118      	cbz	r0, 800e866 <__swbuf_r+0x12>
 800e85e:	6983      	ldr	r3, [r0, #24]
 800e860:	b90b      	cbnz	r3, 800e866 <__swbuf_r+0x12>
 800e862:	f000 ffe5 	bl	800f830 <__sinit>
 800e866:	4b21      	ldr	r3, [pc, #132]	; (800e8ec <__swbuf_r+0x98>)
 800e868:	429c      	cmp	r4, r3
 800e86a:	d12b      	bne.n	800e8c4 <__swbuf_r+0x70>
 800e86c:	686c      	ldr	r4, [r5, #4]
 800e86e:	69a3      	ldr	r3, [r4, #24]
 800e870:	60a3      	str	r3, [r4, #8]
 800e872:	89a3      	ldrh	r3, [r4, #12]
 800e874:	071a      	lsls	r2, r3, #28
 800e876:	d52f      	bpl.n	800e8d8 <__swbuf_r+0x84>
 800e878:	6923      	ldr	r3, [r4, #16]
 800e87a:	b36b      	cbz	r3, 800e8d8 <__swbuf_r+0x84>
 800e87c:	6923      	ldr	r3, [r4, #16]
 800e87e:	6820      	ldr	r0, [r4, #0]
 800e880:	1ac0      	subs	r0, r0, r3
 800e882:	6963      	ldr	r3, [r4, #20]
 800e884:	b2f6      	uxtb	r6, r6
 800e886:	4283      	cmp	r3, r0
 800e888:	4637      	mov	r7, r6
 800e88a:	dc04      	bgt.n	800e896 <__swbuf_r+0x42>
 800e88c:	4621      	mov	r1, r4
 800e88e:	4628      	mov	r0, r5
 800e890:	f000 ff3a 	bl	800f708 <_fflush_r>
 800e894:	bb30      	cbnz	r0, 800e8e4 <__swbuf_r+0x90>
 800e896:	68a3      	ldr	r3, [r4, #8]
 800e898:	3b01      	subs	r3, #1
 800e89a:	60a3      	str	r3, [r4, #8]
 800e89c:	6823      	ldr	r3, [r4, #0]
 800e89e:	1c5a      	adds	r2, r3, #1
 800e8a0:	6022      	str	r2, [r4, #0]
 800e8a2:	701e      	strb	r6, [r3, #0]
 800e8a4:	6963      	ldr	r3, [r4, #20]
 800e8a6:	3001      	adds	r0, #1
 800e8a8:	4283      	cmp	r3, r0
 800e8aa:	d004      	beq.n	800e8b6 <__swbuf_r+0x62>
 800e8ac:	89a3      	ldrh	r3, [r4, #12]
 800e8ae:	07db      	lsls	r3, r3, #31
 800e8b0:	d506      	bpl.n	800e8c0 <__swbuf_r+0x6c>
 800e8b2:	2e0a      	cmp	r6, #10
 800e8b4:	d104      	bne.n	800e8c0 <__swbuf_r+0x6c>
 800e8b6:	4621      	mov	r1, r4
 800e8b8:	4628      	mov	r0, r5
 800e8ba:	f000 ff25 	bl	800f708 <_fflush_r>
 800e8be:	b988      	cbnz	r0, 800e8e4 <__swbuf_r+0x90>
 800e8c0:	4638      	mov	r0, r7
 800e8c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8c4:	4b0a      	ldr	r3, [pc, #40]	; (800e8f0 <__swbuf_r+0x9c>)
 800e8c6:	429c      	cmp	r4, r3
 800e8c8:	d101      	bne.n	800e8ce <__swbuf_r+0x7a>
 800e8ca:	68ac      	ldr	r4, [r5, #8]
 800e8cc:	e7cf      	b.n	800e86e <__swbuf_r+0x1a>
 800e8ce:	4b09      	ldr	r3, [pc, #36]	; (800e8f4 <__swbuf_r+0xa0>)
 800e8d0:	429c      	cmp	r4, r3
 800e8d2:	bf08      	it	eq
 800e8d4:	68ec      	ldreq	r4, [r5, #12]
 800e8d6:	e7ca      	b.n	800e86e <__swbuf_r+0x1a>
 800e8d8:	4621      	mov	r1, r4
 800e8da:	4628      	mov	r0, r5
 800e8dc:	f000 f80c 	bl	800e8f8 <__swsetup_r>
 800e8e0:	2800      	cmp	r0, #0
 800e8e2:	d0cb      	beq.n	800e87c <__swbuf_r+0x28>
 800e8e4:	f04f 37ff 	mov.w	r7, #4294967295
 800e8e8:	e7ea      	b.n	800e8c0 <__swbuf_r+0x6c>
 800e8ea:	bf00      	nop
 800e8ec:	080177c8 	.word	0x080177c8
 800e8f0:	080177e8 	.word	0x080177e8
 800e8f4:	080177a8 	.word	0x080177a8

0800e8f8 <__swsetup_r>:
 800e8f8:	4b32      	ldr	r3, [pc, #200]	; (800e9c4 <__swsetup_r+0xcc>)
 800e8fa:	b570      	push	{r4, r5, r6, lr}
 800e8fc:	681d      	ldr	r5, [r3, #0]
 800e8fe:	4606      	mov	r6, r0
 800e900:	460c      	mov	r4, r1
 800e902:	b125      	cbz	r5, 800e90e <__swsetup_r+0x16>
 800e904:	69ab      	ldr	r3, [r5, #24]
 800e906:	b913      	cbnz	r3, 800e90e <__swsetup_r+0x16>
 800e908:	4628      	mov	r0, r5
 800e90a:	f000 ff91 	bl	800f830 <__sinit>
 800e90e:	4b2e      	ldr	r3, [pc, #184]	; (800e9c8 <__swsetup_r+0xd0>)
 800e910:	429c      	cmp	r4, r3
 800e912:	d10f      	bne.n	800e934 <__swsetup_r+0x3c>
 800e914:	686c      	ldr	r4, [r5, #4]
 800e916:	89a3      	ldrh	r3, [r4, #12]
 800e918:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e91c:	0719      	lsls	r1, r3, #28
 800e91e:	d42c      	bmi.n	800e97a <__swsetup_r+0x82>
 800e920:	06dd      	lsls	r5, r3, #27
 800e922:	d411      	bmi.n	800e948 <__swsetup_r+0x50>
 800e924:	2309      	movs	r3, #9
 800e926:	6033      	str	r3, [r6, #0]
 800e928:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e92c:	81a3      	strh	r3, [r4, #12]
 800e92e:	f04f 30ff 	mov.w	r0, #4294967295
 800e932:	e03e      	b.n	800e9b2 <__swsetup_r+0xba>
 800e934:	4b25      	ldr	r3, [pc, #148]	; (800e9cc <__swsetup_r+0xd4>)
 800e936:	429c      	cmp	r4, r3
 800e938:	d101      	bne.n	800e93e <__swsetup_r+0x46>
 800e93a:	68ac      	ldr	r4, [r5, #8]
 800e93c:	e7eb      	b.n	800e916 <__swsetup_r+0x1e>
 800e93e:	4b24      	ldr	r3, [pc, #144]	; (800e9d0 <__swsetup_r+0xd8>)
 800e940:	429c      	cmp	r4, r3
 800e942:	bf08      	it	eq
 800e944:	68ec      	ldreq	r4, [r5, #12]
 800e946:	e7e6      	b.n	800e916 <__swsetup_r+0x1e>
 800e948:	0758      	lsls	r0, r3, #29
 800e94a:	d512      	bpl.n	800e972 <__swsetup_r+0x7a>
 800e94c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e94e:	b141      	cbz	r1, 800e962 <__swsetup_r+0x6a>
 800e950:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e954:	4299      	cmp	r1, r3
 800e956:	d002      	beq.n	800e95e <__swsetup_r+0x66>
 800e958:	4630      	mov	r0, r6
 800e95a:	f7fd ff95 	bl	800c888 <_free_r>
 800e95e:	2300      	movs	r3, #0
 800e960:	6363      	str	r3, [r4, #52]	; 0x34
 800e962:	89a3      	ldrh	r3, [r4, #12]
 800e964:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e968:	81a3      	strh	r3, [r4, #12]
 800e96a:	2300      	movs	r3, #0
 800e96c:	6063      	str	r3, [r4, #4]
 800e96e:	6923      	ldr	r3, [r4, #16]
 800e970:	6023      	str	r3, [r4, #0]
 800e972:	89a3      	ldrh	r3, [r4, #12]
 800e974:	f043 0308 	orr.w	r3, r3, #8
 800e978:	81a3      	strh	r3, [r4, #12]
 800e97a:	6923      	ldr	r3, [r4, #16]
 800e97c:	b94b      	cbnz	r3, 800e992 <__swsetup_r+0x9a>
 800e97e:	89a3      	ldrh	r3, [r4, #12]
 800e980:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e984:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e988:	d003      	beq.n	800e992 <__swsetup_r+0x9a>
 800e98a:	4621      	mov	r1, r4
 800e98c:	4630      	mov	r0, r6
 800e98e:	f001 fb87 	bl	80100a0 <__smakebuf_r>
 800e992:	89a0      	ldrh	r0, [r4, #12]
 800e994:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e998:	f010 0301 	ands.w	r3, r0, #1
 800e99c:	d00a      	beq.n	800e9b4 <__swsetup_r+0xbc>
 800e99e:	2300      	movs	r3, #0
 800e9a0:	60a3      	str	r3, [r4, #8]
 800e9a2:	6963      	ldr	r3, [r4, #20]
 800e9a4:	425b      	negs	r3, r3
 800e9a6:	61a3      	str	r3, [r4, #24]
 800e9a8:	6923      	ldr	r3, [r4, #16]
 800e9aa:	b943      	cbnz	r3, 800e9be <__swsetup_r+0xc6>
 800e9ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e9b0:	d1ba      	bne.n	800e928 <__swsetup_r+0x30>
 800e9b2:	bd70      	pop	{r4, r5, r6, pc}
 800e9b4:	0781      	lsls	r1, r0, #30
 800e9b6:	bf58      	it	pl
 800e9b8:	6963      	ldrpl	r3, [r4, #20]
 800e9ba:	60a3      	str	r3, [r4, #8]
 800e9bc:	e7f4      	b.n	800e9a8 <__swsetup_r+0xb0>
 800e9be:	2000      	movs	r0, #0
 800e9c0:	e7f7      	b.n	800e9b2 <__swsetup_r+0xba>
 800e9c2:	bf00      	nop
 800e9c4:	240000dc 	.word	0x240000dc
 800e9c8:	080177c8 	.word	0x080177c8
 800e9cc:	080177e8 	.word	0x080177e8
 800e9d0:	080177a8 	.word	0x080177a8

0800e9d4 <abort>:
 800e9d4:	b508      	push	{r3, lr}
 800e9d6:	2006      	movs	r0, #6
 800e9d8:	f002 fa3e 	bl	8010e58 <raise>
 800e9dc:	2001      	movs	r0, #1
 800e9de:	f7f2 ffc5 	bl	800196c <_exit>

0800e9e2 <quorem>:
 800e9e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9e6:	6903      	ldr	r3, [r0, #16]
 800e9e8:	690c      	ldr	r4, [r1, #16]
 800e9ea:	42a3      	cmp	r3, r4
 800e9ec:	4607      	mov	r7, r0
 800e9ee:	f2c0 8081 	blt.w	800eaf4 <quorem+0x112>
 800e9f2:	3c01      	subs	r4, #1
 800e9f4:	f101 0814 	add.w	r8, r1, #20
 800e9f8:	f100 0514 	add.w	r5, r0, #20
 800e9fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ea00:	9301      	str	r3, [sp, #4]
 800ea02:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ea06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ea0a:	3301      	adds	r3, #1
 800ea0c:	429a      	cmp	r2, r3
 800ea0e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ea12:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ea16:	fbb2 f6f3 	udiv	r6, r2, r3
 800ea1a:	d331      	bcc.n	800ea80 <quorem+0x9e>
 800ea1c:	f04f 0e00 	mov.w	lr, #0
 800ea20:	4640      	mov	r0, r8
 800ea22:	46ac      	mov	ip, r5
 800ea24:	46f2      	mov	sl, lr
 800ea26:	f850 2b04 	ldr.w	r2, [r0], #4
 800ea2a:	b293      	uxth	r3, r2
 800ea2c:	fb06 e303 	mla	r3, r6, r3, lr
 800ea30:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ea34:	b29b      	uxth	r3, r3
 800ea36:	ebaa 0303 	sub.w	r3, sl, r3
 800ea3a:	0c12      	lsrs	r2, r2, #16
 800ea3c:	f8dc a000 	ldr.w	sl, [ip]
 800ea40:	fb06 e202 	mla	r2, r6, r2, lr
 800ea44:	fa13 f38a 	uxtah	r3, r3, sl
 800ea48:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ea4c:	fa1f fa82 	uxth.w	sl, r2
 800ea50:	f8dc 2000 	ldr.w	r2, [ip]
 800ea54:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ea58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ea5c:	b29b      	uxth	r3, r3
 800ea5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea62:	4581      	cmp	r9, r0
 800ea64:	f84c 3b04 	str.w	r3, [ip], #4
 800ea68:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ea6c:	d2db      	bcs.n	800ea26 <quorem+0x44>
 800ea6e:	f855 300b 	ldr.w	r3, [r5, fp]
 800ea72:	b92b      	cbnz	r3, 800ea80 <quorem+0x9e>
 800ea74:	9b01      	ldr	r3, [sp, #4]
 800ea76:	3b04      	subs	r3, #4
 800ea78:	429d      	cmp	r5, r3
 800ea7a:	461a      	mov	r2, r3
 800ea7c:	d32e      	bcc.n	800eadc <quorem+0xfa>
 800ea7e:	613c      	str	r4, [r7, #16]
 800ea80:	4638      	mov	r0, r7
 800ea82:	f001 fe33 	bl	80106ec <__mcmp>
 800ea86:	2800      	cmp	r0, #0
 800ea88:	db24      	blt.n	800ead4 <quorem+0xf2>
 800ea8a:	3601      	adds	r6, #1
 800ea8c:	4628      	mov	r0, r5
 800ea8e:	f04f 0c00 	mov.w	ip, #0
 800ea92:	f858 2b04 	ldr.w	r2, [r8], #4
 800ea96:	f8d0 e000 	ldr.w	lr, [r0]
 800ea9a:	b293      	uxth	r3, r2
 800ea9c:	ebac 0303 	sub.w	r3, ip, r3
 800eaa0:	0c12      	lsrs	r2, r2, #16
 800eaa2:	fa13 f38e 	uxtah	r3, r3, lr
 800eaa6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800eaaa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800eaae:	b29b      	uxth	r3, r3
 800eab0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eab4:	45c1      	cmp	r9, r8
 800eab6:	f840 3b04 	str.w	r3, [r0], #4
 800eaba:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800eabe:	d2e8      	bcs.n	800ea92 <quorem+0xb0>
 800eac0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eac4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eac8:	b922      	cbnz	r2, 800ead4 <quorem+0xf2>
 800eaca:	3b04      	subs	r3, #4
 800eacc:	429d      	cmp	r5, r3
 800eace:	461a      	mov	r2, r3
 800ead0:	d30a      	bcc.n	800eae8 <quorem+0x106>
 800ead2:	613c      	str	r4, [r7, #16]
 800ead4:	4630      	mov	r0, r6
 800ead6:	b003      	add	sp, #12
 800ead8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eadc:	6812      	ldr	r2, [r2, #0]
 800eade:	3b04      	subs	r3, #4
 800eae0:	2a00      	cmp	r2, #0
 800eae2:	d1cc      	bne.n	800ea7e <quorem+0x9c>
 800eae4:	3c01      	subs	r4, #1
 800eae6:	e7c7      	b.n	800ea78 <quorem+0x96>
 800eae8:	6812      	ldr	r2, [r2, #0]
 800eaea:	3b04      	subs	r3, #4
 800eaec:	2a00      	cmp	r2, #0
 800eaee:	d1f0      	bne.n	800ead2 <quorem+0xf0>
 800eaf0:	3c01      	subs	r4, #1
 800eaf2:	e7eb      	b.n	800eacc <quorem+0xea>
 800eaf4:	2000      	movs	r0, #0
 800eaf6:	e7ee      	b.n	800ead6 <quorem+0xf4>

0800eaf8 <_dtoa_r>:
 800eaf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eafc:	ec59 8b10 	vmov	r8, r9, d0
 800eb00:	b095      	sub	sp, #84	; 0x54
 800eb02:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800eb04:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800eb06:	9107      	str	r1, [sp, #28]
 800eb08:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800eb0c:	4606      	mov	r6, r0
 800eb0e:	9209      	str	r2, [sp, #36]	; 0x24
 800eb10:	9310      	str	r3, [sp, #64]	; 0x40
 800eb12:	b975      	cbnz	r5, 800eb32 <_dtoa_r+0x3a>
 800eb14:	2010      	movs	r0, #16
 800eb16:	f7fd fe77 	bl	800c808 <malloc>
 800eb1a:	4602      	mov	r2, r0
 800eb1c:	6270      	str	r0, [r6, #36]	; 0x24
 800eb1e:	b920      	cbnz	r0, 800eb2a <_dtoa_r+0x32>
 800eb20:	4bab      	ldr	r3, [pc, #684]	; (800edd0 <_dtoa_r+0x2d8>)
 800eb22:	21ea      	movs	r1, #234	; 0xea
 800eb24:	48ab      	ldr	r0, [pc, #684]	; (800edd4 <_dtoa_r+0x2dc>)
 800eb26:	f7fd fe15 	bl	800c754 <__assert_func>
 800eb2a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800eb2e:	6005      	str	r5, [r0, #0]
 800eb30:	60c5      	str	r5, [r0, #12]
 800eb32:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800eb34:	6819      	ldr	r1, [r3, #0]
 800eb36:	b151      	cbz	r1, 800eb4e <_dtoa_r+0x56>
 800eb38:	685a      	ldr	r2, [r3, #4]
 800eb3a:	604a      	str	r2, [r1, #4]
 800eb3c:	2301      	movs	r3, #1
 800eb3e:	4093      	lsls	r3, r2
 800eb40:	608b      	str	r3, [r1, #8]
 800eb42:	4630      	mov	r0, r6
 800eb44:	f001 fb4a 	bl	80101dc <_Bfree>
 800eb48:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800eb4a:	2200      	movs	r2, #0
 800eb4c:	601a      	str	r2, [r3, #0]
 800eb4e:	f1b9 0300 	subs.w	r3, r9, #0
 800eb52:	bfbb      	ittet	lt
 800eb54:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800eb58:	9303      	strlt	r3, [sp, #12]
 800eb5a:	2300      	movge	r3, #0
 800eb5c:	2201      	movlt	r2, #1
 800eb5e:	bfac      	ite	ge
 800eb60:	6023      	strge	r3, [r4, #0]
 800eb62:	6022      	strlt	r2, [r4, #0]
 800eb64:	4b9c      	ldr	r3, [pc, #624]	; (800edd8 <_dtoa_r+0x2e0>)
 800eb66:	9c03      	ldr	r4, [sp, #12]
 800eb68:	43a3      	bics	r3, r4
 800eb6a:	d11a      	bne.n	800eba2 <_dtoa_r+0xaa>
 800eb6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800eb6e:	f242 730f 	movw	r3, #9999	; 0x270f
 800eb72:	6013      	str	r3, [r2, #0]
 800eb74:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800eb78:	ea53 0308 	orrs.w	r3, r3, r8
 800eb7c:	f000 8512 	beq.w	800f5a4 <_dtoa_r+0xaac>
 800eb80:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800eb82:	b953      	cbnz	r3, 800eb9a <_dtoa_r+0xa2>
 800eb84:	4b95      	ldr	r3, [pc, #596]	; (800eddc <_dtoa_r+0x2e4>)
 800eb86:	e01f      	b.n	800ebc8 <_dtoa_r+0xd0>
 800eb88:	4b95      	ldr	r3, [pc, #596]	; (800ede0 <_dtoa_r+0x2e8>)
 800eb8a:	9300      	str	r3, [sp, #0]
 800eb8c:	3308      	adds	r3, #8
 800eb8e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800eb90:	6013      	str	r3, [r2, #0]
 800eb92:	9800      	ldr	r0, [sp, #0]
 800eb94:	b015      	add	sp, #84	; 0x54
 800eb96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb9a:	4b90      	ldr	r3, [pc, #576]	; (800eddc <_dtoa_r+0x2e4>)
 800eb9c:	9300      	str	r3, [sp, #0]
 800eb9e:	3303      	adds	r3, #3
 800eba0:	e7f5      	b.n	800eb8e <_dtoa_r+0x96>
 800eba2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eba6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ebaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebae:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800ebb2:	d10b      	bne.n	800ebcc <_dtoa_r+0xd4>
 800ebb4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ebb6:	2301      	movs	r3, #1
 800ebb8:	6013      	str	r3, [r2, #0]
 800ebba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	f000 84ee 	beq.w	800f59e <_dtoa_r+0xaa6>
 800ebc2:	4888      	ldr	r0, [pc, #544]	; (800ede4 <_dtoa_r+0x2ec>)
 800ebc4:	6018      	str	r0, [r3, #0]
 800ebc6:	1e43      	subs	r3, r0, #1
 800ebc8:	9300      	str	r3, [sp, #0]
 800ebca:	e7e2      	b.n	800eb92 <_dtoa_r+0x9a>
 800ebcc:	a913      	add	r1, sp, #76	; 0x4c
 800ebce:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800ebd2:	aa12      	add	r2, sp, #72	; 0x48
 800ebd4:	4630      	mov	r0, r6
 800ebd6:	f001 fea9 	bl	801092c <__d2b>
 800ebda:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800ebde:	4605      	mov	r5, r0
 800ebe0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ebe2:	2900      	cmp	r1, #0
 800ebe4:	d047      	beq.n	800ec76 <_dtoa_r+0x17e>
 800ebe6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800ebe8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ebec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ebf0:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800ebf4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ebf8:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800ebfc:	2400      	movs	r4, #0
 800ebfe:	ec43 2b16 	vmov	d6, r2, r3
 800ec02:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800ec06:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800edb8 <_dtoa_r+0x2c0>
 800ec0a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ec0e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800edc0 <_dtoa_r+0x2c8>
 800ec12:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ec16:	eeb0 7b46 	vmov.f64	d7, d6
 800ec1a:	ee06 1a90 	vmov	s13, r1
 800ec1e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800ec22:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800edc8 <_dtoa_r+0x2d0>
 800ec26:	eea5 7b06 	vfma.f64	d7, d5, d6
 800ec2a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ec2e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ec32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec36:	ee16 ba90 	vmov	fp, s13
 800ec3a:	9411      	str	r4, [sp, #68]	; 0x44
 800ec3c:	d508      	bpl.n	800ec50 <_dtoa_r+0x158>
 800ec3e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ec42:	eeb4 6b47 	vcmp.f64	d6, d7
 800ec46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec4a:	bf18      	it	ne
 800ec4c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800ec50:	f1bb 0f16 	cmp.w	fp, #22
 800ec54:	d832      	bhi.n	800ecbc <_dtoa_r+0x1c4>
 800ec56:	4b64      	ldr	r3, [pc, #400]	; (800ede8 <_dtoa_r+0x2f0>)
 800ec58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ec5c:	ed93 7b00 	vldr	d7, [r3]
 800ec60:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800ec64:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ec68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec6c:	d501      	bpl.n	800ec72 <_dtoa_r+0x17a>
 800ec6e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ec72:	2300      	movs	r3, #0
 800ec74:	e023      	b.n	800ecbe <_dtoa_r+0x1c6>
 800ec76:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ec78:	4401      	add	r1, r0
 800ec7a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800ec7e:	2b20      	cmp	r3, #32
 800ec80:	bfc3      	ittte	gt
 800ec82:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ec86:	fa04 f303 	lslgt.w	r3, r4, r3
 800ec8a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800ec8e:	f1c3 0320 	rsble	r3, r3, #32
 800ec92:	bfc6      	itte	gt
 800ec94:	fa28 f804 	lsrgt.w	r8, r8, r4
 800ec98:	ea43 0308 	orrgt.w	r3, r3, r8
 800ec9c:	fa08 f303 	lslle.w	r3, r8, r3
 800eca0:	ee07 3a90 	vmov	s15, r3
 800eca4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800eca8:	3901      	subs	r1, #1
 800ecaa:	ed8d 7b00 	vstr	d7, [sp]
 800ecae:	9c01      	ldr	r4, [sp, #4]
 800ecb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ecb4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800ecb8:	2401      	movs	r4, #1
 800ecba:	e7a0      	b.n	800ebfe <_dtoa_r+0x106>
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	930f      	str	r3, [sp, #60]	; 0x3c
 800ecc0:	1a43      	subs	r3, r0, r1
 800ecc2:	1e5a      	subs	r2, r3, #1
 800ecc4:	bf45      	ittet	mi
 800ecc6:	f1c3 0301 	rsbmi	r3, r3, #1
 800ecca:	9305      	strmi	r3, [sp, #20]
 800eccc:	2300      	movpl	r3, #0
 800ecce:	2300      	movmi	r3, #0
 800ecd0:	9206      	str	r2, [sp, #24]
 800ecd2:	bf54      	ite	pl
 800ecd4:	9305      	strpl	r3, [sp, #20]
 800ecd6:	9306      	strmi	r3, [sp, #24]
 800ecd8:	f1bb 0f00 	cmp.w	fp, #0
 800ecdc:	db18      	blt.n	800ed10 <_dtoa_r+0x218>
 800ecde:	9b06      	ldr	r3, [sp, #24]
 800ece0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800ece4:	445b      	add	r3, fp
 800ece6:	9306      	str	r3, [sp, #24]
 800ece8:	2300      	movs	r3, #0
 800ecea:	9a07      	ldr	r2, [sp, #28]
 800ecec:	2a09      	cmp	r2, #9
 800ecee:	d849      	bhi.n	800ed84 <_dtoa_r+0x28c>
 800ecf0:	2a05      	cmp	r2, #5
 800ecf2:	bfc4      	itt	gt
 800ecf4:	3a04      	subgt	r2, #4
 800ecf6:	9207      	strgt	r2, [sp, #28]
 800ecf8:	9a07      	ldr	r2, [sp, #28]
 800ecfa:	f1a2 0202 	sub.w	r2, r2, #2
 800ecfe:	bfcc      	ite	gt
 800ed00:	2400      	movgt	r4, #0
 800ed02:	2401      	movle	r4, #1
 800ed04:	2a03      	cmp	r2, #3
 800ed06:	d848      	bhi.n	800ed9a <_dtoa_r+0x2a2>
 800ed08:	e8df f002 	tbb	[pc, r2]
 800ed0c:	3a2c2e0b 	.word	0x3a2c2e0b
 800ed10:	9b05      	ldr	r3, [sp, #20]
 800ed12:	2200      	movs	r2, #0
 800ed14:	eba3 030b 	sub.w	r3, r3, fp
 800ed18:	9305      	str	r3, [sp, #20]
 800ed1a:	920e      	str	r2, [sp, #56]	; 0x38
 800ed1c:	f1cb 0300 	rsb	r3, fp, #0
 800ed20:	e7e3      	b.n	800ecea <_dtoa_r+0x1f2>
 800ed22:	2200      	movs	r2, #0
 800ed24:	9208      	str	r2, [sp, #32]
 800ed26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ed28:	2a00      	cmp	r2, #0
 800ed2a:	dc39      	bgt.n	800eda0 <_dtoa_r+0x2a8>
 800ed2c:	f04f 0a01 	mov.w	sl, #1
 800ed30:	46d1      	mov	r9, sl
 800ed32:	4652      	mov	r2, sl
 800ed34:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800ed38:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800ed3a:	2100      	movs	r1, #0
 800ed3c:	6079      	str	r1, [r7, #4]
 800ed3e:	2004      	movs	r0, #4
 800ed40:	f100 0c14 	add.w	ip, r0, #20
 800ed44:	4594      	cmp	ip, r2
 800ed46:	6879      	ldr	r1, [r7, #4]
 800ed48:	d92f      	bls.n	800edaa <_dtoa_r+0x2b2>
 800ed4a:	4630      	mov	r0, r6
 800ed4c:	930c      	str	r3, [sp, #48]	; 0x30
 800ed4e:	f001 fa05 	bl	801015c <_Balloc>
 800ed52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ed54:	9000      	str	r0, [sp, #0]
 800ed56:	4602      	mov	r2, r0
 800ed58:	2800      	cmp	r0, #0
 800ed5a:	d149      	bne.n	800edf0 <_dtoa_r+0x2f8>
 800ed5c:	4b23      	ldr	r3, [pc, #140]	; (800edec <_dtoa_r+0x2f4>)
 800ed5e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ed62:	e6df      	b.n	800eb24 <_dtoa_r+0x2c>
 800ed64:	2201      	movs	r2, #1
 800ed66:	e7dd      	b.n	800ed24 <_dtoa_r+0x22c>
 800ed68:	2200      	movs	r2, #0
 800ed6a:	9208      	str	r2, [sp, #32]
 800ed6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ed6e:	eb0b 0a02 	add.w	sl, fp, r2
 800ed72:	f10a 0901 	add.w	r9, sl, #1
 800ed76:	464a      	mov	r2, r9
 800ed78:	2a01      	cmp	r2, #1
 800ed7a:	bfb8      	it	lt
 800ed7c:	2201      	movlt	r2, #1
 800ed7e:	e7db      	b.n	800ed38 <_dtoa_r+0x240>
 800ed80:	2201      	movs	r2, #1
 800ed82:	e7f2      	b.n	800ed6a <_dtoa_r+0x272>
 800ed84:	2401      	movs	r4, #1
 800ed86:	2200      	movs	r2, #0
 800ed88:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800ed8c:	f04f 3aff 	mov.w	sl, #4294967295
 800ed90:	2100      	movs	r1, #0
 800ed92:	46d1      	mov	r9, sl
 800ed94:	2212      	movs	r2, #18
 800ed96:	9109      	str	r1, [sp, #36]	; 0x24
 800ed98:	e7ce      	b.n	800ed38 <_dtoa_r+0x240>
 800ed9a:	2201      	movs	r2, #1
 800ed9c:	9208      	str	r2, [sp, #32]
 800ed9e:	e7f5      	b.n	800ed8c <_dtoa_r+0x294>
 800eda0:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800eda4:	46d1      	mov	r9, sl
 800eda6:	4652      	mov	r2, sl
 800eda8:	e7c6      	b.n	800ed38 <_dtoa_r+0x240>
 800edaa:	3101      	adds	r1, #1
 800edac:	6079      	str	r1, [r7, #4]
 800edae:	0040      	lsls	r0, r0, #1
 800edb0:	e7c6      	b.n	800ed40 <_dtoa_r+0x248>
 800edb2:	bf00      	nop
 800edb4:	f3af 8000 	nop.w
 800edb8:	636f4361 	.word	0x636f4361
 800edbc:	3fd287a7 	.word	0x3fd287a7
 800edc0:	8b60c8b3 	.word	0x8b60c8b3
 800edc4:	3fc68a28 	.word	0x3fc68a28
 800edc8:	509f79fb 	.word	0x509f79fb
 800edcc:	3fd34413 	.word	0x3fd34413
 800edd0:	0801771e 	.word	0x0801771e
 800edd4:	08017735 	.word	0x08017735
 800edd8:	7ff00000 	.word	0x7ff00000
 800eddc:	0801771a 	.word	0x0801771a
 800ede0:	08017711 	.word	0x08017711
 800ede4:	08017596 	.word	0x08017596
 800ede8:	08017910 	.word	0x08017910
 800edec:	08017794 	.word	0x08017794
 800edf0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800edf2:	9900      	ldr	r1, [sp, #0]
 800edf4:	6011      	str	r1, [r2, #0]
 800edf6:	f1b9 0f0e 	cmp.w	r9, #14
 800edfa:	d872      	bhi.n	800eee2 <_dtoa_r+0x3ea>
 800edfc:	2c00      	cmp	r4, #0
 800edfe:	d070      	beq.n	800eee2 <_dtoa_r+0x3ea>
 800ee00:	f1bb 0f00 	cmp.w	fp, #0
 800ee04:	f340 80a6 	ble.w	800ef54 <_dtoa_r+0x45c>
 800ee08:	49ca      	ldr	r1, [pc, #808]	; (800f134 <_dtoa_r+0x63c>)
 800ee0a:	f00b 020f 	and.w	r2, fp, #15
 800ee0e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800ee12:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ee16:	ed92 7b00 	vldr	d7, [r2]
 800ee1a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800ee1e:	f000 808d 	beq.w	800ef3c <_dtoa_r+0x444>
 800ee22:	4ac5      	ldr	r2, [pc, #788]	; (800f138 <_dtoa_r+0x640>)
 800ee24:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800ee28:	ed92 6b08 	vldr	d6, [r2, #32]
 800ee2c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800ee30:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ee34:	f001 010f 	and.w	r1, r1, #15
 800ee38:	2203      	movs	r2, #3
 800ee3a:	48bf      	ldr	r0, [pc, #764]	; (800f138 <_dtoa_r+0x640>)
 800ee3c:	2900      	cmp	r1, #0
 800ee3e:	d17f      	bne.n	800ef40 <_dtoa_r+0x448>
 800ee40:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ee44:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ee48:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ee4c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ee4e:	2900      	cmp	r1, #0
 800ee50:	f000 80b2 	beq.w	800efb8 <_dtoa_r+0x4c0>
 800ee54:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800ee58:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ee5c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ee60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee64:	f140 80a8 	bpl.w	800efb8 <_dtoa_r+0x4c0>
 800ee68:	f1b9 0f00 	cmp.w	r9, #0
 800ee6c:	f000 80a4 	beq.w	800efb8 <_dtoa_r+0x4c0>
 800ee70:	f1ba 0f00 	cmp.w	sl, #0
 800ee74:	dd31      	ble.n	800eeda <_dtoa_r+0x3e2>
 800ee76:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800ee7a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ee7e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ee82:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ee86:	3201      	adds	r2, #1
 800ee88:	4650      	mov	r0, sl
 800ee8a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ee8e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800ee92:	ee07 2a90 	vmov	s15, r2
 800ee96:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ee9a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800ee9e:	ed8d 5b02 	vstr	d5, [sp, #8]
 800eea2:	9c03      	ldr	r4, [sp, #12]
 800eea4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800eea8:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800eeac:	2800      	cmp	r0, #0
 800eeae:	f040 8086 	bne.w	800efbe <_dtoa_r+0x4c6>
 800eeb2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800eeb6:	ee36 6b47 	vsub.f64	d6, d6, d7
 800eeba:	ec42 1b17 	vmov	d7, r1, r2
 800eebe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800eec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eec6:	f300 8272 	bgt.w	800f3ae <_dtoa_r+0x8b6>
 800eeca:	eeb1 7b47 	vneg.f64	d7, d7
 800eece:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800eed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eed6:	f100 8267 	bmi.w	800f3a8 <_dtoa_r+0x8b0>
 800eeda:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800eede:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800eee2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800eee4:	2a00      	cmp	r2, #0
 800eee6:	f2c0 8129 	blt.w	800f13c <_dtoa_r+0x644>
 800eeea:	f1bb 0f0e 	cmp.w	fp, #14
 800eeee:	f300 8125 	bgt.w	800f13c <_dtoa_r+0x644>
 800eef2:	4b90      	ldr	r3, [pc, #576]	; (800f134 <_dtoa_r+0x63c>)
 800eef4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800eef8:	ed93 6b00 	vldr	d6, [r3]
 800eefc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	f280 80c3 	bge.w	800f08a <_dtoa_r+0x592>
 800ef04:	f1b9 0f00 	cmp.w	r9, #0
 800ef08:	f300 80bf 	bgt.w	800f08a <_dtoa_r+0x592>
 800ef0c:	f040 824c 	bne.w	800f3a8 <_dtoa_r+0x8b0>
 800ef10:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800ef14:	ee26 6b07 	vmul.f64	d6, d6, d7
 800ef18:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ef1c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ef20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef24:	464c      	mov	r4, r9
 800ef26:	464f      	mov	r7, r9
 800ef28:	f280 8222 	bge.w	800f370 <_dtoa_r+0x878>
 800ef2c:	f8dd 8000 	ldr.w	r8, [sp]
 800ef30:	2331      	movs	r3, #49	; 0x31
 800ef32:	f808 3b01 	strb.w	r3, [r8], #1
 800ef36:	f10b 0b01 	add.w	fp, fp, #1
 800ef3a:	e21e      	b.n	800f37a <_dtoa_r+0x882>
 800ef3c:	2202      	movs	r2, #2
 800ef3e:	e77c      	b.n	800ee3a <_dtoa_r+0x342>
 800ef40:	07cc      	lsls	r4, r1, #31
 800ef42:	d504      	bpl.n	800ef4e <_dtoa_r+0x456>
 800ef44:	ed90 6b00 	vldr	d6, [r0]
 800ef48:	3201      	adds	r2, #1
 800ef4a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ef4e:	1049      	asrs	r1, r1, #1
 800ef50:	3008      	adds	r0, #8
 800ef52:	e773      	b.n	800ee3c <_dtoa_r+0x344>
 800ef54:	d02e      	beq.n	800efb4 <_dtoa_r+0x4bc>
 800ef56:	f1cb 0100 	rsb	r1, fp, #0
 800ef5a:	4a76      	ldr	r2, [pc, #472]	; (800f134 <_dtoa_r+0x63c>)
 800ef5c:	f001 000f 	and.w	r0, r1, #15
 800ef60:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800ef64:	ed92 7b00 	vldr	d7, [r2]
 800ef68:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800ef6c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ef70:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800ef74:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800ef78:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800ef7c:	486e      	ldr	r0, [pc, #440]	; (800f138 <_dtoa_r+0x640>)
 800ef7e:	1109      	asrs	r1, r1, #4
 800ef80:	2400      	movs	r4, #0
 800ef82:	2202      	movs	r2, #2
 800ef84:	b939      	cbnz	r1, 800ef96 <_dtoa_r+0x49e>
 800ef86:	2c00      	cmp	r4, #0
 800ef88:	f43f af60 	beq.w	800ee4c <_dtoa_r+0x354>
 800ef8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ef90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ef94:	e75a      	b.n	800ee4c <_dtoa_r+0x354>
 800ef96:	07cf      	lsls	r7, r1, #31
 800ef98:	d509      	bpl.n	800efae <_dtoa_r+0x4b6>
 800ef9a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800ef9e:	ed90 7b00 	vldr	d7, [r0]
 800efa2:	ee26 7b07 	vmul.f64	d7, d6, d7
 800efa6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800efaa:	3201      	adds	r2, #1
 800efac:	2401      	movs	r4, #1
 800efae:	1049      	asrs	r1, r1, #1
 800efb0:	3008      	adds	r0, #8
 800efb2:	e7e7      	b.n	800ef84 <_dtoa_r+0x48c>
 800efb4:	2202      	movs	r2, #2
 800efb6:	e749      	b.n	800ee4c <_dtoa_r+0x354>
 800efb8:	465f      	mov	r7, fp
 800efba:	4648      	mov	r0, r9
 800efbc:	e765      	b.n	800ee8a <_dtoa_r+0x392>
 800efbe:	ec42 1b17 	vmov	d7, r1, r2
 800efc2:	4a5c      	ldr	r2, [pc, #368]	; (800f134 <_dtoa_r+0x63c>)
 800efc4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800efc8:	ed12 4b02 	vldr	d4, [r2, #-8]
 800efcc:	9a00      	ldr	r2, [sp, #0]
 800efce:	1814      	adds	r4, r2, r0
 800efd0:	9a08      	ldr	r2, [sp, #32]
 800efd2:	b352      	cbz	r2, 800f02a <_dtoa_r+0x532>
 800efd4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800efd8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800efdc:	f8dd 8000 	ldr.w	r8, [sp]
 800efe0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800efe4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800efe8:	ee35 7b47 	vsub.f64	d7, d5, d7
 800efec:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800eff0:	ee14 2a90 	vmov	r2, s9
 800eff4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800eff8:	3230      	adds	r2, #48	; 0x30
 800effa:	ee36 6b45 	vsub.f64	d6, d6, d5
 800effe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f006:	f808 2b01 	strb.w	r2, [r8], #1
 800f00a:	d439      	bmi.n	800f080 <_dtoa_r+0x588>
 800f00c:	ee32 5b46 	vsub.f64	d5, d2, d6
 800f010:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800f014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f018:	d472      	bmi.n	800f100 <_dtoa_r+0x608>
 800f01a:	45a0      	cmp	r8, r4
 800f01c:	f43f af5d 	beq.w	800eeda <_dtoa_r+0x3e2>
 800f020:	ee27 7b03 	vmul.f64	d7, d7, d3
 800f024:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f028:	e7e0      	b.n	800efec <_dtoa_r+0x4f4>
 800f02a:	f8dd 8000 	ldr.w	r8, [sp]
 800f02e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f032:	4621      	mov	r1, r4
 800f034:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800f038:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f03c:	ee14 2a90 	vmov	r2, s9
 800f040:	3230      	adds	r2, #48	; 0x30
 800f042:	f808 2b01 	strb.w	r2, [r8], #1
 800f046:	45a0      	cmp	r8, r4
 800f048:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f04c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f050:	d118      	bne.n	800f084 <_dtoa_r+0x58c>
 800f052:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800f056:	ee37 4b05 	vadd.f64	d4, d7, d5
 800f05a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800f05e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f062:	dc4d      	bgt.n	800f100 <_dtoa_r+0x608>
 800f064:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f068:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f06c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f070:	f57f af33 	bpl.w	800eeda <_dtoa_r+0x3e2>
 800f074:	4688      	mov	r8, r1
 800f076:	3901      	subs	r1, #1
 800f078:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800f07c:	2b30      	cmp	r3, #48	; 0x30
 800f07e:	d0f9      	beq.n	800f074 <_dtoa_r+0x57c>
 800f080:	46bb      	mov	fp, r7
 800f082:	e02a      	b.n	800f0da <_dtoa_r+0x5e2>
 800f084:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f088:	e7d6      	b.n	800f038 <_dtoa_r+0x540>
 800f08a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f08e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800f092:	f8dd 8000 	ldr.w	r8, [sp]
 800f096:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800f09a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800f09e:	ee15 3a10 	vmov	r3, s10
 800f0a2:	3330      	adds	r3, #48	; 0x30
 800f0a4:	f808 3b01 	strb.w	r3, [r8], #1
 800f0a8:	9b00      	ldr	r3, [sp, #0]
 800f0aa:	eba8 0303 	sub.w	r3, r8, r3
 800f0ae:	4599      	cmp	r9, r3
 800f0b0:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800f0b4:	eea3 7b46 	vfms.f64	d7, d3, d6
 800f0b8:	d133      	bne.n	800f122 <_dtoa_r+0x62a>
 800f0ba:	ee37 7b07 	vadd.f64	d7, d7, d7
 800f0be:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f0c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0c6:	dc1a      	bgt.n	800f0fe <_dtoa_r+0x606>
 800f0c8:	eeb4 7b46 	vcmp.f64	d7, d6
 800f0cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0d0:	d103      	bne.n	800f0da <_dtoa_r+0x5e2>
 800f0d2:	ee15 3a10 	vmov	r3, s10
 800f0d6:	07d9      	lsls	r1, r3, #31
 800f0d8:	d411      	bmi.n	800f0fe <_dtoa_r+0x606>
 800f0da:	4629      	mov	r1, r5
 800f0dc:	4630      	mov	r0, r6
 800f0de:	f001 f87d 	bl	80101dc <_Bfree>
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f0e6:	f888 3000 	strb.w	r3, [r8]
 800f0ea:	f10b 0301 	add.w	r3, fp, #1
 800f0ee:	6013      	str	r3, [r2, #0]
 800f0f0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	f43f ad4d 	beq.w	800eb92 <_dtoa_r+0x9a>
 800f0f8:	f8c3 8000 	str.w	r8, [r3]
 800f0fc:	e549      	b.n	800eb92 <_dtoa_r+0x9a>
 800f0fe:	465f      	mov	r7, fp
 800f100:	4643      	mov	r3, r8
 800f102:	4698      	mov	r8, r3
 800f104:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f108:	2a39      	cmp	r2, #57	; 0x39
 800f10a:	d106      	bne.n	800f11a <_dtoa_r+0x622>
 800f10c:	9a00      	ldr	r2, [sp, #0]
 800f10e:	429a      	cmp	r2, r3
 800f110:	d1f7      	bne.n	800f102 <_dtoa_r+0x60a>
 800f112:	9900      	ldr	r1, [sp, #0]
 800f114:	2230      	movs	r2, #48	; 0x30
 800f116:	3701      	adds	r7, #1
 800f118:	700a      	strb	r2, [r1, #0]
 800f11a:	781a      	ldrb	r2, [r3, #0]
 800f11c:	3201      	adds	r2, #1
 800f11e:	701a      	strb	r2, [r3, #0]
 800f120:	e7ae      	b.n	800f080 <_dtoa_r+0x588>
 800f122:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f126:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f12a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f12e:	d1b2      	bne.n	800f096 <_dtoa_r+0x59e>
 800f130:	e7d3      	b.n	800f0da <_dtoa_r+0x5e2>
 800f132:	bf00      	nop
 800f134:	08017910 	.word	0x08017910
 800f138:	080178e8 	.word	0x080178e8
 800f13c:	9908      	ldr	r1, [sp, #32]
 800f13e:	2900      	cmp	r1, #0
 800f140:	f000 80d1 	beq.w	800f2e6 <_dtoa_r+0x7ee>
 800f144:	9907      	ldr	r1, [sp, #28]
 800f146:	2901      	cmp	r1, #1
 800f148:	f300 80b4 	bgt.w	800f2b4 <_dtoa_r+0x7bc>
 800f14c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f14e:	2900      	cmp	r1, #0
 800f150:	f000 80ac 	beq.w	800f2ac <_dtoa_r+0x7b4>
 800f154:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f158:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f15c:	461c      	mov	r4, r3
 800f15e:	930a      	str	r3, [sp, #40]	; 0x28
 800f160:	9b05      	ldr	r3, [sp, #20]
 800f162:	4413      	add	r3, r2
 800f164:	9305      	str	r3, [sp, #20]
 800f166:	9b06      	ldr	r3, [sp, #24]
 800f168:	2101      	movs	r1, #1
 800f16a:	4413      	add	r3, r2
 800f16c:	4630      	mov	r0, r6
 800f16e:	9306      	str	r3, [sp, #24]
 800f170:	f001 f93a 	bl	80103e8 <__i2b>
 800f174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f176:	4607      	mov	r7, r0
 800f178:	f1b8 0f00 	cmp.w	r8, #0
 800f17c:	dd0d      	ble.n	800f19a <_dtoa_r+0x6a2>
 800f17e:	9a06      	ldr	r2, [sp, #24]
 800f180:	2a00      	cmp	r2, #0
 800f182:	dd0a      	ble.n	800f19a <_dtoa_r+0x6a2>
 800f184:	4542      	cmp	r2, r8
 800f186:	9905      	ldr	r1, [sp, #20]
 800f188:	bfa8      	it	ge
 800f18a:	4642      	movge	r2, r8
 800f18c:	1a89      	subs	r1, r1, r2
 800f18e:	9105      	str	r1, [sp, #20]
 800f190:	9906      	ldr	r1, [sp, #24]
 800f192:	eba8 0802 	sub.w	r8, r8, r2
 800f196:	1a8a      	subs	r2, r1, r2
 800f198:	9206      	str	r2, [sp, #24]
 800f19a:	b303      	cbz	r3, 800f1de <_dtoa_r+0x6e6>
 800f19c:	9a08      	ldr	r2, [sp, #32]
 800f19e:	2a00      	cmp	r2, #0
 800f1a0:	f000 80a6 	beq.w	800f2f0 <_dtoa_r+0x7f8>
 800f1a4:	2c00      	cmp	r4, #0
 800f1a6:	dd13      	ble.n	800f1d0 <_dtoa_r+0x6d8>
 800f1a8:	4639      	mov	r1, r7
 800f1aa:	4622      	mov	r2, r4
 800f1ac:	4630      	mov	r0, r6
 800f1ae:	930c      	str	r3, [sp, #48]	; 0x30
 800f1b0:	f001 f9d6 	bl	8010560 <__pow5mult>
 800f1b4:	462a      	mov	r2, r5
 800f1b6:	4601      	mov	r1, r0
 800f1b8:	4607      	mov	r7, r0
 800f1ba:	4630      	mov	r0, r6
 800f1bc:	f001 f92a 	bl	8010414 <__multiply>
 800f1c0:	4629      	mov	r1, r5
 800f1c2:	900a      	str	r0, [sp, #40]	; 0x28
 800f1c4:	4630      	mov	r0, r6
 800f1c6:	f001 f809 	bl	80101dc <_Bfree>
 800f1ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f1cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f1ce:	4615      	mov	r5, r2
 800f1d0:	1b1a      	subs	r2, r3, r4
 800f1d2:	d004      	beq.n	800f1de <_dtoa_r+0x6e6>
 800f1d4:	4629      	mov	r1, r5
 800f1d6:	4630      	mov	r0, r6
 800f1d8:	f001 f9c2 	bl	8010560 <__pow5mult>
 800f1dc:	4605      	mov	r5, r0
 800f1de:	2101      	movs	r1, #1
 800f1e0:	4630      	mov	r0, r6
 800f1e2:	f001 f901 	bl	80103e8 <__i2b>
 800f1e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	4604      	mov	r4, r0
 800f1ec:	f340 8082 	ble.w	800f2f4 <_dtoa_r+0x7fc>
 800f1f0:	461a      	mov	r2, r3
 800f1f2:	4601      	mov	r1, r0
 800f1f4:	4630      	mov	r0, r6
 800f1f6:	f001 f9b3 	bl	8010560 <__pow5mult>
 800f1fa:	9b07      	ldr	r3, [sp, #28]
 800f1fc:	2b01      	cmp	r3, #1
 800f1fe:	4604      	mov	r4, r0
 800f200:	dd7b      	ble.n	800f2fa <_dtoa_r+0x802>
 800f202:	2300      	movs	r3, #0
 800f204:	930a      	str	r3, [sp, #40]	; 0x28
 800f206:	6922      	ldr	r2, [r4, #16]
 800f208:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f20c:	6910      	ldr	r0, [r2, #16]
 800f20e:	f001 f89b 	bl	8010348 <__hi0bits>
 800f212:	f1c0 0020 	rsb	r0, r0, #32
 800f216:	9b06      	ldr	r3, [sp, #24]
 800f218:	4418      	add	r0, r3
 800f21a:	f010 001f 	ands.w	r0, r0, #31
 800f21e:	f000 808d 	beq.w	800f33c <_dtoa_r+0x844>
 800f222:	f1c0 0220 	rsb	r2, r0, #32
 800f226:	2a04      	cmp	r2, #4
 800f228:	f340 8086 	ble.w	800f338 <_dtoa_r+0x840>
 800f22c:	f1c0 001c 	rsb	r0, r0, #28
 800f230:	9b05      	ldr	r3, [sp, #20]
 800f232:	4403      	add	r3, r0
 800f234:	9305      	str	r3, [sp, #20]
 800f236:	9b06      	ldr	r3, [sp, #24]
 800f238:	4403      	add	r3, r0
 800f23a:	4480      	add	r8, r0
 800f23c:	9306      	str	r3, [sp, #24]
 800f23e:	9b05      	ldr	r3, [sp, #20]
 800f240:	2b00      	cmp	r3, #0
 800f242:	dd05      	ble.n	800f250 <_dtoa_r+0x758>
 800f244:	4629      	mov	r1, r5
 800f246:	461a      	mov	r2, r3
 800f248:	4630      	mov	r0, r6
 800f24a:	f001 f9e3 	bl	8010614 <__lshift>
 800f24e:	4605      	mov	r5, r0
 800f250:	9b06      	ldr	r3, [sp, #24]
 800f252:	2b00      	cmp	r3, #0
 800f254:	dd05      	ble.n	800f262 <_dtoa_r+0x76a>
 800f256:	4621      	mov	r1, r4
 800f258:	461a      	mov	r2, r3
 800f25a:	4630      	mov	r0, r6
 800f25c:	f001 f9da 	bl	8010614 <__lshift>
 800f260:	4604      	mov	r4, r0
 800f262:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f264:	2b00      	cmp	r3, #0
 800f266:	d06b      	beq.n	800f340 <_dtoa_r+0x848>
 800f268:	4621      	mov	r1, r4
 800f26a:	4628      	mov	r0, r5
 800f26c:	f001 fa3e 	bl	80106ec <__mcmp>
 800f270:	2800      	cmp	r0, #0
 800f272:	da65      	bge.n	800f340 <_dtoa_r+0x848>
 800f274:	2300      	movs	r3, #0
 800f276:	4629      	mov	r1, r5
 800f278:	220a      	movs	r2, #10
 800f27a:	4630      	mov	r0, r6
 800f27c:	f000 ffd0 	bl	8010220 <__multadd>
 800f280:	9b08      	ldr	r3, [sp, #32]
 800f282:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f286:	4605      	mov	r5, r0
 800f288:	2b00      	cmp	r3, #0
 800f28a:	f000 8192 	beq.w	800f5b2 <_dtoa_r+0xaba>
 800f28e:	4639      	mov	r1, r7
 800f290:	2300      	movs	r3, #0
 800f292:	220a      	movs	r2, #10
 800f294:	4630      	mov	r0, r6
 800f296:	f000 ffc3 	bl	8010220 <__multadd>
 800f29a:	f1ba 0f00 	cmp.w	sl, #0
 800f29e:	4607      	mov	r7, r0
 800f2a0:	f300 808e 	bgt.w	800f3c0 <_dtoa_r+0x8c8>
 800f2a4:	9b07      	ldr	r3, [sp, #28]
 800f2a6:	2b02      	cmp	r3, #2
 800f2a8:	dc51      	bgt.n	800f34e <_dtoa_r+0x856>
 800f2aa:	e089      	b.n	800f3c0 <_dtoa_r+0x8c8>
 800f2ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f2ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f2b2:	e751      	b.n	800f158 <_dtoa_r+0x660>
 800f2b4:	f109 34ff 	add.w	r4, r9, #4294967295
 800f2b8:	42a3      	cmp	r3, r4
 800f2ba:	bfbf      	itttt	lt
 800f2bc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800f2be:	1ae3      	sublt	r3, r4, r3
 800f2c0:	18d2      	addlt	r2, r2, r3
 800f2c2:	4613      	movlt	r3, r2
 800f2c4:	bfb7      	itett	lt
 800f2c6:	930e      	strlt	r3, [sp, #56]	; 0x38
 800f2c8:	1b1c      	subge	r4, r3, r4
 800f2ca:	4623      	movlt	r3, r4
 800f2cc:	2400      	movlt	r4, #0
 800f2ce:	f1b9 0f00 	cmp.w	r9, #0
 800f2d2:	bfb5      	itete	lt
 800f2d4:	9a05      	ldrlt	r2, [sp, #20]
 800f2d6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800f2da:	eba2 0809 	sublt.w	r8, r2, r9
 800f2de:	464a      	movge	r2, r9
 800f2e0:	bfb8      	it	lt
 800f2e2:	2200      	movlt	r2, #0
 800f2e4:	e73b      	b.n	800f15e <_dtoa_r+0x666>
 800f2e6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f2ea:	9f08      	ldr	r7, [sp, #32]
 800f2ec:	461c      	mov	r4, r3
 800f2ee:	e743      	b.n	800f178 <_dtoa_r+0x680>
 800f2f0:	461a      	mov	r2, r3
 800f2f2:	e76f      	b.n	800f1d4 <_dtoa_r+0x6dc>
 800f2f4:	9b07      	ldr	r3, [sp, #28]
 800f2f6:	2b01      	cmp	r3, #1
 800f2f8:	dc18      	bgt.n	800f32c <_dtoa_r+0x834>
 800f2fa:	9b02      	ldr	r3, [sp, #8]
 800f2fc:	b9b3      	cbnz	r3, 800f32c <_dtoa_r+0x834>
 800f2fe:	9b03      	ldr	r3, [sp, #12]
 800f300:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800f304:	b9a2      	cbnz	r2, 800f330 <_dtoa_r+0x838>
 800f306:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800f30a:	0d12      	lsrs	r2, r2, #20
 800f30c:	0512      	lsls	r2, r2, #20
 800f30e:	b18a      	cbz	r2, 800f334 <_dtoa_r+0x83c>
 800f310:	9b05      	ldr	r3, [sp, #20]
 800f312:	3301      	adds	r3, #1
 800f314:	9305      	str	r3, [sp, #20]
 800f316:	9b06      	ldr	r3, [sp, #24]
 800f318:	3301      	adds	r3, #1
 800f31a:	9306      	str	r3, [sp, #24]
 800f31c:	2301      	movs	r3, #1
 800f31e:	930a      	str	r3, [sp, #40]	; 0x28
 800f320:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f322:	2b00      	cmp	r3, #0
 800f324:	f47f af6f 	bne.w	800f206 <_dtoa_r+0x70e>
 800f328:	2001      	movs	r0, #1
 800f32a:	e774      	b.n	800f216 <_dtoa_r+0x71e>
 800f32c:	2300      	movs	r3, #0
 800f32e:	e7f6      	b.n	800f31e <_dtoa_r+0x826>
 800f330:	9b02      	ldr	r3, [sp, #8]
 800f332:	e7f4      	b.n	800f31e <_dtoa_r+0x826>
 800f334:	920a      	str	r2, [sp, #40]	; 0x28
 800f336:	e7f3      	b.n	800f320 <_dtoa_r+0x828>
 800f338:	d081      	beq.n	800f23e <_dtoa_r+0x746>
 800f33a:	4610      	mov	r0, r2
 800f33c:	301c      	adds	r0, #28
 800f33e:	e777      	b.n	800f230 <_dtoa_r+0x738>
 800f340:	f1b9 0f00 	cmp.w	r9, #0
 800f344:	dc37      	bgt.n	800f3b6 <_dtoa_r+0x8be>
 800f346:	9b07      	ldr	r3, [sp, #28]
 800f348:	2b02      	cmp	r3, #2
 800f34a:	dd34      	ble.n	800f3b6 <_dtoa_r+0x8be>
 800f34c:	46ca      	mov	sl, r9
 800f34e:	f1ba 0f00 	cmp.w	sl, #0
 800f352:	d10d      	bne.n	800f370 <_dtoa_r+0x878>
 800f354:	4621      	mov	r1, r4
 800f356:	4653      	mov	r3, sl
 800f358:	2205      	movs	r2, #5
 800f35a:	4630      	mov	r0, r6
 800f35c:	f000 ff60 	bl	8010220 <__multadd>
 800f360:	4601      	mov	r1, r0
 800f362:	4604      	mov	r4, r0
 800f364:	4628      	mov	r0, r5
 800f366:	f001 f9c1 	bl	80106ec <__mcmp>
 800f36a:	2800      	cmp	r0, #0
 800f36c:	f73f adde 	bgt.w	800ef2c <_dtoa_r+0x434>
 800f370:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f372:	f8dd 8000 	ldr.w	r8, [sp]
 800f376:	ea6f 0b03 	mvn.w	fp, r3
 800f37a:	f04f 0900 	mov.w	r9, #0
 800f37e:	4621      	mov	r1, r4
 800f380:	4630      	mov	r0, r6
 800f382:	f000 ff2b 	bl	80101dc <_Bfree>
 800f386:	2f00      	cmp	r7, #0
 800f388:	f43f aea7 	beq.w	800f0da <_dtoa_r+0x5e2>
 800f38c:	f1b9 0f00 	cmp.w	r9, #0
 800f390:	d005      	beq.n	800f39e <_dtoa_r+0x8a6>
 800f392:	45b9      	cmp	r9, r7
 800f394:	d003      	beq.n	800f39e <_dtoa_r+0x8a6>
 800f396:	4649      	mov	r1, r9
 800f398:	4630      	mov	r0, r6
 800f39a:	f000 ff1f 	bl	80101dc <_Bfree>
 800f39e:	4639      	mov	r1, r7
 800f3a0:	4630      	mov	r0, r6
 800f3a2:	f000 ff1b 	bl	80101dc <_Bfree>
 800f3a6:	e698      	b.n	800f0da <_dtoa_r+0x5e2>
 800f3a8:	2400      	movs	r4, #0
 800f3aa:	4627      	mov	r7, r4
 800f3ac:	e7e0      	b.n	800f370 <_dtoa_r+0x878>
 800f3ae:	46bb      	mov	fp, r7
 800f3b0:	4604      	mov	r4, r0
 800f3b2:	4607      	mov	r7, r0
 800f3b4:	e5ba      	b.n	800ef2c <_dtoa_r+0x434>
 800f3b6:	9b08      	ldr	r3, [sp, #32]
 800f3b8:	46ca      	mov	sl, r9
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	f000 8100 	beq.w	800f5c0 <_dtoa_r+0xac8>
 800f3c0:	f1b8 0f00 	cmp.w	r8, #0
 800f3c4:	dd05      	ble.n	800f3d2 <_dtoa_r+0x8da>
 800f3c6:	4639      	mov	r1, r7
 800f3c8:	4642      	mov	r2, r8
 800f3ca:	4630      	mov	r0, r6
 800f3cc:	f001 f922 	bl	8010614 <__lshift>
 800f3d0:	4607      	mov	r7, r0
 800f3d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d05d      	beq.n	800f494 <_dtoa_r+0x99c>
 800f3d8:	6879      	ldr	r1, [r7, #4]
 800f3da:	4630      	mov	r0, r6
 800f3dc:	f000 febe 	bl	801015c <_Balloc>
 800f3e0:	4680      	mov	r8, r0
 800f3e2:	b928      	cbnz	r0, 800f3f0 <_dtoa_r+0x8f8>
 800f3e4:	4b82      	ldr	r3, [pc, #520]	; (800f5f0 <_dtoa_r+0xaf8>)
 800f3e6:	4602      	mov	r2, r0
 800f3e8:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f3ec:	f7ff bb9a 	b.w	800eb24 <_dtoa_r+0x2c>
 800f3f0:	693a      	ldr	r2, [r7, #16]
 800f3f2:	3202      	adds	r2, #2
 800f3f4:	0092      	lsls	r2, r2, #2
 800f3f6:	f107 010c 	add.w	r1, r7, #12
 800f3fa:	300c      	adds	r0, #12
 800f3fc:	f7fd fa14 	bl	800c828 <memcpy>
 800f400:	2201      	movs	r2, #1
 800f402:	4641      	mov	r1, r8
 800f404:	4630      	mov	r0, r6
 800f406:	f001 f905 	bl	8010614 <__lshift>
 800f40a:	9b00      	ldr	r3, [sp, #0]
 800f40c:	3301      	adds	r3, #1
 800f40e:	9305      	str	r3, [sp, #20]
 800f410:	9b00      	ldr	r3, [sp, #0]
 800f412:	4453      	add	r3, sl
 800f414:	9309      	str	r3, [sp, #36]	; 0x24
 800f416:	9b02      	ldr	r3, [sp, #8]
 800f418:	f003 0301 	and.w	r3, r3, #1
 800f41c:	46b9      	mov	r9, r7
 800f41e:	9308      	str	r3, [sp, #32]
 800f420:	4607      	mov	r7, r0
 800f422:	9b05      	ldr	r3, [sp, #20]
 800f424:	4621      	mov	r1, r4
 800f426:	3b01      	subs	r3, #1
 800f428:	4628      	mov	r0, r5
 800f42a:	9302      	str	r3, [sp, #8]
 800f42c:	f7ff fad9 	bl	800e9e2 <quorem>
 800f430:	4603      	mov	r3, r0
 800f432:	3330      	adds	r3, #48	; 0x30
 800f434:	9006      	str	r0, [sp, #24]
 800f436:	4649      	mov	r1, r9
 800f438:	4628      	mov	r0, r5
 800f43a:	930a      	str	r3, [sp, #40]	; 0x28
 800f43c:	f001 f956 	bl	80106ec <__mcmp>
 800f440:	463a      	mov	r2, r7
 800f442:	4682      	mov	sl, r0
 800f444:	4621      	mov	r1, r4
 800f446:	4630      	mov	r0, r6
 800f448:	f001 f96c 	bl	8010724 <__mdiff>
 800f44c:	68c2      	ldr	r2, [r0, #12]
 800f44e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f450:	4680      	mov	r8, r0
 800f452:	bb0a      	cbnz	r2, 800f498 <_dtoa_r+0x9a0>
 800f454:	4601      	mov	r1, r0
 800f456:	4628      	mov	r0, r5
 800f458:	f001 f948 	bl	80106ec <__mcmp>
 800f45c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f45e:	4602      	mov	r2, r0
 800f460:	4641      	mov	r1, r8
 800f462:	4630      	mov	r0, r6
 800f464:	920e      	str	r2, [sp, #56]	; 0x38
 800f466:	930a      	str	r3, [sp, #40]	; 0x28
 800f468:	f000 feb8 	bl	80101dc <_Bfree>
 800f46c:	9b07      	ldr	r3, [sp, #28]
 800f46e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f470:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f474:	ea43 0102 	orr.w	r1, r3, r2
 800f478:	9b08      	ldr	r3, [sp, #32]
 800f47a:	430b      	orrs	r3, r1
 800f47c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f47e:	d10d      	bne.n	800f49c <_dtoa_r+0x9a4>
 800f480:	2b39      	cmp	r3, #57	; 0x39
 800f482:	d029      	beq.n	800f4d8 <_dtoa_r+0x9e0>
 800f484:	f1ba 0f00 	cmp.w	sl, #0
 800f488:	dd01      	ble.n	800f48e <_dtoa_r+0x996>
 800f48a:	9b06      	ldr	r3, [sp, #24]
 800f48c:	3331      	adds	r3, #49	; 0x31
 800f48e:	9a02      	ldr	r2, [sp, #8]
 800f490:	7013      	strb	r3, [r2, #0]
 800f492:	e774      	b.n	800f37e <_dtoa_r+0x886>
 800f494:	4638      	mov	r0, r7
 800f496:	e7b8      	b.n	800f40a <_dtoa_r+0x912>
 800f498:	2201      	movs	r2, #1
 800f49a:	e7e1      	b.n	800f460 <_dtoa_r+0x968>
 800f49c:	f1ba 0f00 	cmp.w	sl, #0
 800f4a0:	db06      	blt.n	800f4b0 <_dtoa_r+0x9b8>
 800f4a2:	9907      	ldr	r1, [sp, #28]
 800f4a4:	ea41 0a0a 	orr.w	sl, r1, sl
 800f4a8:	9908      	ldr	r1, [sp, #32]
 800f4aa:	ea5a 0101 	orrs.w	r1, sl, r1
 800f4ae:	d120      	bne.n	800f4f2 <_dtoa_r+0x9fa>
 800f4b0:	2a00      	cmp	r2, #0
 800f4b2:	ddec      	ble.n	800f48e <_dtoa_r+0x996>
 800f4b4:	4629      	mov	r1, r5
 800f4b6:	2201      	movs	r2, #1
 800f4b8:	4630      	mov	r0, r6
 800f4ba:	9305      	str	r3, [sp, #20]
 800f4bc:	f001 f8aa 	bl	8010614 <__lshift>
 800f4c0:	4621      	mov	r1, r4
 800f4c2:	4605      	mov	r5, r0
 800f4c4:	f001 f912 	bl	80106ec <__mcmp>
 800f4c8:	2800      	cmp	r0, #0
 800f4ca:	9b05      	ldr	r3, [sp, #20]
 800f4cc:	dc02      	bgt.n	800f4d4 <_dtoa_r+0x9dc>
 800f4ce:	d1de      	bne.n	800f48e <_dtoa_r+0x996>
 800f4d0:	07da      	lsls	r2, r3, #31
 800f4d2:	d5dc      	bpl.n	800f48e <_dtoa_r+0x996>
 800f4d4:	2b39      	cmp	r3, #57	; 0x39
 800f4d6:	d1d8      	bne.n	800f48a <_dtoa_r+0x992>
 800f4d8:	9a02      	ldr	r2, [sp, #8]
 800f4da:	2339      	movs	r3, #57	; 0x39
 800f4dc:	7013      	strb	r3, [r2, #0]
 800f4de:	4643      	mov	r3, r8
 800f4e0:	4698      	mov	r8, r3
 800f4e2:	3b01      	subs	r3, #1
 800f4e4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800f4e8:	2a39      	cmp	r2, #57	; 0x39
 800f4ea:	d051      	beq.n	800f590 <_dtoa_r+0xa98>
 800f4ec:	3201      	adds	r2, #1
 800f4ee:	701a      	strb	r2, [r3, #0]
 800f4f0:	e745      	b.n	800f37e <_dtoa_r+0x886>
 800f4f2:	2a00      	cmp	r2, #0
 800f4f4:	dd03      	ble.n	800f4fe <_dtoa_r+0xa06>
 800f4f6:	2b39      	cmp	r3, #57	; 0x39
 800f4f8:	d0ee      	beq.n	800f4d8 <_dtoa_r+0x9e0>
 800f4fa:	3301      	adds	r3, #1
 800f4fc:	e7c7      	b.n	800f48e <_dtoa_r+0x996>
 800f4fe:	9a05      	ldr	r2, [sp, #20]
 800f500:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f502:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f506:	428a      	cmp	r2, r1
 800f508:	d02b      	beq.n	800f562 <_dtoa_r+0xa6a>
 800f50a:	4629      	mov	r1, r5
 800f50c:	2300      	movs	r3, #0
 800f50e:	220a      	movs	r2, #10
 800f510:	4630      	mov	r0, r6
 800f512:	f000 fe85 	bl	8010220 <__multadd>
 800f516:	45b9      	cmp	r9, r7
 800f518:	4605      	mov	r5, r0
 800f51a:	f04f 0300 	mov.w	r3, #0
 800f51e:	f04f 020a 	mov.w	r2, #10
 800f522:	4649      	mov	r1, r9
 800f524:	4630      	mov	r0, r6
 800f526:	d107      	bne.n	800f538 <_dtoa_r+0xa40>
 800f528:	f000 fe7a 	bl	8010220 <__multadd>
 800f52c:	4681      	mov	r9, r0
 800f52e:	4607      	mov	r7, r0
 800f530:	9b05      	ldr	r3, [sp, #20]
 800f532:	3301      	adds	r3, #1
 800f534:	9305      	str	r3, [sp, #20]
 800f536:	e774      	b.n	800f422 <_dtoa_r+0x92a>
 800f538:	f000 fe72 	bl	8010220 <__multadd>
 800f53c:	4639      	mov	r1, r7
 800f53e:	4681      	mov	r9, r0
 800f540:	2300      	movs	r3, #0
 800f542:	220a      	movs	r2, #10
 800f544:	4630      	mov	r0, r6
 800f546:	f000 fe6b 	bl	8010220 <__multadd>
 800f54a:	4607      	mov	r7, r0
 800f54c:	e7f0      	b.n	800f530 <_dtoa_r+0xa38>
 800f54e:	f1ba 0f00 	cmp.w	sl, #0
 800f552:	9a00      	ldr	r2, [sp, #0]
 800f554:	bfcc      	ite	gt
 800f556:	46d0      	movgt	r8, sl
 800f558:	f04f 0801 	movle.w	r8, #1
 800f55c:	4490      	add	r8, r2
 800f55e:	f04f 0900 	mov.w	r9, #0
 800f562:	4629      	mov	r1, r5
 800f564:	2201      	movs	r2, #1
 800f566:	4630      	mov	r0, r6
 800f568:	9302      	str	r3, [sp, #8]
 800f56a:	f001 f853 	bl	8010614 <__lshift>
 800f56e:	4621      	mov	r1, r4
 800f570:	4605      	mov	r5, r0
 800f572:	f001 f8bb 	bl	80106ec <__mcmp>
 800f576:	2800      	cmp	r0, #0
 800f578:	dcb1      	bgt.n	800f4de <_dtoa_r+0x9e6>
 800f57a:	d102      	bne.n	800f582 <_dtoa_r+0xa8a>
 800f57c:	9b02      	ldr	r3, [sp, #8]
 800f57e:	07db      	lsls	r3, r3, #31
 800f580:	d4ad      	bmi.n	800f4de <_dtoa_r+0x9e6>
 800f582:	4643      	mov	r3, r8
 800f584:	4698      	mov	r8, r3
 800f586:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f58a:	2a30      	cmp	r2, #48	; 0x30
 800f58c:	d0fa      	beq.n	800f584 <_dtoa_r+0xa8c>
 800f58e:	e6f6      	b.n	800f37e <_dtoa_r+0x886>
 800f590:	9a00      	ldr	r2, [sp, #0]
 800f592:	429a      	cmp	r2, r3
 800f594:	d1a4      	bne.n	800f4e0 <_dtoa_r+0x9e8>
 800f596:	f10b 0b01 	add.w	fp, fp, #1
 800f59a:	2331      	movs	r3, #49	; 0x31
 800f59c:	e778      	b.n	800f490 <_dtoa_r+0x998>
 800f59e:	4b15      	ldr	r3, [pc, #84]	; (800f5f4 <_dtoa_r+0xafc>)
 800f5a0:	f7ff bb12 	b.w	800ebc8 <_dtoa_r+0xd0>
 800f5a4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	f47f aaee 	bne.w	800eb88 <_dtoa_r+0x90>
 800f5ac:	4b12      	ldr	r3, [pc, #72]	; (800f5f8 <_dtoa_r+0xb00>)
 800f5ae:	f7ff bb0b 	b.w	800ebc8 <_dtoa_r+0xd0>
 800f5b2:	f1ba 0f00 	cmp.w	sl, #0
 800f5b6:	dc03      	bgt.n	800f5c0 <_dtoa_r+0xac8>
 800f5b8:	9b07      	ldr	r3, [sp, #28]
 800f5ba:	2b02      	cmp	r3, #2
 800f5bc:	f73f aec7 	bgt.w	800f34e <_dtoa_r+0x856>
 800f5c0:	f8dd 8000 	ldr.w	r8, [sp]
 800f5c4:	4621      	mov	r1, r4
 800f5c6:	4628      	mov	r0, r5
 800f5c8:	f7ff fa0b 	bl	800e9e2 <quorem>
 800f5cc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800f5d0:	f808 3b01 	strb.w	r3, [r8], #1
 800f5d4:	9a00      	ldr	r2, [sp, #0]
 800f5d6:	eba8 0202 	sub.w	r2, r8, r2
 800f5da:	4592      	cmp	sl, r2
 800f5dc:	ddb7      	ble.n	800f54e <_dtoa_r+0xa56>
 800f5de:	4629      	mov	r1, r5
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	220a      	movs	r2, #10
 800f5e4:	4630      	mov	r0, r6
 800f5e6:	f000 fe1b 	bl	8010220 <__multadd>
 800f5ea:	4605      	mov	r5, r0
 800f5ec:	e7ea      	b.n	800f5c4 <_dtoa_r+0xacc>
 800f5ee:	bf00      	nop
 800f5f0:	08017794 	.word	0x08017794
 800f5f4:	08017595 	.word	0x08017595
 800f5f8:	08017711 	.word	0x08017711

0800f5fc <__sflush_r>:
 800f5fc:	898a      	ldrh	r2, [r1, #12]
 800f5fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f602:	4605      	mov	r5, r0
 800f604:	0710      	lsls	r0, r2, #28
 800f606:	460c      	mov	r4, r1
 800f608:	d458      	bmi.n	800f6bc <__sflush_r+0xc0>
 800f60a:	684b      	ldr	r3, [r1, #4]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	dc05      	bgt.n	800f61c <__sflush_r+0x20>
 800f610:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f612:	2b00      	cmp	r3, #0
 800f614:	dc02      	bgt.n	800f61c <__sflush_r+0x20>
 800f616:	2000      	movs	r0, #0
 800f618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f61c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f61e:	2e00      	cmp	r6, #0
 800f620:	d0f9      	beq.n	800f616 <__sflush_r+0x1a>
 800f622:	2300      	movs	r3, #0
 800f624:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f628:	682f      	ldr	r7, [r5, #0]
 800f62a:	602b      	str	r3, [r5, #0]
 800f62c:	d032      	beq.n	800f694 <__sflush_r+0x98>
 800f62e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f630:	89a3      	ldrh	r3, [r4, #12]
 800f632:	075a      	lsls	r2, r3, #29
 800f634:	d505      	bpl.n	800f642 <__sflush_r+0x46>
 800f636:	6863      	ldr	r3, [r4, #4]
 800f638:	1ac0      	subs	r0, r0, r3
 800f63a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f63c:	b10b      	cbz	r3, 800f642 <__sflush_r+0x46>
 800f63e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f640:	1ac0      	subs	r0, r0, r3
 800f642:	2300      	movs	r3, #0
 800f644:	4602      	mov	r2, r0
 800f646:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f648:	6a21      	ldr	r1, [r4, #32]
 800f64a:	4628      	mov	r0, r5
 800f64c:	47b0      	blx	r6
 800f64e:	1c43      	adds	r3, r0, #1
 800f650:	89a3      	ldrh	r3, [r4, #12]
 800f652:	d106      	bne.n	800f662 <__sflush_r+0x66>
 800f654:	6829      	ldr	r1, [r5, #0]
 800f656:	291d      	cmp	r1, #29
 800f658:	d82c      	bhi.n	800f6b4 <__sflush_r+0xb8>
 800f65a:	4a2a      	ldr	r2, [pc, #168]	; (800f704 <__sflush_r+0x108>)
 800f65c:	40ca      	lsrs	r2, r1
 800f65e:	07d6      	lsls	r6, r2, #31
 800f660:	d528      	bpl.n	800f6b4 <__sflush_r+0xb8>
 800f662:	2200      	movs	r2, #0
 800f664:	6062      	str	r2, [r4, #4]
 800f666:	04d9      	lsls	r1, r3, #19
 800f668:	6922      	ldr	r2, [r4, #16]
 800f66a:	6022      	str	r2, [r4, #0]
 800f66c:	d504      	bpl.n	800f678 <__sflush_r+0x7c>
 800f66e:	1c42      	adds	r2, r0, #1
 800f670:	d101      	bne.n	800f676 <__sflush_r+0x7a>
 800f672:	682b      	ldr	r3, [r5, #0]
 800f674:	b903      	cbnz	r3, 800f678 <__sflush_r+0x7c>
 800f676:	6560      	str	r0, [r4, #84]	; 0x54
 800f678:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f67a:	602f      	str	r7, [r5, #0]
 800f67c:	2900      	cmp	r1, #0
 800f67e:	d0ca      	beq.n	800f616 <__sflush_r+0x1a>
 800f680:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f684:	4299      	cmp	r1, r3
 800f686:	d002      	beq.n	800f68e <__sflush_r+0x92>
 800f688:	4628      	mov	r0, r5
 800f68a:	f7fd f8fd 	bl	800c888 <_free_r>
 800f68e:	2000      	movs	r0, #0
 800f690:	6360      	str	r0, [r4, #52]	; 0x34
 800f692:	e7c1      	b.n	800f618 <__sflush_r+0x1c>
 800f694:	6a21      	ldr	r1, [r4, #32]
 800f696:	2301      	movs	r3, #1
 800f698:	4628      	mov	r0, r5
 800f69a:	47b0      	blx	r6
 800f69c:	1c41      	adds	r1, r0, #1
 800f69e:	d1c7      	bne.n	800f630 <__sflush_r+0x34>
 800f6a0:	682b      	ldr	r3, [r5, #0]
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d0c4      	beq.n	800f630 <__sflush_r+0x34>
 800f6a6:	2b1d      	cmp	r3, #29
 800f6a8:	d001      	beq.n	800f6ae <__sflush_r+0xb2>
 800f6aa:	2b16      	cmp	r3, #22
 800f6ac:	d101      	bne.n	800f6b2 <__sflush_r+0xb6>
 800f6ae:	602f      	str	r7, [r5, #0]
 800f6b0:	e7b1      	b.n	800f616 <__sflush_r+0x1a>
 800f6b2:	89a3      	ldrh	r3, [r4, #12]
 800f6b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f6b8:	81a3      	strh	r3, [r4, #12]
 800f6ba:	e7ad      	b.n	800f618 <__sflush_r+0x1c>
 800f6bc:	690f      	ldr	r7, [r1, #16]
 800f6be:	2f00      	cmp	r7, #0
 800f6c0:	d0a9      	beq.n	800f616 <__sflush_r+0x1a>
 800f6c2:	0793      	lsls	r3, r2, #30
 800f6c4:	680e      	ldr	r6, [r1, #0]
 800f6c6:	bf08      	it	eq
 800f6c8:	694b      	ldreq	r3, [r1, #20]
 800f6ca:	600f      	str	r7, [r1, #0]
 800f6cc:	bf18      	it	ne
 800f6ce:	2300      	movne	r3, #0
 800f6d0:	eba6 0807 	sub.w	r8, r6, r7
 800f6d4:	608b      	str	r3, [r1, #8]
 800f6d6:	f1b8 0f00 	cmp.w	r8, #0
 800f6da:	dd9c      	ble.n	800f616 <__sflush_r+0x1a>
 800f6dc:	6a21      	ldr	r1, [r4, #32]
 800f6de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f6e0:	4643      	mov	r3, r8
 800f6e2:	463a      	mov	r2, r7
 800f6e4:	4628      	mov	r0, r5
 800f6e6:	47b0      	blx	r6
 800f6e8:	2800      	cmp	r0, #0
 800f6ea:	dc06      	bgt.n	800f6fa <__sflush_r+0xfe>
 800f6ec:	89a3      	ldrh	r3, [r4, #12]
 800f6ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f6f2:	81a3      	strh	r3, [r4, #12]
 800f6f4:	f04f 30ff 	mov.w	r0, #4294967295
 800f6f8:	e78e      	b.n	800f618 <__sflush_r+0x1c>
 800f6fa:	4407      	add	r7, r0
 800f6fc:	eba8 0800 	sub.w	r8, r8, r0
 800f700:	e7e9      	b.n	800f6d6 <__sflush_r+0xda>
 800f702:	bf00      	nop
 800f704:	20400001 	.word	0x20400001

0800f708 <_fflush_r>:
 800f708:	b538      	push	{r3, r4, r5, lr}
 800f70a:	690b      	ldr	r3, [r1, #16]
 800f70c:	4605      	mov	r5, r0
 800f70e:	460c      	mov	r4, r1
 800f710:	b913      	cbnz	r3, 800f718 <_fflush_r+0x10>
 800f712:	2500      	movs	r5, #0
 800f714:	4628      	mov	r0, r5
 800f716:	bd38      	pop	{r3, r4, r5, pc}
 800f718:	b118      	cbz	r0, 800f722 <_fflush_r+0x1a>
 800f71a:	6983      	ldr	r3, [r0, #24]
 800f71c:	b90b      	cbnz	r3, 800f722 <_fflush_r+0x1a>
 800f71e:	f000 f887 	bl	800f830 <__sinit>
 800f722:	4b14      	ldr	r3, [pc, #80]	; (800f774 <_fflush_r+0x6c>)
 800f724:	429c      	cmp	r4, r3
 800f726:	d11b      	bne.n	800f760 <_fflush_r+0x58>
 800f728:	686c      	ldr	r4, [r5, #4]
 800f72a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d0ef      	beq.n	800f712 <_fflush_r+0xa>
 800f732:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f734:	07d0      	lsls	r0, r2, #31
 800f736:	d404      	bmi.n	800f742 <_fflush_r+0x3a>
 800f738:	0599      	lsls	r1, r3, #22
 800f73a:	d402      	bmi.n	800f742 <_fflush_r+0x3a>
 800f73c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f73e:	f000 fc88 	bl	8010052 <__retarget_lock_acquire_recursive>
 800f742:	4628      	mov	r0, r5
 800f744:	4621      	mov	r1, r4
 800f746:	f7ff ff59 	bl	800f5fc <__sflush_r>
 800f74a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f74c:	07da      	lsls	r2, r3, #31
 800f74e:	4605      	mov	r5, r0
 800f750:	d4e0      	bmi.n	800f714 <_fflush_r+0xc>
 800f752:	89a3      	ldrh	r3, [r4, #12]
 800f754:	059b      	lsls	r3, r3, #22
 800f756:	d4dd      	bmi.n	800f714 <_fflush_r+0xc>
 800f758:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f75a:	f000 fc7b 	bl	8010054 <__retarget_lock_release_recursive>
 800f75e:	e7d9      	b.n	800f714 <_fflush_r+0xc>
 800f760:	4b05      	ldr	r3, [pc, #20]	; (800f778 <_fflush_r+0x70>)
 800f762:	429c      	cmp	r4, r3
 800f764:	d101      	bne.n	800f76a <_fflush_r+0x62>
 800f766:	68ac      	ldr	r4, [r5, #8]
 800f768:	e7df      	b.n	800f72a <_fflush_r+0x22>
 800f76a:	4b04      	ldr	r3, [pc, #16]	; (800f77c <_fflush_r+0x74>)
 800f76c:	429c      	cmp	r4, r3
 800f76e:	bf08      	it	eq
 800f770:	68ec      	ldreq	r4, [r5, #12]
 800f772:	e7da      	b.n	800f72a <_fflush_r+0x22>
 800f774:	080177c8 	.word	0x080177c8
 800f778:	080177e8 	.word	0x080177e8
 800f77c:	080177a8 	.word	0x080177a8

0800f780 <std>:
 800f780:	2300      	movs	r3, #0
 800f782:	b510      	push	{r4, lr}
 800f784:	4604      	mov	r4, r0
 800f786:	e9c0 3300 	strd	r3, r3, [r0]
 800f78a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f78e:	6083      	str	r3, [r0, #8]
 800f790:	8181      	strh	r1, [r0, #12]
 800f792:	6643      	str	r3, [r0, #100]	; 0x64
 800f794:	81c2      	strh	r2, [r0, #14]
 800f796:	6183      	str	r3, [r0, #24]
 800f798:	4619      	mov	r1, r3
 800f79a:	2208      	movs	r2, #8
 800f79c:	305c      	adds	r0, #92	; 0x5c
 800f79e:	f7fd f86b 	bl	800c878 <memset>
 800f7a2:	4b05      	ldr	r3, [pc, #20]	; (800f7b8 <std+0x38>)
 800f7a4:	6263      	str	r3, [r4, #36]	; 0x24
 800f7a6:	4b05      	ldr	r3, [pc, #20]	; (800f7bc <std+0x3c>)
 800f7a8:	62a3      	str	r3, [r4, #40]	; 0x28
 800f7aa:	4b05      	ldr	r3, [pc, #20]	; (800f7c0 <std+0x40>)
 800f7ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f7ae:	4b05      	ldr	r3, [pc, #20]	; (800f7c4 <std+0x44>)
 800f7b0:	6224      	str	r4, [r4, #32]
 800f7b2:	6323      	str	r3, [r4, #48]	; 0x30
 800f7b4:	bd10      	pop	{r4, pc}
 800f7b6:	bf00      	nop
 800f7b8:	08010e91 	.word	0x08010e91
 800f7bc:	08010eb3 	.word	0x08010eb3
 800f7c0:	08010eeb 	.word	0x08010eeb
 800f7c4:	08010f0f 	.word	0x08010f0f

0800f7c8 <_cleanup_r>:
 800f7c8:	4901      	ldr	r1, [pc, #4]	; (800f7d0 <_cleanup_r+0x8>)
 800f7ca:	f000 b8af 	b.w	800f92c <_fwalk_reent>
 800f7ce:	bf00      	nop
 800f7d0:	0800f709 	.word	0x0800f709

0800f7d4 <__sfmoreglue>:
 800f7d4:	b570      	push	{r4, r5, r6, lr}
 800f7d6:	1e4a      	subs	r2, r1, #1
 800f7d8:	2568      	movs	r5, #104	; 0x68
 800f7da:	4355      	muls	r5, r2
 800f7dc:	460e      	mov	r6, r1
 800f7de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f7e2:	f7fd f8a1 	bl	800c928 <_malloc_r>
 800f7e6:	4604      	mov	r4, r0
 800f7e8:	b140      	cbz	r0, 800f7fc <__sfmoreglue+0x28>
 800f7ea:	2100      	movs	r1, #0
 800f7ec:	e9c0 1600 	strd	r1, r6, [r0]
 800f7f0:	300c      	adds	r0, #12
 800f7f2:	60a0      	str	r0, [r4, #8]
 800f7f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f7f8:	f7fd f83e 	bl	800c878 <memset>
 800f7fc:	4620      	mov	r0, r4
 800f7fe:	bd70      	pop	{r4, r5, r6, pc}

0800f800 <__sfp_lock_acquire>:
 800f800:	4801      	ldr	r0, [pc, #4]	; (800f808 <__sfp_lock_acquire+0x8>)
 800f802:	f000 bc26 	b.w	8010052 <__retarget_lock_acquire_recursive>
 800f806:	bf00      	nop
 800f808:	24000d04 	.word	0x24000d04

0800f80c <__sfp_lock_release>:
 800f80c:	4801      	ldr	r0, [pc, #4]	; (800f814 <__sfp_lock_release+0x8>)
 800f80e:	f000 bc21 	b.w	8010054 <__retarget_lock_release_recursive>
 800f812:	bf00      	nop
 800f814:	24000d04 	.word	0x24000d04

0800f818 <__sinit_lock_acquire>:
 800f818:	4801      	ldr	r0, [pc, #4]	; (800f820 <__sinit_lock_acquire+0x8>)
 800f81a:	f000 bc1a 	b.w	8010052 <__retarget_lock_acquire_recursive>
 800f81e:	bf00      	nop
 800f820:	24000cff 	.word	0x24000cff

0800f824 <__sinit_lock_release>:
 800f824:	4801      	ldr	r0, [pc, #4]	; (800f82c <__sinit_lock_release+0x8>)
 800f826:	f000 bc15 	b.w	8010054 <__retarget_lock_release_recursive>
 800f82a:	bf00      	nop
 800f82c:	24000cff 	.word	0x24000cff

0800f830 <__sinit>:
 800f830:	b510      	push	{r4, lr}
 800f832:	4604      	mov	r4, r0
 800f834:	f7ff fff0 	bl	800f818 <__sinit_lock_acquire>
 800f838:	69a3      	ldr	r3, [r4, #24]
 800f83a:	b11b      	cbz	r3, 800f844 <__sinit+0x14>
 800f83c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f840:	f7ff bff0 	b.w	800f824 <__sinit_lock_release>
 800f844:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f848:	6523      	str	r3, [r4, #80]	; 0x50
 800f84a:	4b13      	ldr	r3, [pc, #76]	; (800f898 <__sinit+0x68>)
 800f84c:	4a13      	ldr	r2, [pc, #76]	; (800f89c <__sinit+0x6c>)
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	62a2      	str	r2, [r4, #40]	; 0x28
 800f852:	42a3      	cmp	r3, r4
 800f854:	bf04      	itt	eq
 800f856:	2301      	moveq	r3, #1
 800f858:	61a3      	streq	r3, [r4, #24]
 800f85a:	4620      	mov	r0, r4
 800f85c:	f000 f820 	bl	800f8a0 <__sfp>
 800f860:	6060      	str	r0, [r4, #4]
 800f862:	4620      	mov	r0, r4
 800f864:	f000 f81c 	bl	800f8a0 <__sfp>
 800f868:	60a0      	str	r0, [r4, #8]
 800f86a:	4620      	mov	r0, r4
 800f86c:	f000 f818 	bl	800f8a0 <__sfp>
 800f870:	2200      	movs	r2, #0
 800f872:	60e0      	str	r0, [r4, #12]
 800f874:	2104      	movs	r1, #4
 800f876:	6860      	ldr	r0, [r4, #4]
 800f878:	f7ff ff82 	bl	800f780 <std>
 800f87c:	68a0      	ldr	r0, [r4, #8]
 800f87e:	2201      	movs	r2, #1
 800f880:	2109      	movs	r1, #9
 800f882:	f7ff ff7d 	bl	800f780 <std>
 800f886:	68e0      	ldr	r0, [r4, #12]
 800f888:	2202      	movs	r2, #2
 800f88a:	2112      	movs	r1, #18
 800f88c:	f7ff ff78 	bl	800f780 <std>
 800f890:	2301      	movs	r3, #1
 800f892:	61a3      	str	r3, [r4, #24]
 800f894:	e7d2      	b.n	800f83c <__sinit+0xc>
 800f896:	bf00      	nop
 800f898:	08017570 	.word	0x08017570
 800f89c:	0800f7c9 	.word	0x0800f7c9

0800f8a0 <__sfp>:
 800f8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8a2:	4607      	mov	r7, r0
 800f8a4:	f7ff ffac 	bl	800f800 <__sfp_lock_acquire>
 800f8a8:	4b1e      	ldr	r3, [pc, #120]	; (800f924 <__sfp+0x84>)
 800f8aa:	681e      	ldr	r6, [r3, #0]
 800f8ac:	69b3      	ldr	r3, [r6, #24]
 800f8ae:	b913      	cbnz	r3, 800f8b6 <__sfp+0x16>
 800f8b0:	4630      	mov	r0, r6
 800f8b2:	f7ff ffbd 	bl	800f830 <__sinit>
 800f8b6:	3648      	adds	r6, #72	; 0x48
 800f8b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f8bc:	3b01      	subs	r3, #1
 800f8be:	d503      	bpl.n	800f8c8 <__sfp+0x28>
 800f8c0:	6833      	ldr	r3, [r6, #0]
 800f8c2:	b30b      	cbz	r3, 800f908 <__sfp+0x68>
 800f8c4:	6836      	ldr	r6, [r6, #0]
 800f8c6:	e7f7      	b.n	800f8b8 <__sfp+0x18>
 800f8c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f8cc:	b9d5      	cbnz	r5, 800f904 <__sfp+0x64>
 800f8ce:	4b16      	ldr	r3, [pc, #88]	; (800f928 <__sfp+0x88>)
 800f8d0:	60e3      	str	r3, [r4, #12]
 800f8d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f8d6:	6665      	str	r5, [r4, #100]	; 0x64
 800f8d8:	f000 fbba 	bl	8010050 <__retarget_lock_init_recursive>
 800f8dc:	f7ff ff96 	bl	800f80c <__sfp_lock_release>
 800f8e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f8e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f8e8:	6025      	str	r5, [r4, #0]
 800f8ea:	61a5      	str	r5, [r4, #24]
 800f8ec:	2208      	movs	r2, #8
 800f8ee:	4629      	mov	r1, r5
 800f8f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f8f4:	f7fc ffc0 	bl	800c878 <memset>
 800f8f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f8fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f900:	4620      	mov	r0, r4
 800f902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f904:	3468      	adds	r4, #104	; 0x68
 800f906:	e7d9      	b.n	800f8bc <__sfp+0x1c>
 800f908:	2104      	movs	r1, #4
 800f90a:	4638      	mov	r0, r7
 800f90c:	f7ff ff62 	bl	800f7d4 <__sfmoreglue>
 800f910:	4604      	mov	r4, r0
 800f912:	6030      	str	r0, [r6, #0]
 800f914:	2800      	cmp	r0, #0
 800f916:	d1d5      	bne.n	800f8c4 <__sfp+0x24>
 800f918:	f7ff ff78 	bl	800f80c <__sfp_lock_release>
 800f91c:	230c      	movs	r3, #12
 800f91e:	603b      	str	r3, [r7, #0]
 800f920:	e7ee      	b.n	800f900 <__sfp+0x60>
 800f922:	bf00      	nop
 800f924:	08017570 	.word	0x08017570
 800f928:	ffff0001 	.word	0xffff0001

0800f92c <_fwalk_reent>:
 800f92c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f930:	4606      	mov	r6, r0
 800f932:	4688      	mov	r8, r1
 800f934:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f938:	2700      	movs	r7, #0
 800f93a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f93e:	f1b9 0901 	subs.w	r9, r9, #1
 800f942:	d505      	bpl.n	800f950 <_fwalk_reent+0x24>
 800f944:	6824      	ldr	r4, [r4, #0]
 800f946:	2c00      	cmp	r4, #0
 800f948:	d1f7      	bne.n	800f93a <_fwalk_reent+0xe>
 800f94a:	4638      	mov	r0, r7
 800f94c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f950:	89ab      	ldrh	r3, [r5, #12]
 800f952:	2b01      	cmp	r3, #1
 800f954:	d907      	bls.n	800f966 <_fwalk_reent+0x3a>
 800f956:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f95a:	3301      	adds	r3, #1
 800f95c:	d003      	beq.n	800f966 <_fwalk_reent+0x3a>
 800f95e:	4629      	mov	r1, r5
 800f960:	4630      	mov	r0, r6
 800f962:	47c0      	blx	r8
 800f964:	4307      	orrs	r7, r0
 800f966:	3568      	adds	r5, #104	; 0x68
 800f968:	e7e9      	b.n	800f93e <_fwalk_reent+0x12>

0800f96a <rshift>:
 800f96a:	6903      	ldr	r3, [r0, #16]
 800f96c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f970:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f974:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f978:	f100 0414 	add.w	r4, r0, #20
 800f97c:	dd45      	ble.n	800fa0a <rshift+0xa0>
 800f97e:	f011 011f 	ands.w	r1, r1, #31
 800f982:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f986:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f98a:	d10c      	bne.n	800f9a6 <rshift+0x3c>
 800f98c:	f100 0710 	add.w	r7, r0, #16
 800f990:	4629      	mov	r1, r5
 800f992:	42b1      	cmp	r1, r6
 800f994:	d334      	bcc.n	800fa00 <rshift+0x96>
 800f996:	1a9b      	subs	r3, r3, r2
 800f998:	009b      	lsls	r3, r3, #2
 800f99a:	1eea      	subs	r2, r5, #3
 800f99c:	4296      	cmp	r6, r2
 800f99e:	bf38      	it	cc
 800f9a0:	2300      	movcc	r3, #0
 800f9a2:	4423      	add	r3, r4
 800f9a4:	e015      	b.n	800f9d2 <rshift+0x68>
 800f9a6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f9aa:	f1c1 0820 	rsb	r8, r1, #32
 800f9ae:	40cf      	lsrs	r7, r1
 800f9b0:	f105 0e04 	add.w	lr, r5, #4
 800f9b4:	46a1      	mov	r9, r4
 800f9b6:	4576      	cmp	r6, lr
 800f9b8:	46f4      	mov	ip, lr
 800f9ba:	d815      	bhi.n	800f9e8 <rshift+0x7e>
 800f9bc:	1a9b      	subs	r3, r3, r2
 800f9be:	009a      	lsls	r2, r3, #2
 800f9c0:	3a04      	subs	r2, #4
 800f9c2:	3501      	adds	r5, #1
 800f9c4:	42ae      	cmp	r6, r5
 800f9c6:	bf38      	it	cc
 800f9c8:	2200      	movcc	r2, #0
 800f9ca:	18a3      	adds	r3, r4, r2
 800f9cc:	50a7      	str	r7, [r4, r2]
 800f9ce:	b107      	cbz	r7, 800f9d2 <rshift+0x68>
 800f9d0:	3304      	adds	r3, #4
 800f9d2:	1b1a      	subs	r2, r3, r4
 800f9d4:	42a3      	cmp	r3, r4
 800f9d6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f9da:	bf08      	it	eq
 800f9dc:	2300      	moveq	r3, #0
 800f9de:	6102      	str	r2, [r0, #16]
 800f9e0:	bf08      	it	eq
 800f9e2:	6143      	streq	r3, [r0, #20]
 800f9e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f9e8:	f8dc c000 	ldr.w	ip, [ip]
 800f9ec:	fa0c fc08 	lsl.w	ip, ip, r8
 800f9f0:	ea4c 0707 	orr.w	r7, ip, r7
 800f9f4:	f849 7b04 	str.w	r7, [r9], #4
 800f9f8:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f9fc:	40cf      	lsrs	r7, r1
 800f9fe:	e7da      	b.n	800f9b6 <rshift+0x4c>
 800fa00:	f851 cb04 	ldr.w	ip, [r1], #4
 800fa04:	f847 cf04 	str.w	ip, [r7, #4]!
 800fa08:	e7c3      	b.n	800f992 <rshift+0x28>
 800fa0a:	4623      	mov	r3, r4
 800fa0c:	e7e1      	b.n	800f9d2 <rshift+0x68>

0800fa0e <__hexdig_fun>:
 800fa0e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800fa12:	2b09      	cmp	r3, #9
 800fa14:	d802      	bhi.n	800fa1c <__hexdig_fun+0xe>
 800fa16:	3820      	subs	r0, #32
 800fa18:	b2c0      	uxtb	r0, r0
 800fa1a:	4770      	bx	lr
 800fa1c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800fa20:	2b05      	cmp	r3, #5
 800fa22:	d801      	bhi.n	800fa28 <__hexdig_fun+0x1a>
 800fa24:	3847      	subs	r0, #71	; 0x47
 800fa26:	e7f7      	b.n	800fa18 <__hexdig_fun+0xa>
 800fa28:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800fa2c:	2b05      	cmp	r3, #5
 800fa2e:	d801      	bhi.n	800fa34 <__hexdig_fun+0x26>
 800fa30:	3827      	subs	r0, #39	; 0x27
 800fa32:	e7f1      	b.n	800fa18 <__hexdig_fun+0xa>
 800fa34:	2000      	movs	r0, #0
 800fa36:	4770      	bx	lr

0800fa38 <__gethex>:
 800fa38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa3c:	ed2d 8b02 	vpush	{d8}
 800fa40:	b089      	sub	sp, #36	; 0x24
 800fa42:	ee08 0a10 	vmov	s16, r0
 800fa46:	9304      	str	r3, [sp, #16]
 800fa48:	4bbc      	ldr	r3, [pc, #752]	; (800fd3c <__gethex+0x304>)
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	9301      	str	r3, [sp, #4]
 800fa4e:	4618      	mov	r0, r3
 800fa50:	468b      	mov	fp, r1
 800fa52:	4690      	mov	r8, r2
 800fa54:	f7f0 fc4e 	bl	80002f4 <strlen>
 800fa58:	9b01      	ldr	r3, [sp, #4]
 800fa5a:	f8db 2000 	ldr.w	r2, [fp]
 800fa5e:	4403      	add	r3, r0
 800fa60:	4682      	mov	sl, r0
 800fa62:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800fa66:	9305      	str	r3, [sp, #20]
 800fa68:	1c93      	adds	r3, r2, #2
 800fa6a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800fa6e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800fa72:	32fe      	adds	r2, #254	; 0xfe
 800fa74:	18d1      	adds	r1, r2, r3
 800fa76:	461f      	mov	r7, r3
 800fa78:	f813 0b01 	ldrb.w	r0, [r3], #1
 800fa7c:	9100      	str	r1, [sp, #0]
 800fa7e:	2830      	cmp	r0, #48	; 0x30
 800fa80:	d0f8      	beq.n	800fa74 <__gethex+0x3c>
 800fa82:	f7ff ffc4 	bl	800fa0e <__hexdig_fun>
 800fa86:	4604      	mov	r4, r0
 800fa88:	2800      	cmp	r0, #0
 800fa8a:	d13a      	bne.n	800fb02 <__gethex+0xca>
 800fa8c:	9901      	ldr	r1, [sp, #4]
 800fa8e:	4652      	mov	r2, sl
 800fa90:	4638      	mov	r0, r7
 800fa92:	f7fe f83b 	bl	800db0c <strncmp>
 800fa96:	4605      	mov	r5, r0
 800fa98:	2800      	cmp	r0, #0
 800fa9a:	d168      	bne.n	800fb6e <__gethex+0x136>
 800fa9c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800faa0:	eb07 060a 	add.w	r6, r7, sl
 800faa4:	f7ff ffb3 	bl	800fa0e <__hexdig_fun>
 800faa8:	2800      	cmp	r0, #0
 800faaa:	d062      	beq.n	800fb72 <__gethex+0x13a>
 800faac:	4633      	mov	r3, r6
 800faae:	7818      	ldrb	r0, [r3, #0]
 800fab0:	2830      	cmp	r0, #48	; 0x30
 800fab2:	461f      	mov	r7, r3
 800fab4:	f103 0301 	add.w	r3, r3, #1
 800fab8:	d0f9      	beq.n	800faae <__gethex+0x76>
 800faba:	f7ff ffa8 	bl	800fa0e <__hexdig_fun>
 800fabe:	2301      	movs	r3, #1
 800fac0:	fab0 f480 	clz	r4, r0
 800fac4:	0964      	lsrs	r4, r4, #5
 800fac6:	4635      	mov	r5, r6
 800fac8:	9300      	str	r3, [sp, #0]
 800faca:	463a      	mov	r2, r7
 800facc:	4616      	mov	r6, r2
 800face:	3201      	adds	r2, #1
 800fad0:	7830      	ldrb	r0, [r6, #0]
 800fad2:	f7ff ff9c 	bl	800fa0e <__hexdig_fun>
 800fad6:	2800      	cmp	r0, #0
 800fad8:	d1f8      	bne.n	800facc <__gethex+0x94>
 800fada:	9901      	ldr	r1, [sp, #4]
 800fadc:	4652      	mov	r2, sl
 800fade:	4630      	mov	r0, r6
 800fae0:	f7fe f814 	bl	800db0c <strncmp>
 800fae4:	b980      	cbnz	r0, 800fb08 <__gethex+0xd0>
 800fae6:	b94d      	cbnz	r5, 800fafc <__gethex+0xc4>
 800fae8:	eb06 050a 	add.w	r5, r6, sl
 800faec:	462a      	mov	r2, r5
 800faee:	4616      	mov	r6, r2
 800faf0:	3201      	adds	r2, #1
 800faf2:	7830      	ldrb	r0, [r6, #0]
 800faf4:	f7ff ff8b 	bl	800fa0e <__hexdig_fun>
 800faf8:	2800      	cmp	r0, #0
 800fafa:	d1f8      	bne.n	800faee <__gethex+0xb6>
 800fafc:	1bad      	subs	r5, r5, r6
 800fafe:	00ad      	lsls	r5, r5, #2
 800fb00:	e004      	b.n	800fb0c <__gethex+0xd4>
 800fb02:	2400      	movs	r4, #0
 800fb04:	4625      	mov	r5, r4
 800fb06:	e7e0      	b.n	800faca <__gethex+0x92>
 800fb08:	2d00      	cmp	r5, #0
 800fb0a:	d1f7      	bne.n	800fafc <__gethex+0xc4>
 800fb0c:	7833      	ldrb	r3, [r6, #0]
 800fb0e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fb12:	2b50      	cmp	r3, #80	; 0x50
 800fb14:	d13b      	bne.n	800fb8e <__gethex+0x156>
 800fb16:	7873      	ldrb	r3, [r6, #1]
 800fb18:	2b2b      	cmp	r3, #43	; 0x2b
 800fb1a:	d02c      	beq.n	800fb76 <__gethex+0x13e>
 800fb1c:	2b2d      	cmp	r3, #45	; 0x2d
 800fb1e:	d02e      	beq.n	800fb7e <__gethex+0x146>
 800fb20:	1c71      	adds	r1, r6, #1
 800fb22:	f04f 0900 	mov.w	r9, #0
 800fb26:	7808      	ldrb	r0, [r1, #0]
 800fb28:	f7ff ff71 	bl	800fa0e <__hexdig_fun>
 800fb2c:	1e43      	subs	r3, r0, #1
 800fb2e:	b2db      	uxtb	r3, r3
 800fb30:	2b18      	cmp	r3, #24
 800fb32:	d82c      	bhi.n	800fb8e <__gethex+0x156>
 800fb34:	f1a0 0210 	sub.w	r2, r0, #16
 800fb38:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fb3c:	f7ff ff67 	bl	800fa0e <__hexdig_fun>
 800fb40:	1e43      	subs	r3, r0, #1
 800fb42:	b2db      	uxtb	r3, r3
 800fb44:	2b18      	cmp	r3, #24
 800fb46:	d91d      	bls.n	800fb84 <__gethex+0x14c>
 800fb48:	f1b9 0f00 	cmp.w	r9, #0
 800fb4c:	d000      	beq.n	800fb50 <__gethex+0x118>
 800fb4e:	4252      	negs	r2, r2
 800fb50:	4415      	add	r5, r2
 800fb52:	f8cb 1000 	str.w	r1, [fp]
 800fb56:	b1e4      	cbz	r4, 800fb92 <__gethex+0x15a>
 800fb58:	9b00      	ldr	r3, [sp, #0]
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	bf14      	ite	ne
 800fb5e:	2700      	movne	r7, #0
 800fb60:	2706      	moveq	r7, #6
 800fb62:	4638      	mov	r0, r7
 800fb64:	b009      	add	sp, #36	; 0x24
 800fb66:	ecbd 8b02 	vpop	{d8}
 800fb6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb6e:	463e      	mov	r6, r7
 800fb70:	4625      	mov	r5, r4
 800fb72:	2401      	movs	r4, #1
 800fb74:	e7ca      	b.n	800fb0c <__gethex+0xd4>
 800fb76:	f04f 0900 	mov.w	r9, #0
 800fb7a:	1cb1      	adds	r1, r6, #2
 800fb7c:	e7d3      	b.n	800fb26 <__gethex+0xee>
 800fb7e:	f04f 0901 	mov.w	r9, #1
 800fb82:	e7fa      	b.n	800fb7a <__gethex+0x142>
 800fb84:	230a      	movs	r3, #10
 800fb86:	fb03 0202 	mla	r2, r3, r2, r0
 800fb8a:	3a10      	subs	r2, #16
 800fb8c:	e7d4      	b.n	800fb38 <__gethex+0x100>
 800fb8e:	4631      	mov	r1, r6
 800fb90:	e7df      	b.n	800fb52 <__gethex+0x11a>
 800fb92:	1bf3      	subs	r3, r6, r7
 800fb94:	3b01      	subs	r3, #1
 800fb96:	4621      	mov	r1, r4
 800fb98:	2b07      	cmp	r3, #7
 800fb9a:	dc0b      	bgt.n	800fbb4 <__gethex+0x17c>
 800fb9c:	ee18 0a10 	vmov	r0, s16
 800fba0:	f000 fadc 	bl	801015c <_Balloc>
 800fba4:	4604      	mov	r4, r0
 800fba6:	b940      	cbnz	r0, 800fbba <__gethex+0x182>
 800fba8:	4b65      	ldr	r3, [pc, #404]	; (800fd40 <__gethex+0x308>)
 800fbaa:	4602      	mov	r2, r0
 800fbac:	21de      	movs	r1, #222	; 0xde
 800fbae:	4865      	ldr	r0, [pc, #404]	; (800fd44 <__gethex+0x30c>)
 800fbb0:	f7fc fdd0 	bl	800c754 <__assert_func>
 800fbb4:	3101      	adds	r1, #1
 800fbb6:	105b      	asrs	r3, r3, #1
 800fbb8:	e7ee      	b.n	800fb98 <__gethex+0x160>
 800fbba:	f100 0914 	add.w	r9, r0, #20
 800fbbe:	f04f 0b00 	mov.w	fp, #0
 800fbc2:	f1ca 0301 	rsb	r3, sl, #1
 800fbc6:	f8cd 9008 	str.w	r9, [sp, #8]
 800fbca:	f8cd b000 	str.w	fp, [sp]
 800fbce:	9306      	str	r3, [sp, #24]
 800fbd0:	42b7      	cmp	r7, r6
 800fbd2:	d340      	bcc.n	800fc56 <__gethex+0x21e>
 800fbd4:	9802      	ldr	r0, [sp, #8]
 800fbd6:	9b00      	ldr	r3, [sp, #0]
 800fbd8:	f840 3b04 	str.w	r3, [r0], #4
 800fbdc:	eba0 0009 	sub.w	r0, r0, r9
 800fbe0:	1080      	asrs	r0, r0, #2
 800fbe2:	0146      	lsls	r6, r0, #5
 800fbe4:	6120      	str	r0, [r4, #16]
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	f000 fbae 	bl	8010348 <__hi0bits>
 800fbec:	1a30      	subs	r0, r6, r0
 800fbee:	f8d8 6000 	ldr.w	r6, [r8]
 800fbf2:	42b0      	cmp	r0, r6
 800fbf4:	dd63      	ble.n	800fcbe <__gethex+0x286>
 800fbf6:	1b87      	subs	r7, r0, r6
 800fbf8:	4639      	mov	r1, r7
 800fbfa:	4620      	mov	r0, r4
 800fbfc:	f000 ff49 	bl	8010a92 <__any_on>
 800fc00:	4682      	mov	sl, r0
 800fc02:	b1a8      	cbz	r0, 800fc30 <__gethex+0x1f8>
 800fc04:	1e7b      	subs	r3, r7, #1
 800fc06:	1159      	asrs	r1, r3, #5
 800fc08:	f003 021f 	and.w	r2, r3, #31
 800fc0c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800fc10:	f04f 0a01 	mov.w	sl, #1
 800fc14:	fa0a f202 	lsl.w	r2, sl, r2
 800fc18:	420a      	tst	r2, r1
 800fc1a:	d009      	beq.n	800fc30 <__gethex+0x1f8>
 800fc1c:	4553      	cmp	r3, sl
 800fc1e:	dd05      	ble.n	800fc2c <__gethex+0x1f4>
 800fc20:	1eb9      	subs	r1, r7, #2
 800fc22:	4620      	mov	r0, r4
 800fc24:	f000 ff35 	bl	8010a92 <__any_on>
 800fc28:	2800      	cmp	r0, #0
 800fc2a:	d145      	bne.n	800fcb8 <__gethex+0x280>
 800fc2c:	f04f 0a02 	mov.w	sl, #2
 800fc30:	4639      	mov	r1, r7
 800fc32:	4620      	mov	r0, r4
 800fc34:	f7ff fe99 	bl	800f96a <rshift>
 800fc38:	443d      	add	r5, r7
 800fc3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fc3e:	42ab      	cmp	r3, r5
 800fc40:	da4c      	bge.n	800fcdc <__gethex+0x2a4>
 800fc42:	ee18 0a10 	vmov	r0, s16
 800fc46:	4621      	mov	r1, r4
 800fc48:	f000 fac8 	bl	80101dc <_Bfree>
 800fc4c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800fc4e:	2300      	movs	r3, #0
 800fc50:	6013      	str	r3, [r2, #0]
 800fc52:	27a3      	movs	r7, #163	; 0xa3
 800fc54:	e785      	b.n	800fb62 <__gethex+0x12a>
 800fc56:	1e73      	subs	r3, r6, #1
 800fc58:	9a05      	ldr	r2, [sp, #20]
 800fc5a:	9303      	str	r3, [sp, #12]
 800fc5c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800fc60:	4293      	cmp	r3, r2
 800fc62:	d019      	beq.n	800fc98 <__gethex+0x260>
 800fc64:	f1bb 0f20 	cmp.w	fp, #32
 800fc68:	d107      	bne.n	800fc7a <__gethex+0x242>
 800fc6a:	9b02      	ldr	r3, [sp, #8]
 800fc6c:	9a00      	ldr	r2, [sp, #0]
 800fc6e:	f843 2b04 	str.w	r2, [r3], #4
 800fc72:	9302      	str	r3, [sp, #8]
 800fc74:	2300      	movs	r3, #0
 800fc76:	9300      	str	r3, [sp, #0]
 800fc78:	469b      	mov	fp, r3
 800fc7a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800fc7e:	f7ff fec6 	bl	800fa0e <__hexdig_fun>
 800fc82:	9b00      	ldr	r3, [sp, #0]
 800fc84:	f000 000f 	and.w	r0, r0, #15
 800fc88:	fa00 f00b 	lsl.w	r0, r0, fp
 800fc8c:	4303      	orrs	r3, r0
 800fc8e:	9300      	str	r3, [sp, #0]
 800fc90:	f10b 0b04 	add.w	fp, fp, #4
 800fc94:	9b03      	ldr	r3, [sp, #12]
 800fc96:	e00d      	b.n	800fcb4 <__gethex+0x27c>
 800fc98:	9b03      	ldr	r3, [sp, #12]
 800fc9a:	9a06      	ldr	r2, [sp, #24]
 800fc9c:	4413      	add	r3, r2
 800fc9e:	42bb      	cmp	r3, r7
 800fca0:	d3e0      	bcc.n	800fc64 <__gethex+0x22c>
 800fca2:	4618      	mov	r0, r3
 800fca4:	9901      	ldr	r1, [sp, #4]
 800fca6:	9307      	str	r3, [sp, #28]
 800fca8:	4652      	mov	r2, sl
 800fcaa:	f7fd ff2f 	bl	800db0c <strncmp>
 800fcae:	9b07      	ldr	r3, [sp, #28]
 800fcb0:	2800      	cmp	r0, #0
 800fcb2:	d1d7      	bne.n	800fc64 <__gethex+0x22c>
 800fcb4:	461e      	mov	r6, r3
 800fcb6:	e78b      	b.n	800fbd0 <__gethex+0x198>
 800fcb8:	f04f 0a03 	mov.w	sl, #3
 800fcbc:	e7b8      	b.n	800fc30 <__gethex+0x1f8>
 800fcbe:	da0a      	bge.n	800fcd6 <__gethex+0x29e>
 800fcc0:	1a37      	subs	r7, r6, r0
 800fcc2:	4621      	mov	r1, r4
 800fcc4:	ee18 0a10 	vmov	r0, s16
 800fcc8:	463a      	mov	r2, r7
 800fcca:	f000 fca3 	bl	8010614 <__lshift>
 800fcce:	1bed      	subs	r5, r5, r7
 800fcd0:	4604      	mov	r4, r0
 800fcd2:	f100 0914 	add.w	r9, r0, #20
 800fcd6:	f04f 0a00 	mov.w	sl, #0
 800fcda:	e7ae      	b.n	800fc3a <__gethex+0x202>
 800fcdc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800fce0:	42a8      	cmp	r0, r5
 800fce2:	dd72      	ble.n	800fdca <__gethex+0x392>
 800fce4:	1b45      	subs	r5, r0, r5
 800fce6:	42ae      	cmp	r6, r5
 800fce8:	dc36      	bgt.n	800fd58 <__gethex+0x320>
 800fcea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fcee:	2b02      	cmp	r3, #2
 800fcf0:	d02a      	beq.n	800fd48 <__gethex+0x310>
 800fcf2:	2b03      	cmp	r3, #3
 800fcf4:	d02c      	beq.n	800fd50 <__gethex+0x318>
 800fcf6:	2b01      	cmp	r3, #1
 800fcf8:	d115      	bne.n	800fd26 <__gethex+0x2ee>
 800fcfa:	42ae      	cmp	r6, r5
 800fcfc:	d113      	bne.n	800fd26 <__gethex+0x2ee>
 800fcfe:	2e01      	cmp	r6, #1
 800fd00:	d10b      	bne.n	800fd1a <__gethex+0x2e2>
 800fd02:	9a04      	ldr	r2, [sp, #16]
 800fd04:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fd08:	6013      	str	r3, [r2, #0]
 800fd0a:	2301      	movs	r3, #1
 800fd0c:	6123      	str	r3, [r4, #16]
 800fd0e:	f8c9 3000 	str.w	r3, [r9]
 800fd12:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fd14:	2762      	movs	r7, #98	; 0x62
 800fd16:	601c      	str	r4, [r3, #0]
 800fd18:	e723      	b.n	800fb62 <__gethex+0x12a>
 800fd1a:	1e71      	subs	r1, r6, #1
 800fd1c:	4620      	mov	r0, r4
 800fd1e:	f000 feb8 	bl	8010a92 <__any_on>
 800fd22:	2800      	cmp	r0, #0
 800fd24:	d1ed      	bne.n	800fd02 <__gethex+0x2ca>
 800fd26:	ee18 0a10 	vmov	r0, s16
 800fd2a:	4621      	mov	r1, r4
 800fd2c:	f000 fa56 	bl	80101dc <_Bfree>
 800fd30:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800fd32:	2300      	movs	r3, #0
 800fd34:	6013      	str	r3, [r2, #0]
 800fd36:	2750      	movs	r7, #80	; 0x50
 800fd38:	e713      	b.n	800fb62 <__gethex+0x12a>
 800fd3a:	bf00      	nop
 800fd3c:	08017874 	.word	0x08017874
 800fd40:	08017794 	.word	0x08017794
 800fd44:	08017808 	.word	0x08017808
 800fd48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d1eb      	bne.n	800fd26 <__gethex+0x2ee>
 800fd4e:	e7d8      	b.n	800fd02 <__gethex+0x2ca>
 800fd50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d1d5      	bne.n	800fd02 <__gethex+0x2ca>
 800fd56:	e7e6      	b.n	800fd26 <__gethex+0x2ee>
 800fd58:	1e6f      	subs	r7, r5, #1
 800fd5a:	f1ba 0f00 	cmp.w	sl, #0
 800fd5e:	d131      	bne.n	800fdc4 <__gethex+0x38c>
 800fd60:	b127      	cbz	r7, 800fd6c <__gethex+0x334>
 800fd62:	4639      	mov	r1, r7
 800fd64:	4620      	mov	r0, r4
 800fd66:	f000 fe94 	bl	8010a92 <__any_on>
 800fd6a:	4682      	mov	sl, r0
 800fd6c:	117b      	asrs	r3, r7, #5
 800fd6e:	2101      	movs	r1, #1
 800fd70:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800fd74:	f007 071f 	and.w	r7, r7, #31
 800fd78:	fa01 f707 	lsl.w	r7, r1, r7
 800fd7c:	421f      	tst	r7, r3
 800fd7e:	4629      	mov	r1, r5
 800fd80:	4620      	mov	r0, r4
 800fd82:	bf18      	it	ne
 800fd84:	f04a 0a02 	orrne.w	sl, sl, #2
 800fd88:	1b76      	subs	r6, r6, r5
 800fd8a:	f7ff fdee 	bl	800f96a <rshift>
 800fd8e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fd92:	2702      	movs	r7, #2
 800fd94:	f1ba 0f00 	cmp.w	sl, #0
 800fd98:	d048      	beq.n	800fe2c <__gethex+0x3f4>
 800fd9a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fd9e:	2b02      	cmp	r3, #2
 800fda0:	d015      	beq.n	800fdce <__gethex+0x396>
 800fda2:	2b03      	cmp	r3, #3
 800fda4:	d017      	beq.n	800fdd6 <__gethex+0x39e>
 800fda6:	2b01      	cmp	r3, #1
 800fda8:	d109      	bne.n	800fdbe <__gethex+0x386>
 800fdaa:	f01a 0f02 	tst.w	sl, #2
 800fdae:	d006      	beq.n	800fdbe <__gethex+0x386>
 800fdb0:	f8d9 0000 	ldr.w	r0, [r9]
 800fdb4:	ea4a 0a00 	orr.w	sl, sl, r0
 800fdb8:	f01a 0f01 	tst.w	sl, #1
 800fdbc:	d10e      	bne.n	800fddc <__gethex+0x3a4>
 800fdbe:	f047 0710 	orr.w	r7, r7, #16
 800fdc2:	e033      	b.n	800fe2c <__gethex+0x3f4>
 800fdc4:	f04f 0a01 	mov.w	sl, #1
 800fdc8:	e7d0      	b.n	800fd6c <__gethex+0x334>
 800fdca:	2701      	movs	r7, #1
 800fdcc:	e7e2      	b.n	800fd94 <__gethex+0x35c>
 800fdce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fdd0:	f1c3 0301 	rsb	r3, r3, #1
 800fdd4:	9315      	str	r3, [sp, #84]	; 0x54
 800fdd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d0f0      	beq.n	800fdbe <__gethex+0x386>
 800fddc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fde0:	f104 0314 	add.w	r3, r4, #20
 800fde4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fde8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fdec:	f04f 0c00 	mov.w	ip, #0
 800fdf0:	4618      	mov	r0, r3
 800fdf2:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdf6:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fdfa:	d01c      	beq.n	800fe36 <__gethex+0x3fe>
 800fdfc:	3201      	adds	r2, #1
 800fdfe:	6002      	str	r2, [r0, #0]
 800fe00:	2f02      	cmp	r7, #2
 800fe02:	f104 0314 	add.w	r3, r4, #20
 800fe06:	d13f      	bne.n	800fe88 <__gethex+0x450>
 800fe08:	f8d8 2000 	ldr.w	r2, [r8]
 800fe0c:	3a01      	subs	r2, #1
 800fe0e:	42b2      	cmp	r2, r6
 800fe10:	d10a      	bne.n	800fe28 <__gethex+0x3f0>
 800fe12:	1171      	asrs	r1, r6, #5
 800fe14:	2201      	movs	r2, #1
 800fe16:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fe1a:	f006 061f 	and.w	r6, r6, #31
 800fe1e:	fa02 f606 	lsl.w	r6, r2, r6
 800fe22:	421e      	tst	r6, r3
 800fe24:	bf18      	it	ne
 800fe26:	4617      	movne	r7, r2
 800fe28:	f047 0720 	orr.w	r7, r7, #32
 800fe2c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fe2e:	601c      	str	r4, [r3, #0]
 800fe30:	9b04      	ldr	r3, [sp, #16]
 800fe32:	601d      	str	r5, [r3, #0]
 800fe34:	e695      	b.n	800fb62 <__gethex+0x12a>
 800fe36:	4299      	cmp	r1, r3
 800fe38:	f843 cc04 	str.w	ip, [r3, #-4]
 800fe3c:	d8d8      	bhi.n	800fdf0 <__gethex+0x3b8>
 800fe3e:	68a3      	ldr	r3, [r4, #8]
 800fe40:	459b      	cmp	fp, r3
 800fe42:	db19      	blt.n	800fe78 <__gethex+0x440>
 800fe44:	6861      	ldr	r1, [r4, #4]
 800fe46:	ee18 0a10 	vmov	r0, s16
 800fe4a:	3101      	adds	r1, #1
 800fe4c:	f000 f986 	bl	801015c <_Balloc>
 800fe50:	4681      	mov	r9, r0
 800fe52:	b918      	cbnz	r0, 800fe5c <__gethex+0x424>
 800fe54:	4b1a      	ldr	r3, [pc, #104]	; (800fec0 <__gethex+0x488>)
 800fe56:	4602      	mov	r2, r0
 800fe58:	2184      	movs	r1, #132	; 0x84
 800fe5a:	e6a8      	b.n	800fbae <__gethex+0x176>
 800fe5c:	6922      	ldr	r2, [r4, #16]
 800fe5e:	3202      	adds	r2, #2
 800fe60:	f104 010c 	add.w	r1, r4, #12
 800fe64:	0092      	lsls	r2, r2, #2
 800fe66:	300c      	adds	r0, #12
 800fe68:	f7fc fcde 	bl	800c828 <memcpy>
 800fe6c:	4621      	mov	r1, r4
 800fe6e:	ee18 0a10 	vmov	r0, s16
 800fe72:	f000 f9b3 	bl	80101dc <_Bfree>
 800fe76:	464c      	mov	r4, r9
 800fe78:	6923      	ldr	r3, [r4, #16]
 800fe7a:	1c5a      	adds	r2, r3, #1
 800fe7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fe80:	6122      	str	r2, [r4, #16]
 800fe82:	2201      	movs	r2, #1
 800fe84:	615a      	str	r2, [r3, #20]
 800fe86:	e7bb      	b.n	800fe00 <__gethex+0x3c8>
 800fe88:	6922      	ldr	r2, [r4, #16]
 800fe8a:	455a      	cmp	r2, fp
 800fe8c:	dd0b      	ble.n	800fea6 <__gethex+0x46e>
 800fe8e:	2101      	movs	r1, #1
 800fe90:	4620      	mov	r0, r4
 800fe92:	f7ff fd6a 	bl	800f96a <rshift>
 800fe96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fe9a:	3501      	adds	r5, #1
 800fe9c:	42ab      	cmp	r3, r5
 800fe9e:	f6ff aed0 	blt.w	800fc42 <__gethex+0x20a>
 800fea2:	2701      	movs	r7, #1
 800fea4:	e7c0      	b.n	800fe28 <__gethex+0x3f0>
 800fea6:	f016 061f 	ands.w	r6, r6, #31
 800feaa:	d0fa      	beq.n	800fea2 <__gethex+0x46a>
 800feac:	449a      	add	sl, r3
 800feae:	f1c6 0620 	rsb	r6, r6, #32
 800feb2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800feb6:	f000 fa47 	bl	8010348 <__hi0bits>
 800feba:	42b0      	cmp	r0, r6
 800febc:	dbe7      	blt.n	800fe8e <__gethex+0x456>
 800febe:	e7f0      	b.n	800fea2 <__gethex+0x46a>
 800fec0:	08017794 	.word	0x08017794

0800fec4 <L_shift>:
 800fec4:	f1c2 0208 	rsb	r2, r2, #8
 800fec8:	0092      	lsls	r2, r2, #2
 800feca:	b570      	push	{r4, r5, r6, lr}
 800fecc:	f1c2 0620 	rsb	r6, r2, #32
 800fed0:	6843      	ldr	r3, [r0, #4]
 800fed2:	6804      	ldr	r4, [r0, #0]
 800fed4:	fa03 f506 	lsl.w	r5, r3, r6
 800fed8:	432c      	orrs	r4, r5
 800feda:	40d3      	lsrs	r3, r2
 800fedc:	6004      	str	r4, [r0, #0]
 800fede:	f840 3f04 	str.w	r3, [r0, #4]!
 800fee2:	4288      	cmp	r0, r1
 800fee4:	d3f4      	bcc.n	800fed0 <L_shift+0xc>
 800fee6:	bd70      	pop	{r4, r5, r6, pc}

0800fee8 <__match>:
 800fee8:	b530      	push	{r4, r5, lr}
 800feea:	6803      	ldr	r3, [r0, #0]
 800feec:	3301      	adds	r3, #1
 800feee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fef2:	b914      	cbnz	r4, 800fefa <__match+0x12>
 800fef4:	6003      	str	r3, [r0, #0]
 800fef6:	2001      	movs	r0, #1
 800fef8:	bd30      	pop	{r4, r5, pc}
 800fefa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fefe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ff02:	2d19      	cmp	r5, #25
 800ff04:	bf98      	it	ls
 800ff06:	3220      	addls	r2, #32
 800ff08:	42a2      	cmp	r2, r4
 800ff0a:	d0f0      	beq.n	800feee <__match+0x6>
 800ff0c:	2000      	movs	r0, #0
 800ff0e:	e7f3      	b.n	800fef8 <__match+0x10>

0800ff10 <__hexnan>:
 800ff10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff14:	680b      	ldr	r3, [r1, #0]
 800ff16:	6801      	ldr	r1, [r0, #0]
 800ff18:	115e      	asrs	r6, r3, #5
 800ff1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ff1e:	f013 031f 	ands.w	r3, r3, #31
 800ff22:	b087      	sub	sp, #28
 800ff24:	bf18      	it	ne
 800ff26:	3604      	addne	r6, #4
 800ff28:	2500      	movs	r5, #0
 800ff2a:	1f37      	subs	r7, r6, #4
 800ff2c:	4682      	mov	sl, r0
 800ff2e:	4690      	mov	r8, r2
 800ff30:	9301      	str	r3, [sp, #4]
 800ff32:	f846 5c04 	str.w	r5, [r6, #-4]
 800ff36:	46b9      	mov	r9, r7
 800ff38:	463c      	mov	r4, r7
 800ff3a:	9502      	str	r5, [sp, #8]
 800ff3c:	46ab      	mov	fp, r5
 800ff3e:	784a      	ldrb	r2, [r1, #1]
 800ff40:	1c4b      	adds	r3, r1, #1
 800ff42:	9303      	str	r3, [sp, #12]
 800ff44:	b342      	cbz	r2, 800ff98 <__hexnan+0x88>
 800ff46:	4610      	mov	r0, r2
 800ff48:	9105      	str	r1, [sp, #20]
 800ff4a:	9204      	str	r2, [sp, #16]
 800ff4c:	f7ff fd5f 	bl	800fa0e <__hexdig_fun>
 800ff50:	2800      	cmp	r0, #0
 800ff52:	d14f      	bne.n	800fff4 <__hexnan+0xe4>
 800ff54:	9a04      	ldr	r2, [sp, #16]
 800ff56:	9905      	ldr	r1, [sp, #20]
 800ff58:	2a20      	cmp	r2, #32
 800ff5a:	d818      	bhi.n	800ff8e <__hexnan+0x7e>
 800ff5c:	9b02      	ldr	r3, [sp, #8]
 800ff5e:	459b      	cmp	fp, r3
 800ff60:	dd13      	ble.n	800ff8a <__hexnan+0x7a>
 800ff62:	454c      	cmp	r4, r9
 800ff64:	d206      	bcs.n	800ff74 <__hexnan+0x64>
 800ff66:	2d07      	cmp	r5, #7
 800ff68:	dc04      	bgt.n	800ff74 <__hexnan+0x64>
 800ff6a:	462a      	mov	r2, r5
 800ff6c:	4649      	mov	r1, r9
 800ff6e:	4620      	mov	r0, r4
 800ff70:	f7ff ffa8 	bl	800fec4 <L_shift>
 800ff74:	4544      	cmp	r4, r8
 800ff76:	d950      	bls.n	801001a <__hexnan+0x10a>
 800ff78:	2300      	movs	r3, #0
 800ff7a:	f1a4 0904 	sub.w	r9, r4, #4
 800ff7e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ff82:	f8cd b008 	str.w	fp, [sp, #8]
 800ff86:	464c      	mov	r4, r9
 800ff88:	461d      	mov	r5, r3
 800ff8a:	9903      	ldr	r1, [sp, #12]
 800ff8c:	e7d7      	b.n	800ff3e <__hexnan+0x2e>
 800ff8e:	2a29      	cmp	r2, #41	; 0x29
 800ff90:	d156      	bne.n	8010040 <__hexnan+0x130>
 800ff92:	3102      	adds	r1, #2
 800ff94:	f8ca 1000 	str.w	r1, [sl]
 800ff98:	f1bb 0f00 	cmp.w	fp, #0
 800ff9c:	d050      	beq.n	8010040 <__hexnan+0x130>
 800ff9e:	454c      	cmp	r4, r9
 800ffa0:	d206      	bcs.n	800ffb0 <__hexnan+0xa0>
 800ffa2:	2d07      	cmp	r5, #7
 800ffa4:	dc04      	bgt.n	800ffb0 <__hexnan+0xa0>
 800ffa6:	462a      	mov	r2, r5
 800ffa8:	4649      	mov	r1, r9
 800ffaa:	4620      	mov	r0, r4
 800ffac:	f7ff ff8a 	bl	800fec4 <L_shift>
 800ffb0:	4544      	cmp	r4, r8
 800ffb2:	d934      	bls.n	801001e <__hexnan+0x10e>
 800ffb4:	f1a8 0204 	sub.w	r2, r8, #4
 800ffb8:	4623      	mov	r3, r4
 800ffba:	f853 1b04 	ldr.w	r1, [r3], #4
 800ffbe:	f842 1f04 	str.w	r1, [r2, #4]!
 800ffc2:	429f      	cmp	r7, r3
 800ffc4:	d2f9      	bcs.n	800ffba <__hexnan+0xaa>
 800ffc6:	1b3b      	subs	r3, r7, r4
 800ffc8:	f023 0303 	bic.w	r3, r3, #3
 800ffcc:	3304      	adds	r3, #4
 800ffce:	3401      	adds	r4, #1
 800ffd0:	3e03      	subs	r6, #3
 800ffd2:	42b4      	cmp	r4, r6
 800ffd4:	bf88      	it	hi
 800ffd6:	2304      	movhi	r3, #4
 800ffd8:	4443      	add	r3, r8
 800ffda:	2200      	movs	r2, #0
 800ffdc:	f843 2b04 	str.w	r2, [r3], #4
 800ffe0:	429f      	cmp	r7, r3
 800ffe2:	d2fb      	bcs.n	800ffdc <__hexnan+0xcc>
 800ffe4:	683b      	ldr	r3, [r7, #0]
 800ffe6:	b91b      	cbnz	r3, 800fff0 <__hexnan+0xe0>
 800ffe8:	4547      	cmp	r7, r8
 800ffea:	d127      	bne.n	801003c <__hexnan+0x12c>
 800ffec:	2301      	movs	r3, #1
 800ffee:	603b      	str	r3, [r7, #0]
 800fff0:	2005      	movs	r0, #5
 800fff2:	e026      	b.n	8010042 <__hexnan+0x132>
 800fff4:	3501      	adds	r5, #1
 800fff6:	2d08      	cmp	r5, #8
 800fff8:	f10b 0b01 	add.w	fp, fp, #1
 800fffc:	dd06      	ble.n	801000c <__hexnan+0xfc>
 800fffe:	4544      	cmp	r4, r8
 8010000:	d9c3      	bls.n	800ff8a <__hexnan+0x7a>
 8010002:	2300      	movs	r3, #0
 8010004:	f844 3c04 	str.w	r3, [r4, #-4]
 8010008:	2501      	movs	r5, #1
 801000a:	3c04      	subs	r4, #4
 801000c:	6822      	ldr	r2, [r4, #0]
 801000e:	f000 000f 	and.w	r0, r0, #15
 8010012:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8010016:	6022      	str	r2, [r4, #0]
 8010018:	e7b7      	b.n	800ff8a <__hexnan+0x7a>
 801001a:	2508      	movs	r5, #8
 801001c:	e7b5      	b.n	800ff8a <__hexnan+0x7a>
 801001e:	9b01      	ldr	r3, [sp, #4]
 8010020:	2b00      	cmp	r3, #0
 8010022:	d0df      	beq.n	800ffe4 <__hexnan+0xd4>
 8010024:	f04f 32ff 	mov.w	r2, #4294967295
 8010028:	f1c3 0320 	rsb	r3, r3, #32
 801002c:	fa22 f303 	lsr.w	r3, r2, r3
 8010030:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010034:	401a      	ands	r2, r3
 8010036:	f846 2c04 	str.w	r2, [r6, #-4]
 801003a:	e7d3      	b.n	800ffe4 <__hexnan+0xd4>
 801003c:	3f04      	subs	r7, #4
 801003e:	e7d1      	b.n	800ffe4 <__hexnan+0xd4>
 8010040:	2004      	movs	r0, #4
 8010042:	b007      	add	sp, #28
 8010044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010048 <_localeconv_r>:
 8010048:	4800      	ldr	r0, [pc, #0]	; (801004c <_localeconv_r+0x4>)
 801004a:	4770      	bx	lr
 801004c:	24000234 	.word	0x24000234

08010050 <__retarget_lock_init_recursive>:
 8010050:	4770      	bx	lr

08010052 <__retarget_lock_acquire_recursive>:
 8010052:	4770      	bx	lr

08010054 <__retarget_lock_release_recursive>:
 8010054:	4770      	bx	lr

08010056 <__swhatbuf_r>:
 8010056:	b570      	push	{r4, r5, r6, lr}
 8010058:	460e      	mov	r6, r1
 801005a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801005e:	2900      	cmp	r1, #0
 8010060:	b096      	sub	sp, #88	; 0x58
 8010062:	4614      	mov	r4, r2
 8010064:	461d      	mov	r5, r3
 8010066:	da07      	bge.n	8010078 <__swhatbuf_r+0x22>
 8010068:	2300      	movs	r3, #0
 801006a:	602b      	str	r3, [r5, #0]
 801006c:	89b3      	ldrh	r3, [r6, #12]
 801006e:	061a      	lsls	r2, r3, #24
 8010070:	d410      	bmi.n	8010094 <__swhatbuf_r+0x3e>
 8010072:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010076:	e00e      	b.n	8010096 <__swhatbuf_r+0x40>
 8010078:	466a      	mov	r2, sp
 801007a:	f000 ff7b 	bl	8010f74 <_fstat_r>
 801007e:	2800      	cmp	r0, #0
 8010080:	dbf2      	blt.n	8010068 <__swhatbuf_r+0x12>
 8010082:	9a01      	ldr	r2, [sp, #4]
 8010084:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010088:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801008c:	425a      	negs	r2, r3
 801008e:	415a      	adcs	r2, r3
 8010090:	602a      	str	r2, [r5, #0]
 8010092:	e7ee      	b.n	8010072 <__swhatbuf_r+0x1c>
 8010094:	2340      	movs	r3, #64	; 0x40
 8010096:	2000      	movs	r0, #0
 8010098:	6023      	str	r3, [r4, #0]
 801009a:	b016      	add	sp, #88	; 0x58
 801009c:	bd70      	pop	{r4, r5, r6, pc}
	...

080100a0 <__smakebuf_r>:
 80100a0:	898b      	ldrh	r3, [r1, #12]
 80100a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80100a4:	079d      	lsls	r5, r3, #30
 80100a6:	4606      	mov	r6, r0
 80100a8:	460c      	mov	r4, r1
 80100aa:	d507      	bpl.n	80100bc <__smakebuf_r+0x1c>
 80100ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80100b0:	6023      	str	r3, [r4, #0]
 80100b2:	6123      	str	r3, [r4, #16]
 80100b4:	2301      	movs	r3, #1
 80100b6:	6163      	str	r3, [r4, #20]
 80100b8:	b002      	add	sp, #8
 80100ba:	bd70      	pop	{r4, r5, r6, pc}
 80100bc:	ab01      	add	r3, sp, #4
 80100be:	466a      	mov	r2, sp
 80100c0:	f7ff ffc9 	bl	8010056 <__swhatbuf_r>
 80100c4:	9900      	ldr	r1, [sp, #0]
 80100c6:	4605      	mov	r5, r0
 80100c8:	4630      	mov	r0, r6
 80100ca:	f7fc fc2d 	bl	800c928 <_malloc_r>
 80100ce:	b948      	cbnz	r0, 80100e4 <__smakebuf_r+0x44>
 80100d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100d4:	059a      	lsls	r2, r3, #22
 80100d6:	d4ef      	bmi.n	80100b8 <__smakebuf_r+0x18>
 80100d8:	f023 0303 	bic.w	r3, r3, #3
 80100dc:	f043 0302 	orr.w	r3, r3, #2
 80100e0:	81a3      	strh	r3, [r4, #12]
 80100e2:	e7e3      	b.n	80100ac <__smakebuf_r+0xc>
 80100e4:	4b0d      	ldr	r3, [pc, #52]	; (801011c <__smakebuf_r+0x7c>)
 80100e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80100e8:	89a3      	ldrh	r3, [r4, #12]
 80100ea:	6020      	str	r0, [r4, #0]
 80100ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80100f0:	81a3      	strh	r3, [r4, #12]
 80100f2:	9b00      	ldr	r3, [sp, #0]
 80100f4:	6163      	str	r3, [r4, #20]
 80100f6:	9b01      	ldr	r3, [sp, #4]
 80100f8:	6120      	str	r0, [r4, #16]
 80100fa:	b15b      	cbz	r3, 8010114 <__smakebuf_r+0x74>
 80100fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010100:	4630      	mov	r0, r6
 8010102:	f000 ff49 	bl	8010f98 <_isatty_r>
 8010106:	b128      	cbz	r0, 8010114 <__smakebuf_r+0x74>
 8010108:	89a3      	ldrh	r3, [r4, #12]
 801010a:	f023 0303 	bic.w	r3, r3, #3
 801010e:	f043 0301 	orr.w	r3, r3, #1
 8010112:	81a3      	strh	r3, [r4, #12]
 8010114:	89a0      	ldrh	r0, [r4, #12]
 8010116:	4305      	orrs	r5, r0
 8010118:	81a5      	strh	r5, [r4, #12]
 801011a:	e7cd      	b.n	80100b8 <__smakebuf_r+0x18>
 801011c:	0800f7c9 	.word	0x0800f7c9

08010120 <__ascii_mbtowc>:
 8010120:	b082      	sub	sp, #8
 8010122:	b901      	cbnz	r1, 8010126 <__ascii_mbtowc+0x6>
 8010124:	a901      	add	r1, sp, #4
 8010126:	b142      	cbz	r2, 801013a <__ascii_mbtowc+0x1a>
 8010128:	b14b      	cbz	r3, 801013e <__ascii_mbtowc+0x1e>
 801012a:	7813      	ldrb	r3, [r2, #0]
 801012c:	600b      	str	r3, [r1, #0]
 801012e:	7812      	ldrb	r2, [r2, #0]
 8010130:	1e10      	subs	r0, r2, #0
 8010132:	bf18      	it	ne
 8010134:	2001      	movne	r0, #1
 8010136:	b002      	add	sp, #8
 8010138:	4770      	bx	lr
 801013a:	4610      	mov	r0, r2
 801013c:	e7fb      	b.n	8010136 <__ascii_mbtowc+0x16>
 801013e:	f06f 0001 	mvn.w	r0, #1
 8010142:	e7f8      	b.n	8010136 <__ascii_mbtowc+0x16>

08010144 <__malloc_lock>:
 8010144:	4801      	ldr	r0, [pc, #4]	; (801014c <__malloc_lock+0x8>)
 8010146:	f7ff bf84 	b.w	8010052 <__retarget_lock_acquire_recursive>
 801014a:	bf00      	nop
 801014c:	24000d00 	.word	0x24000d00

08010150 <__malloc_unlock>:
 8010150:	4801      	ldr	r0, [pc, #4]	; (8010158 <__malloc_unlock+0x8>)
 8010152:	f7ff bf7f 	b.w	8010054 <__retarget_lock_release_recursive>
 8010156:	bf00      	nop
 8010158:	24000d00 	.word	0x24000d00

0801015c <_Balloc>:
 801015c:	b570      	push	{r4, r5, r6, lr}
 801015e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010160:	4604      	mov	r4, r0
 8010162:	460d      	mov	r5, r1
 8010164:	b976      	cbnz	r6, 8010184 <_Balloc+0x28>
 8010166:	2010      	movs	r0, #16
 8010168:	f7fc fb4e 	bl	800c808 <malloc>
 801016c:	4602      	mov	r2, r0
 801016e:	6260      	str	r0, [r4, #36]	; 0x24
 8010170:	b920      	cbnz	r0, 801017c <_Balloc+0x20>
 8010172:	4b18      	ldr	r3, [pc, #96]	; (80101d4 <_Balloc+0x78>)
 8010174:	4818      	ldr	r0, [pc, #96]	; (80101d8 <_Balloc+0x7c>)
 8010176:	2166      	movs	r1, #102	; 0x66
 8010178:	f7fc faec 	bl	800c754 <__assert_func>
 801017c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010180:	6006      	str	r6, [r0, #0]
 8010182:	60c6      	str	r6, [r0, #12]
 8010184:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010186:	68f3      	ldr	r3, [r6, #12]
 8010188:	b183      	cbz	r3, 80101ac <_Balloc+0x50>
 801018a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801018c:	68db      	ldr	r3, [r3, #12]
 801018e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010192:	b9b8      	cbnz	r0, 80101c4 <_Balloc+0x68>
 8010194:	2101      	movs	r1, #1
 8010196:	fa01 f605 	lsl.w	r6, r1, r5
 801019a:	1d72      	adds	r2, r6, #5
 801019c:	0092      	lsls	r2, r2, #2
 801019e:	4620      	mov	r0, r4
 80101a0:	f000 fc98 	bl	8010ad4 <_calloc_r>
 80101a4:	b160      	cbz	r0, 80101c0 <_Balloc+0x64>
 80101a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80101aa:	e00e      	b.n	80101ca <_Balloc+0x6e>
 80101ac:	2221      	movs	r2, #33	; 0x21
 80101ae:	2104      	movs	r1, #4
 80101b0:	4620      	mov	r0, r4
 80101b2:	f000 fc8f 	bl	8010ad4 <_calloc_r>
 80101b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80101b8:	60f0      	str	r0, [r6, #12]
 80101ba:	68db      	ldr	r3, [r3, #12]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d1e4      	bne.n	801018a <_Balloc+0x2e>
 80101c0:	2000      	movs	r0, #0
 80101c2:	bd70      	pop	{r4, r5, r6, pc}
 80101c4:	6802      	ldr	r2, [r0, #0]
 80101c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80101ca:	2300      	movs	r3, #0
 80101cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80101d0:	e7f7      	b.n	80101c2 <_Balloc+0x66>
 80101d2:	bf00      	nop
 80101d4:	0801771e 	.word	0x0801771e
 80101d8:	08017888 	.word	0x08017888

080101dc <_Bfree>:
 80101dc:	b570      	push	{r4, r5, r6, lr}
 80101de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80101e0:	4605      	mov	r5, r0
 80101e2:	460c      	mov	r4, r1
 80101e4:	b976      	cbnz	r6, 8010204 <_Bfree+0x28>
 80101e6:	2010      	movs	r0, #16
 80101e8:	f7fc fb0e 	bl	800c808 <malloc>
 80101ec:	4602      	mov	r2, r0
 80101ee:	6268      	str	r0, [r5, #36]	; 0x24
 80101f0:	b920      	cbnz	r0, 80101fc <_Bfree+0x20>
 80101f2:	4b09      	ldr	r3, [pc, #36]	; (8010218 <_Bfree+0x3c>)
 80101f4:	4809      	ldr	r0, [pc, #36]	; (801021c <_Bfree+0x40>)
 80101f6:	218a      	movs	r1, #138	; 0x8a
 80101f8:	f7fc faac 	bl	800c754 <__assert_func>
 80101fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010200:	6006      	str	r6, [r0, #0]
 8010202:	60c6      	str	r6, [r0, #12]
 8010204:	b13c      	cbz	r4, 8010216 <_Bfree+0x3a>
 8010206:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010208:	6862      	ldr	r2, [r4, #4]
 801020a:	68db      	ldr	r3, [r3, #12]
 801020c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010210:	6021      	str	r1, [r4, #0]
 8010212:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010216:	bd70      	pop	{r4, r5, r6, pc}
 8010218:	0801771e 	.word	0x0801771e
 801021c:	08017888 	.word	0x08017888

08010220 <__multadd>:
 8010220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010224:	690e      	ldr	r6, [r1, #16]
 8010226:	4607      	mov	r7, r0
 8010228:	4698      	mov	r8, r3
 801022a:	460c      	mov	r4, r1
 801022c:	f101 0014 	add.w	r0, r1, #20
 8010230:	2300      	movs	r3, #0
 8010232:	6805      	ldr	r5, [r0, #0]
 8010234:	b2a9      	uxth	r1, r5
 8010236:	fb02 8101 	mla	r1, r2, r1, r8
 801023a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801023e:	0c2d      	lsrs	r5, r5, #16
 8010240:	fb02 c505 	mla	r5, r2, r5, ip
 8010244:	b289      	uxth	r1, r1
 8010246:	3301      	adds	r3, #1
 8010248:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801024c:	429e      	cmp	r6, r3
 801024e:	f840 1b04 	str.w	r1, [r0], #4
 8010252:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8010256:	dcec      	bgt.n	8010232 <__multadd+0x12>
 8010258:	f1b8 0f00 	cmp.w	r8, #0
 801025c:	d022      	beq.n	80102a4 <__multadd+0x84>
 801025e:	68a3      	ldr	r3, [r4, #8]
 8010260:	42b3      	cmp	r3, r6
 8010262:	dc19      	bgt.n	8010298 <__multadd+0x78>
 8010264:	6861      	ldr	r1, [r4, #4]
 8010266:	4638      	mov	r0, r7
 8010268:	3101      	adds	r1, #1
 801026a:	f7ff ff77 	bl	801015c <_Balloc>
 801026e:	4605      	mov	r5, r0
 8010270:	b928      	cbnz	r0, 801027e <__multadd+0x5e>
 8010272:	4602      	mov	r2, r0
 8010274:	4b0d      	ldr	r3, [pc, #52]	; (80102ac <__multadd+0x8c>)
 8010276:	480e      	ldr	r0, [pc, #56]	; (80102b0 <__multadd+0x90>)
 8010278:	21b5      	movs	r1, #181	; 0xb5
 801027a:	f7fc fa6b 	bl	800c754 <__assert_func>
 801027e:	6922      	ldr	r2, [r4, #16]
 8010280:	3202      	adds	r2, #2
 8010282:	f104 010c 	add.w	r1, r4, #12
 8010286:	0092      	lsls	r2, r2, #2
 8010288:	300c      	adds	r0, #12
 801028a:	f7fc facd 	bl	800c828 <memcpy>
 801028e:	4621      	mov	r1, r4
 8010290:	4638      	mov	r0, r7
 8010292:	f7ff ffa3 	bl	80101dc <_Bfree>
 8010296:	462c      	mov	r4, r5
 8010298:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801029c:	3601      	adds	r6, #1
 801029e:	f8c3 8014 	str.w	r8, [r3, #20]
 80102a2:	6126      	str	r6, [r4, #16]
 80102a4:	4620      	mov	r0, r4
 80102a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102aa:	bf00      	nop
 80102ac:	08017794 	.word	0x08017794
 80102b0:	08017888 	.word	0x08017888

080102b4 <__s2b>:
 80102b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80102b8:	460c      	mov	r4, r1
 80102ba:	4615      	mov	r5, r2
 80102bc:	461f      	mov	r7, r3
 80102be:	2209      	movs	r2, #9
 80102c0:	3308      	adds	r3, #8
 80102c2:	4606      	mov	r6, r0
 80102c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80102c8:	2100      	movs	r1, #0
 80102ca:	2201      	movs	r2, #1
 80102cc:	429a      	cmp	r2, r3
 80102ce:	db09      	blt.n	80102e4 <__s2b+0x30>
 80102d0:	4630      	mov	r0, r6
 80102d2:	f7ff ff43 	bl	801015c <_Balloc>
 80102d6:	b940      	cbnz	r0, 80102ea <__s2b+0x36>
 80102d8:	4602      	mov	r2, r0
 80102da:	4b19      	ldr	r3, [pc, #100]	; (8010340 <__s2b+0x8c>)
 80102dc:	4819      	ldr	r0, [pc, #100]	; (8010344 <__s2b+0x90>)
 80102de:	21ce      	movs	r1, #206	; 0xce
 80102e0:	f7fc fa38 	bl	800c754 <__assert_func>
 80102e4:	0052      	lsls	r2, r2, #1
 80102e6:	3101      	adds	r1, #1
 80102e8:	e7f0      	b.n	80102cc <__s2b+0x18>
 80102ea:	9b08      	ldr	r3, [sp, #32]
 80102ec:	6143      	str	r3, [r0, #20]
 80102ee:	2d09      	cmp	r5, #9
 80102f0:	f04f 0301 	mov.w	r3, #1
 80102f4:	6103      	str	r3, [r0, #16]
 80102f6:	dd16      	ble.n	8010326 <__s2b+0x72>
 80102f8:	f104 0909 	add.w	r9, r4, #9
 80102fc:	46c8      	mov	r8, r9
 80102fe:	442c      	add	r4, r5
 8010300:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010304:	4601      	mov	r1, r0
 8010306:	3b30      	subs	r3, #48	; 0x30
 8010308:	220a      	movs	r2, #10
 801030a:	4630      	mov	r0, r6
 801030c:	f7ff ff88 	bl	8010220 <__multadd>
 8010310:	45a0      	cmp	r8, r4
 8010312:	d1f5      	bne.n	8010300 <__s2b+0x4c>
 8010314:	f1a5 0408 	sub.w	r4, r5, #8
 8010318:	444c      	add	r4, r9
 801031a:	1b2d      	subs	r5, r5, r4
 801031c:	1963      	adds	r3, r4, r5
 801031e:	42bb      	cmp	r3, r7
 8010320:	db04      	blt.n	801032c <__s2b+0x78>
 8010322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010326:	340a      	adds	r4, #10
 8010328:	2509      	movs	r5, #9
 801032a:	e7f6      	b.n	801031a <__s2b+0x66>
 801032c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010330:	4601      	mov	r1, r0
 8010332:	3b30      	subs	r3, #48	; 0x30
 8010334:	220a      	movs	r2, #10
 8010336:	4630      	mov	r0, r6
 8010338:	f7ff ff72 	bl	8010220 <__multadd>
 801033c:	e7ee      	b.n	801031c <__s2b+0x68>
 801033e:	bf00      	nop
 8010340:	08017794 	.word	0x08017794
 8010344:	08017888 	.word	0x08017888

08010348 <__hi0bits>:
 8010348:	0c03      	lsrs	r3, r0, #16
 801034a:	041b      	lsls	r3, r3, #16
 801034c:	b9d3      	cbnz	r3, 8010384 <__hi0bits+0x3c>
 801034e:	0400      	lsls	r0, r0, #16
 8010350:	2310      	movs	r3, #16
 8010352:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010356:	bf04      	itt	eq
 8010358:	0200      	lsleq	r0, r0, #8
 801035a:	3308      	addeq	r3, #8
 801035c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010360:	bf04      	itt	eq
 8010362:	0100      	lsleq	r0, r0, #4
 8010364:	3304      	addeq	r3, #4
 8010366:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801036a:	bf04      	itt	eq
 801036c:	0080      	lsleq	r0, r0, #2
 801036e:	3302      	addeq	r3, #2
 8010370:	2800      	cmp	r0, #0
 8010372:	db05      	blt.n	8010380 <__hi0bits+0x38>
 8010374:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010378:	f103 0301 	add.w	r3, r3, #1
 801037c:	bf08      	it	eq
 801037e:	2320      	moveq	r3, #32
 8010380:	4618      	mov	r0, r3
 8010382:	4770      	bx	lr
 8010384:	2300      	movs	r3, #0
 8010386:	e7e4      	b.n	8010352 <__hi0bits+0xa>

08010388 <__lo0bits>:
 8010388:	6803      	ldr	r3, [r0, #0]
 801038a:	f013 0207 	ands.w	r2, r3, #7
 801038e:	4601      	mov	r1, r0
 8010390:	d00b      	beq.n	80103aa <__lo0bits+0x22>
 8010392:	07da      	lsls	r2, r3, #31
 8010394:	d424      	bmi.n	80103e0 <__lo0bits+0x58>
 8010396:	0798      	lsls	r0, r3, #30
 8010398:	bf49      	itett	mi
 801039a:	085b      	lsrmi	r3, r3, #1
 801039c:	089b      	lsrpl	r3, r3, #2
 801039e:	2001      	movmi	r0, #1
 80103a0:	600b      	strmi	r3, [r1, #0]
 80103a2:	bf5c      	itt	pl
 80103a4:	600b      	strpl	r3, [r1, #0]
 80103a6:	2002      	movpl	r0, #2
 80103a8:	4770      	bx	lr
 80103aa:	b298      	uxth	r0, r3
 80103ac:	b9b0      	cbnz	r0, 80103dc <__lo0bits+0x54>
 80103ae:	0c1b      	lsrs	r3, r3, #16
 80103b0:	2010      	movs	r0, #16
 80103b2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80103b6:	bf04      	itt	eq
 80103b8:	0a1b      	lsreq	r3, r3, #8
 80103ba:	3008      	addeq	r0, #8
 80103bc:	071a      	lsls	r2, r3, #28
 80103be:	bf04      	itt	eq
 80103c0:	091b      	lsreq	r3, r3, #4
 80103c2:	3004      	addeq	r0, #4
 80103c4:	079a      	lsls	r2, r3, #30
 80103c6:	bf04      	itt	eq
 80103c8:	089b      	lsreq	r3, r3, #2
 80103ca:	3002      	addeq	r0, #2
 80103cc:	07da      	lsls	r2, r3, #31
 80103ce:	d403      	bmi.n	80103d8 <__lo0bits+0x50>
 80103d0:	085b      	lsrs	r3, r3, #1
 80103d2:	f100 0001 	add.w	r0, r0, #1
 80103d6:	d005      	beq.n	80103e4 <__lo0bits+0x5c>
 80103d8:	600b      	str	r3, [r1, #0]
 80103da:	4770      	bx	lr
 80103dc:	4610      	mov	r0, r2
 80103de:	e7e8      	b.n	80103b2 <__lo0bits+0x2a>
 80103e0:	2000      	movs	r0, #0
 80103e2:	4770      	bx	lr
 80103e4:	2020      	movs	r0, #32
 80103e6:	4770      	bx	lr

080103e8 <__i2b>:
 80103e8:	b510      	push	{r4, lr}
 80103ea:	460c      	mov	r4, r1
 80103ec:	2101      	movs	r1, #1
 80103ee:	f7ff feb5 	bl	801015c <_Balloc>
 80103f2:	4602      	mov	r2, r0
 80103f4:	b928      	cbnz	r0, 8010402 <__i2b+0x1a>
 80103f6:	4b05      	ldr	r3, [pc, #20]	; (801040c <__i2b+0x24>)
 80103f8:	4805      	ldr	r0, [pc, #20]	; (8010410 <__i2b+0x28>)
 80103fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80103fe:	f7fc f9a9 	bl	800c754 <__assert_func>
 8010402:	2301      	movs	r3, #1
 8010404:	6144      	str	r4, [r0, #20]
 8010406:	6103      	str	r3, [r0, #16]
 8010408:	bd10      	pop	{r4, pc}
 801040a:	bf00      	nop
 801040c:	08017794 	.word	0x08017794
 8010410:	08017888 	.word	0x08017888

08010414 <__multiply>:
 8010414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010418:	4614      	mov	r4, r2
 801041a:	690a      	ldr	r2, [r1, #16]
 801041c:	6923      	ldr	r3, [r4, #16]
 801041e:	429a      	cmp	r2, r3
 8010420:	bfb8      	it	lt
 8010422:	460b      	movlt	r3, r1
 8010424:	460d      	mov	r5, r1
 8010426:	bfbc      	itt	lt
 8010428:	4625      	movlt	r5, r4
 801042a:	461c      	movlt	r4, r3
 801042c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8010430:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8010434:	68ab      	ldr	r3, [r5, #8]
 8010436:	6869      	ldr	r1, [r5, #4]
 8010438:	eb0a 0709 	add.w	r7, sl, r9
 801043c:	42bb      	cmp	r3, r7
 801043e:	b085      	sub	sp, #20
 8010440:	bfb8      	it	lt
 8010442:	3101      	addlt	r1, #1
 8010444:	f7ff fe8a 	bl	801015c <_Balloc>
 8010448:	b930      	cbnz	r0, 8010458 <__multiply+0x44>
 801044a:	4602      	mov	r2, r0
 801044c:	4b42      	ldr	r3, [pc, #264]	; (8010558 <__multiply+0x144>)
 801044e:	4843      	ldr	r0, [pc, #268]	; (801055c <__multiply+0x148>)
 8010450:	f240 115d 	movw	r1, #349	; 0x15d
 8010454:	f7fc f97e 	bl	800c754 <__assert_func>
 8010458:	f100 0614 	add.w	r6, r0, #20
 801045c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8010460:	4633      	mov	r3, r6
 8010462:	2200      	movs	r2, #0
 8010464:	4543      	cmp	r3, r8
 8010466:	d31e      	bcc.n	80104a6 <__multiply+0x92>
 8010468:	f105 0c14 	add.w	ip, r5, #20
 801046c:	f104 0314 	add.w	r3, r4, #20
 8010470:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8010474:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8010478:	9202      	str	r2, [sp, #8]
 801047a:	ebac 0205 	sub.w	r2, ip, r5
 801047e:	3a15      	subs	r2, #21
 8010480:	f022 0203 	bic.w	r2, r2, #3
 8010484:	3204      	adds	r2, #4
 8010486:	f105 0115 	add.w	r1, r5, #21
 801048a:	458c      	cmp	ip, r1
 801048c:	bf38      	it	cc
 801048e:	2204      	movcc	r2, #4
 8010490:	9201      	str	r2, [sp, #4]
 8010492:	9a02      	ldr	r2, [sp, #8]
 8010494:	9303      	str	r3, [sp, #12]
 8010496:	429a      	cmp	r2, r3
 8010498:	d808      	bhi.n	80104ac <__multiply+0x98>
 801049a:	2f00      	cmp	r7, #0
 801049c:	dc55      	bgt.n	801054a <__multiply+0x136>
 801049e:	6107      	str	r7, [r0, #16]
 80104a0:	b005      	add	sp, #20
 80104a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104a6:	f843 2b04 	str.w	r2, [r3], #4
 80104aa:	e7db      	b.n	8010464 <__multiply+0x50>
 80104ac:	f8b3 a000 	ldrh.w	sl, [r3]
 80104b0:	f1ba 0f00 	cmp.w	sl, #0
 80104b4:	d020      	beq.n	80104f8 <__multiply+0xe4>
 80104b6:	f105 0e14 	add.w	lr, r5, #20
 80104ba:	46b1      	mov	r9, r6
 80104bc:	2200      	movs	r2, #0
 80104be:	f85e 4b04 	ldr.w	r4, [lr], #4
 80104c2:	f8d9 b000 	ldr.w	fp, [r9]
 80104c6:	b2a1      	uxth	r1, r4
 80104c8:	fa1f fb8b 	uxth.w	fp, fp
 80104cc:	fb0a b101 	mla	r1, sl, r1, fp
 80104d0:	4411      	add	r1, r2
 80104d2:	f8d9 2000 	ldr.w	r2, [r9]
 80104d6:	0c24      	lsrs	r4, r4, #16
 80104d8:	0c12      	lsrs	r2, r2, #16
 80104da:	fb0a 2404 	mla	r4, sl, r4, r2
 80104de:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80104e2:	b289      	uxth	r1, r1
 80104e4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80104e8:	45f4      	cmp	ip, lr
 80104ea:	f849 1b04 	str.w	r1, [r9], #4
 80104ee:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80104f2:	d8e4      	bhi.n	80104be <__multiply+0xaa>
 80104f4:	9901      	ldr	r1, [sp, #4]
 80104f6:	5072      	str	r2, [r6, r1]
 80104f8:	9a03      	ldr	r2, [sp, #12]
 80104fa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80104fe:	3304      	adds	r3, #4
 8010500:	f1b9 0f00 	cmp.w	r9, #0
 8010504:	d01f      	beq.n	8010546 <__multiply+0x132>
 8010506:	6834      	ldr	r4, [r6, #0]
 8010508:	f105 0114 	add.w	r1, r5, #20
 801050c:	46b6      	mov	lr, r6
 801050e:	f04f 0a00 	mov.w	sl, #0
 8010512:	880a      	ldrh	r2, [r1, #0]
 8010514:	f8be b002 	ldrh.w	fp, [lr, #2]
 8010518:	fb09 b202 	mla	r2, r9, r2, fp
 801051c:	4492      	add	sl, r2
 801051e:	b2a4      	uxth	r4, r4
 8010520:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8010524:	f84e 4b04 	str.w	r4, [lr], #4
 8010528:	f851 4b04 	ldr.w	r4, [r1], #4
 801052c:	f8be 2000 	ldrh.w	r2, [lr]
 8010530:	0c24      	lsrs	r4, r4, #16
 8010532:	fb09 2404 	mla	r4, r9, r4, r2
 8010536:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801053a:	458c      	cmp	ip, r1
 801053c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8010540:	d8e7      	bhi.n	8010512 <__multiply+0xfe>
 8010542:	9a01      	ldr	r2, [sp, #4]
 8010544:	50b4      	str	r4, [r6, r2]
 8010546:	3604      	adds	r6, #4
 8010548:	e7a3      	b.n	8010492 <__multiply+0x7e>
 801054a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801054e:	2b00      	cmp	r3, #0
 8010550:	d1a5      	bne.n	801049e <__multiply+0x8a>
 8010552:	3f01      	subs	r7, #1
 8010554:	e7a1      	b.n	801049a <__multiply+0x86>
 8010556:	bf00      	nop
 8010558:	08017794 	.word	0x08017794
 801055c:	08017888 	.word	0x08017888

08010560 <__pow5mult>:
 8010560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010564:	4615      	mov	r5, r2
 8010566:	f012 0203 	ands.w	r2, r2, #3
 801056a:	4606      	mov	r6, r0
 801056c:	460f      	mov	r7, r1
 801056e:	d007      	beq.n	8010580 <__pow5mult+0x20>
 8010570:	4c25      	ldr	r4, [pc, #148]	; (8010608 <__pow5mult+0xa8>)
 8010572:	3a01      	subs	r2, #1
 8010574:	2300      	movs	r3, #0
 8010576:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801057a:	f7ff fe51 	bl	8010220 <__multadd>
 801057e:	4607      	mov	r7, r0
 8010580:	10ad      	asrs	r5, r5, #2
 8010582:	d03d      	beq.n	8010600 <__pow5mult+0xa0>
 8010584:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010586:	b97c      	cbnz	r4, 80105a8 <__pow5mult+0x48>
 8010588:	2010      	movs	r0, #16
 801058a:	f7fc f93d 	bl	800c808 <malloc>
 801058e:	4602      	mov	r2, r0
 8010590:	6270      	str	r0, [r6, #36]	; 0x24
 8010592:	b928      	cbnz	r0, 80105a0 <__pow5mult+0x40>
 8010594:	4b1d      	ldr	r3, [pc, #116]	; (801060c <__pow5mult+0xac>)
 8010596:	481e      	ldr	r0, [pc, #120]	; (8010610 <__pow5mult+0xb0>)
 8010598:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801059c:	f7fc f8da 	bl	800c754 <__assert_func>
 80105a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80105a4:	6004      	str	r4, [r0, #0]
 80105a6:	60c4      	str	r4, [r0, #12]
 80105a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80105ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80105b0:	b94c      	cbnz	r4, 80105c6 <__pow5mult+0x66>
 80105b2:	f240 2171 	movw	r1, #625	; 0x271
 80105b6:	4630      	mov	r0, r6
 80105b8:	f7ff ff16 	bl	80103e8 <__i2b>
 80105bc:	2300      	movs	r3, #0
 80105be:	f8c8 0008 	str.w	r0, [r8, #8]
 80105c2:	4604      	mov	r4, r0
 80105c4:	6003      	str	r3, [r0, #0]
 80105c6:	f04f 0900 	mov.w	r9, #0
 80105ca:	07eb      	lsls	r3, r5, #31
 80105cc:	d50a      	bpl.n	80105e4 <__pow5mult+0x84>
 80105ce:	4639      	mov	r1, r7
 80105d0:	4622      	mov	r2, r4
 80105d2:	4630      	mov	r0, r6
 80105d4:	f7ff ff1e 	bl	8010414 <__multiply>
 80105d8:	4639      	mov	r1, r7
 80105da:	4680      	mov	r8, r0
 80105dc:	4630      	mov	r0, r6
 80105de:	f7ff fdfd 	bl	80101dc <_Bfree>
 80105e2:	4647      	mov	r7, r8
 80105e4:	106d      	asrs	r5, r5, #1
 80105e6:	d00b      	beq.n	8010600 <__pow5mult+0xa0>
 80105e8:	6820      	ldr	r0, [r4, #0]
 80105ea:	b938      	cbnz	r0, 80105fc <__pow5mult+0x9c>
 80105ec:	4622      	mov	r2, r4
 80105ee:	4621      	mov	r1, r4
 80105f0:	4630      	mov	r0, r6
 80105f2:	f7ff ff0f 	bl	8010414 <__multiply>
 80105f6:	6020      	str	r0, [r4, #0]
 80105f8:	f8c0 9000 	str.w	r9, [r0]
 80105fc:	4604      	mov	r4, r0
 80105fe:	e7e4      	b.n	80105ca <__pow5mult+0x6a>
 8010600:	4638      	mov	r0, r7
 8010602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010606:	bf00      	nop
 8010608:	080179d8 	.word	0x080179d8
 801060c:	0801771e 	.word	0x0801771e
 8010610:	08017888 	.word	0x08017888

08010614 <__lshift>:
 8010614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010618:	460c      	mov	r4, r1
 801061a:	6849      	ldr	r1, [r1, #4]
 801061c:	6923      	ldr	r3, [r4, #16]
 801061e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010622:	68a3      	ldr	r3, [r4, #8]
 8010624:	4607      	mov	r7, r0
 8010626:	4691      	mov	r9, r2
 8010628:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801062c:	f108 0601 	add.w	r6, r8, #1
 8010630:	42b3      	cmp	r3, r6
 8010632:	db0b      	blt.n	801064c <__lshift+0x38>
 8010634:	4638      	mov	r0, r7
 8010636:	f7ff fd91 	bl	801015c <_Balloc>
 801063a:	4605      	mov	r5, r0
 801063c:	b948      	cbnz	r0, 8010652 <__lshift+0x3e>
 801063e:	4602      	mov	r2, r0
 8010640:	4b28      	ldr	r3, [pc, #160]	; (80106e4 <__lshift+0xd0>)
 8010642:	4829      	ldr	r0, [pc, #164]	; (80106e8 <__lshift+0xd4>)
 8010644:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010648:	f7fc f884 	bl	800c754 <__assert_func>
 801064c:	3101      	adds	r1, #1
 801064e:	005b      	lsls	r3, r3, #1
 8010650:	e7ee      	b.n	8010630 <__lshift+0x1c>
 8010652:	2300      	movs	r3, #0
 8010654:	f100 0114 	add.w	r1, r0, #20
 8010658:	f100 0210 	add.w	r2, r0, #16
 801065c:	4618      	mov	r0, r3
 801065e:	4553      	cmp	r3, sl
 8010660:	db33      	blt.n	80106ca <__lshift+0xb6>
 8010662:	6920      	ldr	r0, [r4, #16]
 8010664:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010668:	f104 0314 	add.w	r3, r4, #20
 801066c:	f019 091f 	ands.w	r9, r9, #31
 8010670:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010674:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010678:	d02b      	beq.n	80106d2 <__lshift+0xbe>
 801067a:	f1c9 0e20 	rsb	lr, r9, #32
 801067e:	468a      	mov	sl, r1
 8010680:	2200      	movs	r2, #0
 8010682:	6818      	ldr	r0, [r3, #0]
 8010684:	fa00 f009 	lsl.w	r0, r0, r9
 8010688:	4302      	orrs	r2, r0
 801068a:	f84a 2b04 	str.w	r2, [sl], #4
 801068e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010692:	459c      	cmp	ip, r3
 8010694:	fa22 f20e 	lsr.w	r2, r2, lr
 8010698:	d8f3      	bhi.n	8010682 <__lshift+0x6e>
 801069a:	ebac 0304 	sub.w	r3, ip, r4
 801069e:	3b15      	subs	r3, #21
 80106a0:	f023 0303 	bic.w	r3, r3, #3
 80106a4:	3304      	adds	r3, #4
 80106a6:	f104 0015 	add.w	r0, r4, #21
 80106aa:	4584      	cmp	ip, r0
 80106ac:	bf38      	it	cc
 80106ae:	2304      	movcc	r3, #4
 80106b0:	50ca      	str	r2, [r1, r3]
 80106b2:	b10a      	cbz	r2, 80106b8 <__lshift+0xa4>
 80106b4:	f108 0602 	add.w	r6, r8, #2
 80106b8:	3e01      	subs	r6, #1
 80106ba:	4638      	mov	r0, r7
 80106bc:	612e      	str	r6, [r5, #16]
 80106be:	4621      	mov	r1, r4
 80106c0:	f7ff fd8c 	bl	80101dc <_Bfree>
 80106c4:	4628      	mov	r0, r5
 80106c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80106ce:	3301      	adds	r3, #1
 80106d0:	e7c5      	b.n	801065e <__lshift+0x4a>
 80106d2:	3904      	subs	r1, #4
 80106d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80106d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80106dc:	459c      	cmp	ip, r3
 80106de:	d8f9      	bhi.n	80106d4 <__lshift+0xc0>
 80106e0:	e7ea      	b.n	80106b8 <__lshift+0xa4>
 80106e2:	bf00      	nop
 80106e4:	08017794 	.word	0x08017794
 80106e8:	08017888 	.word	0x08017888

080106ec <__mcmp>:
 80106ec:	b530      	push	{r4, r5, lr}
 80106ee:	6902      	ldr	r2, [r0, #16]
 80106f0:	690c      	ldr	r4, [r1, #16]
 80106f2:	1b12      	subs	r2, r2, r4
 80106f4:	d10e      	bne.n	8010714 <__mcmp+0x28>
 80106f6:	f100 0314 	add.w	r3, r0, #20
 80106fa:	3114      	adds	r1, #20
 80106fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010700:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010704:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010708:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801070c:	42a5      	cmp	r5, r4
 801070e:	d003      	beq.n	8010718 <__mcmp+0x2c>
 8010710:	d305      	bcc.n	801071e <__mcmp+0x32>
 8010712:	2201      	movs	r2, #1
 8010714:	4610      	mov	r0, r2
 8010716:	bd30      	pop	{r4, r5, pc}
 8010718:	4283      	cmp	r3, r0
 801071a:	d3f3      	bcc.n	8010704 <__mcmp+0x18>
 801071c:	e7fa      	b.n	8010714 <__mcmp+0x28>
 801071e:	f04f 32ff 	mov.w	r2, #4294967295
 8010722:	e7f7      	b.n	8010714 <__mcmp+0x28>

08010724 <__mdiff>:
 8010724:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010728:	460c      	mov	r4, r1
 801072a:	4606      	mov	r6, r0
 801072c:	4611      	mov	r1, r2
 801072e:	4620      	mov	r0, r4
 8010730:	4617      	mov	r7, r2
 8010732:	f7ff ffdb 	bl	80106ec <__mcmp>
 8010736:	1e05      	subs	r5, r0, #0
 8010738:	d110      	bne.n	801075c <__mdiff+0x38>
 801073a:	4629      	mov	r1, r5
 801073c:	4630      	mov	r0, r6
 801073e:	f7ff fd0d 	bl	801015c <_Balloc>
 8010742:	b930      	cbnz	r0, 8010752 <__mdiff+0x2e>
 8010744:	4b39      	ldr	r3, [pc, #228]	; (801082c <__mdiff+0x108>)
 8010746:	4602      	mov	r2, r0
 8010748:	f240 2132 	movw	r1, #562	; 0x232
 801074c:	4838      	ldr	r0, [pc, #224]	; (8010830 <__mdiff+0x10c>)
 801074e:	f7fc f801 	bl	800c754 <__assert_func>
 8010752:	2301      	movs	r3, #1
 8010754:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010758:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801075c:	bfa4      	itt	ge
 801075e:	463b      	movge	r3, r7
 8010760:	4627      	movge	r7, r4
 8010762:	4630      	mov	r0, r6
 8010764:	6879      	ldr	r1, [r7, #4]
 8010766:	bfa6      	itte	ge
 8010768:	461c      	movge	r4, r3
 801076a:	2500      	movge	r5, #0
 801076c:	2501      	movlt	r5, #1
 801076e:	f7ff fcf5 	bl	801015c <_Balloc>
 8010772:	b920      	cbnz	r0, 801077e <__mdiff+0x5a>
 8010774:	4b2d      	ldr	r3, [pc, #180]	; (801082c <__mdiff+0x108>)
 8010776:	4602      	mov	r2, r0
 8010778:	f44f 7110 	mov.w	r1, #576	; 0x240
 801077c:	e7e6      	b.n	801074c <__mdiff+0x28>
 801077e:	693e      	ldr	r6, [r7, #16]
 8010780:	60c5      	str	r5, [r0, #12]
 8010782:	6925      	ldr	r5, [r4, #16]
 8010784:	f107 0114 	add.w	r1, r7, #20
 8010788:	f104 0914 	add.w	r9, r4, #20
 801078c:	f100 0e14 	add.w	lr, r0, #20
 8010790:	f107 0210 	add.w	r2, r7, #16
 8010794:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8010798:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801079c:	46f2      	mov	sl, lr
 801079e:	2700      	movs	r7, #0
 80107a0:	f859 3b04 	ldr.w	r3, [r9], #4
 80107a4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80107a8:	fa1f f883 	uxth.w	r8, r3
 80107ac:	fa17 f78b 	uxtah	r7, r7, fp
 80107b0:	0c1b      	lsrs	r3, r3, #16
 80107b2:	eba7 0808 	sub.w	r8, r7, r8
 80107b6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80107ba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80107be:	fa1f f888 	uxth.w	r8, r8
 80107c2:	141f      	asrs	r7, r3, #16
 80107c4:	454d      	cmp	r5, r9
 80107c6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80107ca:	f84a 3b04 	str.w	r3, [sl], #4
 80107ce:	d8e7      	bhi.n	80107a0 <__mdiff+0x7c>
 80107d0:	1b2b      	subs	r3, r5, r4
 80107d2:	3b15      	subs	r3, #21
 80107d4:	f023 0303 	bic.w	r3, r3, #3
 80107d8:	3304      	adds	r3, #4
 80107da:	3415      	adds	r4, #21
 80107dc:	42a5      	cmp	r5, r4
 80107de:	bf38      	it	cc
 80107e0:	2304      	movcc	r3, #4
 80107e2:	4419      	add	r1, r3
 80107e4:	4473      	add	r3, lr
 80107e6:	469e      	mov	lr, r3
 80107e8:	460d      	mov	r5, r1
 80107ea:	4565      	cmp	r5, ip
 80107ec:	d30e      	bcc.n	801080c <__mdiff+0xe8>
 80107ee:	f10c 0203 	add.w	r2, ip, #3
 80107f2:	1a52      	subs	r2, r2, r1
 80107f4:	f022 0203 	bic.w	r2, r2, #3
 80107f8:	3903      	subs	r1, #3
 80107fa:	458c      	cmp	ip, r1
 80107fc:	bf38      	it	cc
 80107fe:	2200      	movcc	r2, #0
 8010800:	441a      	add	r2, r3
 8010802:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8010806:	b17b      	cbz	r3, 8010828 <__mdiff+0x104>
 8010808:	6106      	str	r6, [r0, #16]
 801080a:	e7a5      	b.n	8010758 <__mdiff+0x34>
 801080c:	f855 8b04 	ldr.w	r8, [r5], #4
 8010810:	fa17 f488 	uxtah	r4, r7, r8
 8010814:	1422      	asrs	r2, r4, #16
 8010816:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801081a:	b2a4      	uxth	r4, r4
 801081c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8010820:	f84e 4b04 	str.w	r4, [lr], #4
 8010824:	1417      	asrs	r7, r2, #16
 8010826:	e7e0      	b.n	80107ea <__mdiff+0xc6>
 8010828:	3e01      	subs	r6, #1
 801082a:	e7ea      	b.n	8010802 <__mdiff+0xde>
 801082c:	08017794 	.word	0x08017794
 8010830:	08017888 	.word	0x08017888

08010834 <__ulp>:
 8010834:	b082      	sub	sp, #8
 8010836:	ed8d 0b00 	vstr	d0, [sp]
 801083a:	9b01      	ldr	r3, [sp, #4]
 801083c:	4912      	ldr	r1, [pc, #72]	; (8010888 <__ulp+0x54>)
 801083e:	4019      	ands	r1, r3
 8010840:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8010844:	2900      	cmp	r1, #0
 8010846:	dd05      	ble.n	8010854 <__ulp+0x20>
 8010848:	2200      	movs	r2, #0
 801084a:	460b      	mov	r3, r1
 801084c:	ec43 2b10 	vmov	d0, r2, r3
 8010850:	b002      	add	sp, #8
 8010852:	4770      	bx	lr
 8010854:	4249      	negs	r1, r1
 8010856:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801085a:	ea4f 5021 	mov.w	r0, r1, asr #20
 801085e:	f04f 0200 	mov.w	r2, #0
 8010862:	f04f 0300 	mov.w	r3, #0
 8010866:	da04      	bge.n	8010872 <__ulp+0x3e>
 8010868:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801086c:	fa41 f300 	asr.w	r3, r1, r0
 8010870:	e7ec      	b.n	801084c <__ulp+0x18>
 8010872:	f1a0 0114 	sub.w	r1, r0, #20
 8010876:	291e      	cmp	r1, #30
 8010878:	bfda      	itte	le
 801087a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801087e:	fa20 f101 	lsrle.w	r1, r0, r1
 8010882:	2101      	movgt	r1, #1
 8010884:	460a      	mov	r2, r1
 8010886:	e7e1      	b.n	801084c <__ulp+0x18>
 8010888:	7ff00000 	.word	0x7ff00000

0801088c <__b2d>:
 801088c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801088e:	6905      	ldr	r5, [r0, #16]
 8010890:	f100 0714 	add.w	r7, r0, #20
 8010894:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8010898:	1f2e      	subs	r6, r5, #4
 801089a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801089e:	4620      	mov	r0, r4
 80108a0:	f7ff fd52 	bl	8010348 <__hi0bits>
 80108a4:	f1c0 0320 	rsb	r3, r0, #32
 80108a8:	280a      	cmp	r0, #10
 80108aa:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8010928 <__b2d+0x9c>
 80108ae:	600b      	str	r3, [r1, #0]
 80108b0:	dc14      	bgt.n	80108dc <__b2d+0x50>
 80108b2:	f1c0 0e0b 	rsb	lr, r0, #11
 80108b6:	fa24 f10e 	lsr.w	r1, r4, lr
 80108ba:	42b7      	cmp	r7, r6
 80108bc:	ea41 030c 	orr.w	r3, r1, ip
 80108c0:	bf34      	ite	cc
 80108c2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80108c6:	2100      	movcs	r1, #0
 80108c8:	3015      	adds	r0, #21
 80108ca:	fa04 f000 	lsl.w	r0, r4, r0
 80108ce:	fa21 f10e 	lsr.w	r1, r1, lr
 80108d2:	ea40 0201 	orr.w	r2, r0, r1
 80108d6:	ec43 2b10 	vmov	d0, r2, r3
 80108da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80108dc:	42b7      	cmp	r7, r6
 80108de:	bf3a      	itte	cc
 80108e0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80108e4:	f1a5 0608 	subcc.w	r6, r5, #8
 80108e8:	2100      	movcs	r1, #0
 80108ea:	380b      	subs	r0, #11
 80108ec:	d017      	beq.n	801091e <__b2d+0x92>
 80108ee:	f1c0 0c20 	rsb	ip, r0, #32
 80108f2:	fa04 f500 	lsl.w	r5, r4, r0
 80108f6:	42be      	cmp	r6, r7
 80108f8:	fa21 f40c 	lsr.w	r4, r1, ip
 80108fc:	ea45 0504 	orr.w	r5, r5, r4
 8010900:	bf8c      	ite	hi
 8010902:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8010906:	2400      	movls	r4, #0
 8010908:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801090c:	fa01 f000 	lsl.w	r0, r1, r0
 8010910:	fa24 f40c 	lsr.w	r4, r4, ip
 8010914:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010918:	ea40 0204 	orr.w	r2, r0, r4
 801091c:	e7db      	b.n	80108d6 <__b2d+0x4a>
 801091e:	ea44 030c 	orr.w	r3, r4, ip
 8010922:	460a      	mov	r2, r1
 8010924:	e7d7      	b.n	80108d6 <__b2d+0x4a>
 8010926:	bf00      	nop
 8010928:	3ff00000 	.word	0x3ff00000

0801092c <__d2b>:
 801092c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010930:	4689      	mov	r9, r1
 8010932:	2101      	movs	r1, #1
 8010934:	ec57 6b10 	vmov	r6, r7, d0
 8010938:	4690      	mov	r8, r2
 801093a:	f7ff fc0f 	bl	801015c <_Balloc>
 801093e:	4604      	mov	r4, r0
 8010940:	b930      	cbnz	r0, 8010950 <__d2b+0x24>
 8010942:	4602      	mov	r2, r0
 8010944:	4b25      	ldr	r3, [pc, #148]	; (80109dc <__d2b+0xb0>)
 8010946:	4826      	ldr	r0, [pc, #152]	; (80109e0 <__d2b+0xb4>)
 8010948:	f240 310a 	movw	r1, #778	; 0x30a
 801094c:	f7fb ff02 	bl	800c754 <__assert_func>
 8010950:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010954:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010958:	bb35      	cbnz	r5, 80109a8 <__d2b+0x7c>
 801095a:	2e00      	cmp	r6, #0
 801095c:	9301      	str	r3, [sp, #4]
 801095e:	d028      	beq.n	80109b2 <__d2b+0x86>
 8010960:	4668      	mov	r0, sp
 8010962:	9600      	str	r6, [sp, #0]
 8010964:	f7ff fd10 	bl	8010388 <__lo0bits>
 8010968:	9900      	ldr	r1, [sp, #0]
 801096a:	b300      	cbz	r0, 80109ae <__d2b+0x82>
 801096c:	9a01      	ldr	r2, [sp, #4]
 801096e:	f1c0 0320 	rsb	r3, r0, #32
 8010972:	fa02 f303 	lsl.w	r3, r2, r3
 8010976:	430b      	orrs	r3, r1
 8010978:	40c2      	lsrs	r2, r0
 801097a:	6163      	str	r3, [r4, #20]
 801097c:	9201      	str	r2, [sp, #4]
 801097e:	9b01      	ldr	r3, [sp, #4]
 8010980:	61a3      	str	r3, [r4, #24]
 8010982:	2b00      	cmp	r3, #0
 8010984:	bf14      	ite	ne
 8010986:	2202      	movne	r2, #2
 8010988:	2201      	moveq	r2, #1
 801098a:	6122      	str	r2, [r4, #16]
 801098c:	b1d5      	cbz	r5, 80109c4 <__d2b+0x98>
 801098e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010992:	4405      	add	r5, r0
 8010994:	f8c9 5000 	str.w	r5, [r9]
 8010998:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801099c:	f8c8 0000 	str.w	r0, [r8]
 80109a0:	4620      	mov	r0, r4
 80109a2:	b003      	add	sp, #12
 80109a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80109a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80109ac:	e7d5      	b.n	801095a <__d2b+0x2e>
 80109ae:	6161      	str	r1, [r4, #20]
 80109b0:	e7e5      	b.n	801097e <__d2b+0x52>
 80109b2:	a801      	add	r0, sp, #4
 80109b4:	f7ff fce8 	bl	8010388 <__lo0bits>
 80109b8:	9b01      	ldr	r3, [sp, #4]
 80109ba:	6163      	str	r3, [r4, #20]
 80109bc:	2201      	movs	r2, #1
 80109be:	6122      	str	r2, [r4, #16]
 80109c0:	3020      	adds	r0, #32
 80109c2:	e7e3      	b.n	801098c <__d2b+0x60>
 80109c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80109c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80109cc:	f8c9 0000 	str.w	r0, [r9]
 80109d0:	6918      	ldr	r0, [r3, #16]
 80109d2:	f7ff fcb9 	bl	8010348 <__hi0bits>
 80109d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80109da:	e7df      	b.n	801099c <__d2b+0x70>
 80109dc:	08017794 	.word	0x08017794
 80109e0:	08017888 	.word	0x08017888

080109e4 <__ratio>:
 80109e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109e8:	468a      	mov	sl, r1
 80109ea:	4669      	mov	r1, sp
 80109ec:	4683      	mov	fp, r0
 80109ee:	f7ff ff4d 	bl	801088c <__b2d>
 80109f2:	a901      	add	r1, sp, #4
 80109f4:	4650      	mov	r0, sl
 80109f6:	ec59 8b10 	vmov	r8, r9, d0
 80109fa:	ee10 6a10 	vmov	r6, s0
 80109fe:	f7ff ff45 	bl	801088c <__b2d>
 8010a02:	f8db 3010 	ldr.w	r3, [fp, #16]
 8010a06:	f8da 2010 	ldr.w	r2, [sl, #16]
 8010a0a:	eba3 0c02 	sub.w	ip, r3, r2
 8010a0e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010a12:	1a9b      	subs	r3, r3, r2
 8010a14:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8010a18:	ec55 4b10 	vmov	r4, r5, d0
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	ee10 0a10 	vmov	r0, s0
 8010a22:	bfce      	itee	gt
 8010a24:	464a      	movgt	r2, r9
 8010a26:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010a2a:	462a      	movle	r2, r5
 8010a2c:	464f      	mov	r7, r9
 8010a2e:	4629      	mov	r1, r5
 8010a30:	bfcc      	ite	gt
 8010a32:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8010a36:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8010a3a:	ec47 6b17 	vmov	d7, r6, r7
 8010a3e:	ec41 0b16 	vmov	d6, r0, r1
 8010a42:	ee87 0b06 	vdiv.f64	d0, d7, d6
 8010a46:	b003      	add	sp, #12
 8010a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010a4c <__copybits>:
 8010a4c:	3901      	subs	r1, #1
 8010a4e:	b570      	push	{r4, r5, r6, lr}
 8010a50:	1149      	asrs	r1, r1, #5
 8010a52:	6914      	ldr	r4, [r2, #16]
 8010a54:	3101      	adds	r1, #1
 8010a56:	f102 0314 	add.w	r3, r2, #20
 8010a5a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010a5e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010a62:	1f05      	subs	r5, r0, #4
 8010a64:	42a3      	cmp	r3, r4
 8010a66:	d30c      	bcc.n	8010a82 <__copybits+0x36>
 8010a68:	1aa3      	subs	r3, r4, r2
 8010a6a:	3b11      	subs	r3, #17
 8010a6c:	f023 0303 	bic.w	r3, r3, #3
 8010a70:	3211      	adds	r2, #17
 8010a72:	42a2      	cmp	r2, r4
 8010a74:	bf88      	it	hi
 8010a76:	2300      	movhi	r3, #0
 8010a78:	4418      	add	r0, r3
 8010a7a:	2300      	movs	r3, #0
 8010a7c:	4288      	cmp	r0, r1
 8010a7e:	d305      	bcc.n	8010a8c <__copybits+0x40>
 8010a80:	bd70      	pop	{r4, r5, r6, pc}
 8010a82:	f853 6b04 	ldr.w	r6, [r3], #4
 8010a86:	f845 6f04 	str.w	r6, [r5, #4]!
 8010a8a:	e7eb      	b.n	8010a64 <__copybits+0x18>
 8010a8c:	f840 3b04 	str.w	r3, [r0], #4
 8010a90:	e7f4      	b.n	8010a7c <__copybits+0x30>

08010a92 <__any_on>:
 8010a92:	f100 0214 	add.w	r2, r0, #20
 8010a96:	6900      	ldr	r0, [r0, #16]
 8010a98:	114b      	asrs	r3, r1, #5
 8010a9a:	4298      	cmp	r0, r3
 8010a9c:	b510      	push	{r4, lr}
 8010a9e:	db11      	blt.n	8010ac4 <__any_on+0x32>
 8010aa0:	dd0a      	ble.n	8010ab8 <__any_on+0x26>
 8010aa2:	f011 011f 	ands.w	r1, r1, #31
 8010aa6:	d007      	beq.n	8010ab8 <__any_on+0x26>
 8010aa8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010aac:	fa24 f001 	lsr.w	r0, r4, r1
 8010ab0:	fa00 f101 	lsl.w	r1, r0, r1
 8010ab4:	428c      	cmp	r4, r1
 8010ab6:	d10b      	bne.n	8010ad0 <__any_on+0x3e>
 8010ab8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010abc:	4293      	cmp	r3, r2
 8010abe:	d803      	bhi.n	8010ac8 <__any_on+0x36>
 8010ac0:	2000      	movs	r0, #0
 8010ac2:	bd10      	pop	{r4, pc}
 8010ac4:	4603      	mov	r3, r0
 8010ac6:	e7f7      	b.n	8010ab8 <__any_on+0x26>
 8010ac8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010acc:	2900      	cmp	r1, #0
 8010ace:	d0f5      	beq.n	8010abc <__any_on+0x2a>
 8010ad0:	2001      	movs	r0, #1
 8010ad2:	e7f6      	b.n	8010ac2 <__any_on+0x30>

08010ad4 <_calloc_r>:
 8010ad4:	b513      	push	{r0, r1, r4, lr}
 8010ad6:	434a      	muls	r2, r1
 8010ad8:	4611      	mov	r1, r2
 8010ada:	9201      	str	r2, [sp, #4]
 8010adc:	f7fb ff24 	bl	800c928 <_malloc_r>
 8010ae0:	4604      	mov	r4, r0
 8010ae2:	b118      	cbz	r0, 8010aec <_calloc_r+0x18>
 8010ae4:	9a01      	ldr	r2, [sp, #4]
 8010ae6:	2100      	movs	r1, #0
 8010ae8:	f7fb fec6 	bl	800c878 <memset>
 8010aec:	4620      	mov	r0, r4
 8010aee:	b002      	add	sp, #8
 8010af0:	bd10      	pop	{r4, pc}

08010af2 <_realloc_r>:
 8010af2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010af4:	4607      	mov	r7, r0
 8010af6:	4614      	mov	r4, r2
 8010af8:	460e      	mov	r6, r1
 8010afa:	b921      	cbnz	r1, 8010b06 <_realloc_r+0x14>
 8010afc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010b00:	4611      	mov	r1, r2
 8010b02:	f7fb bf11 	b.w	800c928 <_malloc_r>
 8010b06:	b922      	cbnz	r2, 8010b12 <_realloc_r+0x20>
 8010b08:	f7fb febe 	bl	800c888 <_free_r>
 8010b0c:	4625      	mov	r5, r4
 8010b0e:	4628      	mov	r0, r5
 8010b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b12:	f000 fa63 	bl	8010fdc <_malloc_usable_size_r>
 8010b16:	42a0      	cmp	r0, r4
 8010b18:	d20f      	bcs.n	8010b3a <_realloc_r+0x48>
 8010b1a:	4621      	mov	r1, r4
 8010b1c:	4638      	mov	r0, r7
 8010b1e:	f7fb ff03 	bl	800c928 <_malloc_r>
 8010b22:	4605      	mov	r5, r0
 8010b24:	2800      	cmp	r0, #0
 8010b26:	d0f2      	beq.n	8010b0e <_realloc_r+0x1c>
 8010b28:	4631      	mov	r1, r6
 8010b2a:	4622      	mov	r2, r4
 8010b2c:	f7fb fe7c 	bl	800c828 <memcpy>
 8010b30:	4631      	mov	r1, r6
 8010b32:	4638      	mov	r0, r7
 8010b34:	f7fb fea8 	bl	800c888 <_free_r>
 8010b38:	e7e9      	b.n	8010b0e <_realloc_r+0x1c>
 8010b3a:	4635      	mov	r5, r6
 8010b3c:	e7e7      	b.n	8010b0e <_realloc_r+0x1c>

08010b3e <__ssputs_r>:
 8010b3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b42:	688e      	ldr	r6, [r1, #8]
 8010b44:	429e      	cmp	r6, r3
 8010b46:	4682      	mov	sl, r0
 8010b48:	460c      	mov	r4, r1
 8010b4a:	4690      	mov	r8, r2
 8010b4c:	461f      	mov	r7, r3
 8010b4e:	d838      	bhi.n	8010bc2 <__ssputs_r+0x84>
 8010b50:	898a      	ldrh	r2, [r1, #12]
 8010b52:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010b56:	d032      	beq.n	8010bbe <__ssputs_r+0x80>
 8010b58:	6825      	ldr	r5, [r4, #0]
 8010b5a:	6909      	ldr	r1, [r1, #16]
 8010b5c:	eba5 0901 	sub.w	r9, r5, r1
 8010b60:	6965      	ldr	r5, [r4, #20]
 8010b62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010b66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010b6a:	3301      	adds	r3, #1
 8010b6c:	444b      	add	r3, r9
 8010b6e:	106d      	asrs	r5, r5, #1
 8010b70:	429d      	cmp	r5, r3
 8010b72:	bf38      	it	cc
 8010b74:	461d      	movcc	r5, r3
 8010b76:	0553      	lsls	r3, r2, #21
 8010b78:	d531      	bpl.n	8010bde <__ssputs_r+0xa0>
 8010b7a:	4629      	mov	r1, r5
 8010b7c:	f7fb fed4 	bl	800c928 <_malloc_r>
 8010b80:	4606      	mov	r6, r0
 8010b82:	b950      	cbnz	r0, 8010b9a <__ssputs_r+0x5c>
 8010b84:	230c      	movs	r3, #12
 8010b86:	f8ca 3000 	str.w	r3, [sl]
 8010b8a:	89a3      	ldrh	r3, [r4, #12]
 8010b8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b90:	81a3      	strh	r3, [r4, #12]
 8010b92:	f04f 30ff 	mov.w	r0, #4294967295
 8010b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b9a:	6921      	ldr	r1, [r4, #16]
 8010b9c:	464a      	mov	r2, r9
 8010b9e:	f7fb fe43 	bl	800c828 <memcpy>
 8010ba2:	89a3      	ldrh	r3, [r4, #12]
 8010ba4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010ba8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010bac:	81a3      	strh	r3, [r4, #12]
 8010bae:	6126      	str	r6, [r4, #16]
 8010bb0:	6165      	str	r5, [r4, #20]
 8010bb2:	444e      	add	r6, r9
 8010bb4:	eba5 0509 	sub.w	r5, r5, r9
 8010bb8:	6026      	str	r6, [r4, #0]
 8010bba:	60a5      	str	r5, [r4, #8]
 8010bbc:	463e      	mov	r6, r7
 8010bbe:	42be      	cmp	r6, r7
 8010bc0:	d900      	bls.n	8010bc4 <__ssputs_r+0x86>
 8010bc2:	463e      	mov	r6, r7
 8010bc4:	4632      	mov	r2, r6
 8010bc6:	6820      	ldr	r0, [r4, #0]
 8010bc8:	4641      	mov	r1, r8
 8010bca:	f7fb fe3b 	bl	800c844 <memmove>
 8010bce:	68a3      	ldr	r3, [r4, #8]
 8010bd0:	6822      	ldr	r2, [r4, #0]
 8010bd2:	1b9b      	subs	r3, r3, r6
 8010bd4:	4432      	add	r2, r6
 8010bd6:	60a3      	str	r3, [r4, #8]
 8010bd8:	6022      	str	r2, [r4, #0]
 8010bda:	2000      	movs	r0, #0
 8010bdc:	e7db      	b.n	8010b96 <__ssputs_r+0x58>
 8010bde:	462a      	mov	r2, r5
 8010be0:	f7ff ff87 	bl	8010af2 <_realloc_r>
 8010be4:	4606      	mov	r6, r0
 8010be6:	2800      	cmp	r0, #0
 8010be8:	d1e1      	bne.n	8010bae <__ssputs_r+0x70>
 8010bea:	6921      	ldr	r1, [r4, #16]
 8010bec:	4650      	mov	r0, sl
 8010bee:	f7fb fe4b 	bl	800c888 <_free_r>
 8010bf2:	e7c7      	b.n	8010b84 <__ssputs_r+0x46>

08010bf4 <_svfiprintf_r>:
 8010bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bf8:	4698      	mov	r8, r3
 8010bfa:	898b      	ldrh	r3, [r1, #12]
 8010bfc:	061b      	lsls	r3, r3, #24
 8010bfe:	b09d      	sub	sp, #116	; 0x74
 8010c00:	4607      	mov	r7, r0
 8010c02:	460d      	mov	r5, r1
 8010c04:	4614      	mov	r4, r2
 8010c06:	d50e      	bpl.n	8010c26 <_svfiprintf_r+0x32>
 8010c08:	690b      	ldr	r3, [r1, #16]
 8010c0a:	b963      	cbnz	r3, 8010c26 <_svfiprintf_r+0x32>
 8010c0c:	2140      	movs	r1, #64	; 0x40
 8010c0e:	f7fb fe8b 	bl	800c928 <_malloc_r>
 8010c12:	6028      	str	r0, [r5, #0]
 8010c14:	6128      	str	r0, [r5, #16]
 8010c16:	b920      	cbnz	r0, 8010c22 <_svfiprintf_r+0x2e>
 8010c18:	230c      	movs	r3, #12
 8010c1a:	603b      	str	r3, [r7, #0]
 8010c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8010c20:	e0d1      	b.n	8010dc6 <_svfiprintf_r+0x1d2>
 8010c22:	2340      	movs	r3, #64	; 0x40
 8010c24:	616b      	str	r3, [r5, #20]
 8010c26:	2300      	movs	r3, #0
 8010c28:	9309      	str	r3, [sp, #36]	; 0x24
 8010c2a:	2320      	movs	r3, #32
 8010c2c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010c30:	f8cd 800c 	str.w	r8, [sp, #12]
 8010c34:	2330      	movs	r3, #48	; 0x30
 8010c36:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010de0 <_svfiprintf_r+0x1ec>
 8010c3a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010c3e:	f04f 0901 	mov.w	r9, #1
 8010c42:	4623      	mov	r3, r4
 8010c44:	469a      	mov	sl, r3
 8010c46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c4a:	b10a      	cbz	r2, 8010c50 <_svfiprintf_r+0x5c>
 8010c4c:	2a25      	cmp	r2, #37	; 0x25
 8010c4e:	d1f9      	bne.n	8010c44 <_svfiprintf_r+0x50>
 8010c50:	ebba 0b04 	subs.w	fp, sl, r4
 8010c54:	d00b      	beq.n	8010c6e <_svfiprintf_r+0x7a>
 8010c56:	465b      	mov	r3, fp
 8010c58:	4622      	mov	r2, r4
 8010c5a:	4629      	mov	r1, r5
 8010c5c:	4638      	mov	r0, r7
 8010c5e:	f7ff ff6e 	bl	8010b3e <__ssputs_r>
 8010c62:	3001      	adds	r0, #1
 8010c64:	f000 80aa 	beq.w	8010dbc <_svfiprintf_r+0x1c8>
 8010c68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010c6a:	445a      	add	r2, fp
 8010c6c:	9209      	str	r2, [sp, #36]	; 0x24
 8010c6e:	f89a 3000 	ldrb.w	r3, [sl]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	f000 80a2 	beq.w	8010dbc <_svfiprintf_r+0x1c8>
 8010c78:	2300      	movs	r3, #0
 8010c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8010c7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010c82:	f10a 0a01 	add.w	sl, sl, #1
 8010c86:	9304      	str	r3, [sp, #16]
 8010c88:	9307      	str	r3, [sp, #28]
 8010c8a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010c8e:	931a      	str	r3, [sp, #104]	; 0x68
 8010c90:	4654      	mov	r4, sl
 8010c92:	2205      	movs	r2, #5
 8010c94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c98:	4851      	ldr	r0, [pc, #324]	; (8010de0 <_svfiprintf_r+0x1ec>)
 8010c9a:	f7ef fb39 	bl	8000310 <memchr>
 8010c9e:	9a04      	ldr	r2, [sp, #16]
 8010ca0:	b9d8      	cbnz	r0, 8010cda <_svfiprintf_r+0xe6>
 8010ca2:	06d0      	lsls	r0, r2, #27
 8010ca4:	bf44      	itt	mi
 8010ca6:	2320      	movmi	r3, #32
 8010ca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010cac:	0711      	lsls	r1, r2, #28
 8010cae:	bf44      	itt	mi
 8010cb0:	232b      	movmi	r3, #43	; 0x2b
 8010cb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010cb6:	f89a 3000 	ldrb.w	r3, [sl]
 8010cba:	2b2a      	cmp	r3, #42	; 0x2a
 8010cbc:	d015      	beq.n	8010cea <_svfiprintf_r+0xf6>
 8010cbe:	9a07      	ldr	r2, [sp, #28]
 8010cc0:	4654      	mov	r4, sl
 8010cc2:	2000      	movs	r0, #0
 8010cc4:	f04f 0c0a 	mov.w	ip, #10
 8010cc8:	4621      	mov	r1, r4
 8010cca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010cce:	3b30      	subs	r3, #48	; 0x30
 8010cd0:	2b09      	cmp	r3, #9
 8010cd2:	d94e      	bls.n	8010d72 <_svfiprintf_r+0x17e>
 8010cd4:	b1b0      	cbz	r0, 8010d04 <_svfiprintf_r+0x110>
 8010cd6:	9207      	str	r2, [sp, #28]
 8010cd8:	e014      	b.n	8010d04 <_svfiprintf_r+0x110>
 8010cda:	eba0 0308 	sub.w	r3, r0, r8
 8010cde:	fa09 f303 	lsl.w	r3, r9, r3
 8010ce2:	4313      	orrs	r3, r2
 8010ce4:	9304      	str	r3, [sp, #16]
 8010ce6:	46a2      	mov	sl, r4
 8010ce8:	e7d2      	b.n	8010c90 <_svfiprintf_r+0x9c>
 8010cea:	9b03      	ldr	r3, [sp, #12]
 8010cec:	1d19      	adds	r1, r3, #4
 8010cee:	681b      	ldr	r3, [r3, #0]
 8010cf0:	9103      	str	r1, [sp, #12]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	bfbb      	ittet	lt
 8010cf6:	425b      	neglt	r3, r3
 8010cf8:	f042 0202 	orrlt.w	r2, r2, #2
 8010cfc:	9307      	strge	r3, [sp, #28]
 8010cfe:	9307      	strlt	r3, [sp, #28]
 8010d00:	bfb8      	it	lt
 8010d02:	9204      	strlt	r2, [sp, #16]
 8010d04:	7823      	ldrb	r3, [r4, #0]
 8010d06:	2b2e      	cmp	r3, #46	; 0x2e
 8010d08:	d10c      	bne.n	8010d24 <_svfiprintf_r+0x130>
 8010d0a:	7863      	ldrb	r3, [r4, #1]
 8010d0c:	2b2a      	cmp	r3, #42	; 0x2a
 8010d0e:	d135      	bne.n	8010d7c <_svfiprintf_r+0x188>
 8010d10:	9b03      	ldr	r3, [sp, #12]
 8010d12:	1d1a      	adds	r2, r3, #4
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	9203      	str	r2, [sp, #12]
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	bfb8      	it	lt
 8010d1c:	f04f 33ff 	movlt.w	r3, #4294967295
 8010d20:	3402      	adds	r4, #2
 8010d22:	9305      	str	r3, [sp, #20]
 8010d24:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010df0 <_svfiprintf_r+0x1fc>
 8010d28:	7821      	ldrb	r1, [r4, #0]
 8010d2a:	2203      	movs	r2, #3
 8010d2c:	4650      	mov	r0, sl
 8010d2e:	f7ef faef 	bl	8000310 <memchr>
 8010d32:	b140      	cbz	r0, 8010d46 <_svfiprintf_r+0x152>
 8010d34:	2340      	movs	r3, #64	; 0x40
 8010d36:	eba0 000a 	sub.w	r0, r0, sl
 8010d3a:	fa03 f000 	lsl.w	r0, r3, r0
 8010d3e:	9b04      	ldr	r3, [sp, #16]
 8010d40:	4303      	orrs	r3, r0
 8010d42:	3401      	adds	r4, #1
 8010d44:	9304      	str	r3, [sp, #16]
 8010d46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d4a:	4826      	ldr	r0, [pc, #152]	; (8010de4 <_svfiprintf_r+0x1f0>)
 8010d4c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010d50:	2206      	movs	r2, #6
 8010d52:	f7ef fadd 	bl	8000310 <memchr>
 8010d56:	2800      	cmp	r0, #0
 8010d58:	d038      	beq.n	8010dcc <_svfiprintf_r+0x1d8>
 8010d5a:	4b23      	ldr	r3, [pc, #140]	; (8010de8 <_svfiprintf_r+0x1f4>)
 8010d5c:	bb1b      	cbnz	r3, 8010da6 <_svfiprintf_r+0x1b2>
 8010d5e:	9b03      	ldr	r3, [sp, #12]
 8010d60:	3307      	adds	r3, #7
 8010d62:	f023 0307 	bic.w	r3, r3, #7
 8010d66:	3308      	adds	r3, #8
 8010d68:	9303      	str	r3, [sp, #12]
 8010d6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d6c:	4433      	add	r3, r6
 8010d6e:	9309      	str	r3, [sp, #36]	; 0x24
 8010d70:	e767      	b.n	8010c42 <_svfiprintf_r+0x4e>
 8010d72:	fb0c 3202 	mla	r2, ip, r2, r3
 8010d76:	460c      	mov	r4, r1
 8010d78:	2001      	movs	r0, #1
 8010d7a:	e7a5      	b.n	8010cc8 <_svfiprintf_r+0xd4>
 8010d7c:	2300      	movs	r3, #0
 8010d7e:	3401      	adds	r4, #1
 8010d80:	9305      	str	r3, [sp, #20]
 8010d82:	4619      	mov	r1, r3
 8010d84:	f04f 0c0a 	mov.w	ip, #10
 8010d88:	4620      	mov	r0, r4
 8010d8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010d8e:	3a30      	subs	r2, #48	; 0x30
 8010d90:	2a09      	cmp	r2, #9
 8010d92:	d903      	bls.n	8010d9c <_svfiprintf_r+0x1a8>
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d0c5      	beq.n	8010d24 <_svfiprintf_r+0x130>
 8010d98:	9105      	str	r1, [sp, #20]
 8010d9a:	e7c3      	b.n	8010d24 <_svfiprintf_r+0x130>
 8010d9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010da0:	4604      	mov	r4, r0
 8010da2:	2301      	movs	r3, #1
 8010da4:	e7f0      	b.n	8010d88 <_svfiprintf_r+0x194>
 8010da6:	ab03      	add	r3, sp, #12
 8010da8:	9300      	str	r3, [sp, #0]
 8010daa:	462a      	mov	r2, r5
 8010dac:	4b0f      	ldr	r3, [pc, #60]	; (8010dec <_svfiprintf_r+0x1f8>)
 8010dae:	a904      	add	r1, sp, #16
 8010db0:	4638      	mov	r0, r7
 8010db2:	f7fb fffd 	bl	800cdb0 <_printf_float>
 8010db6:	1c42      	adds	r2, r0, #1
 8010db8:	4606      	mov	r6, r0
 8010dba:	d1d6      	bne.n	8010d6a <_svfiprintf_r+0x176>
 8010dbc:	89ab      	ldrh	r3, [r5, #12]
 8010dbe:	065b      	lsls	r3, r3, #25
 8010dc0:	f53f af2c 	bmi.w	8010c1c <_svfiprintf_r+0x28>
 8010dc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010dc6:	b01d      	add	sp, #116	; 0x74
 8010dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dcc:	ab03      	add	r3, sp, #12
 8010dce:	9300      	str	r3, [sp, #0]
 8010dd0:	462a      	mov	r2, r5
 8010dd2:	4b06      	ldr	r3, [pc, #24]	; (8010dec <_svfiprintf_r+0x1f8>)
 8010dd4:	a904      	add	r1, sp, #16
 8010dd6:	4638      	mov	r0, r7
 8010dd8:	f7fc fa76 	bl	800d2c8 <_printf_i>
 8010ddc:	e7eb      	b.n	8010db6 <_svfiprintf_r+0x1c2>
 8010dde:	bf00      	nop
 8010de0:	08017574 	.word	0x08017574
 8010de4:	0801757e 	.word	0x0801757e
 8010de8:	0800cdb1 	.word	0x0800cdb1
 8010dec:	08010b3f 	.word	0x08010b3f
 8010df0:	0801757a 	.word	0x0801757a
 8010df4:	00000000 	.word	0x00000000

08010df8 <nan>:
 8010df8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010e00 <nan+0x8>
 8010dfc:	4770      	bx	lr
 8010dfe:	bf00      	nop
 8010e00:	00000000 	.word	0x00000000
 8010e04:	7ff80000 	.word	0x7ff80000

08010e08 <_raise_r>:
 8010e08:	291f      	cmp	r1, #31
 8010e0a:	b538      	push	{r3, r4, r5, lr}
 8010e0c:	4604      	mov	r4, r0
 8010e0e:	460d      	mov	r5, r1
 8010e10:	d904      	bls.n	8010e1c <_raise_r+0x14>
 8010e12:	2316      	movs	r3, #22
 8010e14:	6003      	str	r3, [r0, #0]
 8010e16:	f04f 30ff 	mov.w	r0, #4294967295
 8010e1a:	bd38      	pop	{r3, r4, r5, pc}
 8010e1c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010e1e:	b112      	cbz	r2, 8010e26 <_raise_r+0x1e>
 8010e20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010e24:	b94b      	cbnz	r3, 8010e3a <_raise_r+0x32>
 8010e26:	4620      	mov	r0, r4
 8010e28:	f000 f830 	bl	8010e8c <_getpid_r>
 8010e2c:	462a      	mov	r2, r5
 8010e2e:	4601      	mov	r1, r0
 8010e30:	4620      	mov	r0, r4
 8010e32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e36:	f000 b817 	b.w	8010e68 <_kill_r>
 8010e3a:	2b01      	cmp	r3, #1
 8010e3c:	d00a      	beq.n	8010e54 <_raise_r+0x4c>
 8010e3e:	1c59      	adds	r1, r3, #1
 8010e40:	d103      	bne.n	8010e4a <_raise_r+0x42>
 8010e42:	2316      	movs	r3, #22
 8010e44:	6003      	str	r3, [r0, #0]
 8010e46:	2001      	movs	r0, #1
 8010e48:	e7e7      	b.n	8010e1a <_raise_r+0x12>
 8010e4a:	2400      	movs	r4, #0
 8010e4c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010e50:	4628      	mov	r0, r5
 8010e52:	4798      	blx	r3
 8010e54:	2000      	movs	r0, #0
 8010e56:	e7e0      	b.n	8010e1a <_raise_r+0x12>

08010e58 <raise>:
 8010e58:	4b02      	ldr	r3, [pc, #8]	; (8010e64 <raise+0xc>)
 8010e5a:	4601      	mov	r1, r0
 8010e5c:	6818      	ldr	r0, [r3, #0]
 8010e5e:	f7ff bfd3 	b.w	8010e08 <_raise_r>
 8010e62:	bf00      	nop
 8010e64:	240000dc 	.word	0x240000dc

08010e68 <_kill_r>:
 8010e68:	b538      	push	{r3, r4, r5, lr}
 8010e6a:	4d07      	ldr	r5, [pc, #28]	; (8010e88 <_kill_r+0x20>)
 8010e6c:	2300      	movs	r3, #0
 8010e6e:	4604      	mov	r4, r0
 8010e70:	4608      	mov	r0, r1
 8010e72:	4611      	mov	r1, r2
 8010e74:	602b      	str	r3, [r5, #0]
 8010e76:	f7f0 fd69 	bl	800194c <_kill>
 8010e7a:	1c43      	adds	r3, r0, #1
 8010e7c:	d102      	bne.n	8010e84 <_kill_r+0x1c>
 8010e7e:	682b      	ldr	r3, [r5, #0]
 8010e80:	b103      	cbz	r3, 8010e84 <_kill_r+0x1c>
 8010e82:	6023      	str	r3, [r4, #0]
 8010e84:	bd38      	pop	{r3, r4, r5, pc}
 8010e86:	bf00      	nop
 8010e88:	24000d08 	.word	0x24000d08

08010e8c <_getpid_r>:
 8010e8c:	f7f0 bd56 	b.w	800193c <_getpid>

08010e90 <__sread>:
 8010e90:	b510      	push	{r4, lr}
 8010e92:	460c      	mov	r4, r1
 8010e94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e98:	f000 f8a8 	bl	8010fec <_read_r>
 8010e9c:	2800      	cmp	r0, #0
 8010e9e:	bfab      	itete	ge
 8010ea0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010ea2:	89a3      	ldrhlt	r3, [r4, #12]
 8010ea4:	181b      	addge	r3, r3, r0
 8010ea6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010eaa:	bfac      	ite	ge
 8010eac:	6563      	strge	r3, [r4, #84]	; 0x54
 8010eae:	81a3      	strhlt	r3, [r4, #12]
 8010eb0:	bd10      	pop	{r4, pc}

08010eb2 <__swrite>:
 8010eb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010eb6:	461f      	mov	r7, r3
 8010eb8:	898b      	ldrh	r3, [r1, #12]
 8010eba:	05db      	lsls	r3, r3, #23
 8010ebc:	4605      	mov	r5, r0
 8010ebe:	460c      	mov	r4, r1
 8010ec0:	4616      	mov	r6, r2
 8010ec2:	d505      	bpl.n	8010ed0 <__swrite+0x1e>
 8010ec4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ec8:	2302      	movs	r3, #2
 8010eca:	2200      	movs	r2, #0
 8010ecc:	f000 f874 	bl	8010fb8 <_lseek_r>
 8010ed0:	89a3      	ldrh	r3, [r4, #12]
 8010ed2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ed6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010eda:	81a3      	strh	r3, [r4, #12]
 8010edc:	4632      	mov	r2, r6
 8010ede:	463b      	mov	r3, r7
 8010ee0:	4628      	mov	r0, r5
 8010ee2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010ee6:	f000 b823 	b.w	8010f30 <_write_r>

08010eea <__sseek>:
 8010eea:	b510      	push	{r4, lr}
 8010eec:	460c      	mov	r4, r1
 8010eee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ef2:	f000 f861 	bl	8010fb8 <_lseek_r>
 8010ef6:	1c43      	adds	r3, r0, #1
 8010ef8:	89a3      	ldrh	r3, [r4, #12]
 8010efa:	bf15      	itete	ne
 8010efc:	6560      	strne	r0, [r4, #84]	; 0x54
 8010efe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010f02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010f06:	81a3      	strheq	r3, [r4, #12]
 8010f08:	bf18      	it	ne
 8010f0a:	81a3      	strhne	r3, [r4, #12]
 8010f0c:	bd10      	pop	{r4, pc}

08010f0e <__sclose>:
 8010f0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010f12:	f000 b81f 	b.w	8010f54 <_close_r>

08010f16 <__ascii_wctomb>:
 8010f16:	b149      	cbz	r1, 8010f2c <__ascii_wctomb+0x16>
 8010f18:	2aff      	cmp	r2, #255	; 0xff
 8010f1a:	bf85      	ittet	hi
 8010f1c:	238a      	movhi	r3, #138	; 0x8a
 8010f1e:	6003      	strhi	r3, [r0, #0]
 8010f20:	700a      	strbls	r2, [r1, #0]
 8010f22:	f04f 30ff 	movhi.w	r0, #4294967295
 8010f26:	bf98      	it	ls
 8010f28:	2001      	movls	r0, #1
 8010f2a:	4770      	bx	lr
 8010f2c:	4608      	mov	r0, r1
 8010f2e:	4770      	bx	lr

08010f30 <_write_r>:
 8010f30:	b538      	push	{r3, r4, r5, lr}
 8010f32:	4d07      	ldr	r5, [pc, #28]	; (8010f50 <_write_r+0x20>)
 8010f34:	4604      	mov	r4, r0
 8010f36:	4608      	mov	r0, r1
 8010f38:	4611      	mov	r1, r2
 8010f3a:	2200      	movs	r2, #0
 8010f3c:	602a      	str	r2, [r5, #0]
 8010f3e:	461a      	mov	r2, r3
 8010f40:	f7f0 fd3b 	bl	80019ba <_write>
 8010f44:	1c43      	adds	r3, r0, #1
 8010f46:	d102      	bne.n	8010f4e <_write_r+0x1e>
 8010f48:	682b      	ldr	r3, [r5, #0]
 8010f4a:	b103      	cbz	r3, 8010f4e <_write_r+0x1e>
 8010f4c:	6023      	str	r3, [r4, #0]
 8010f4e:	bd38      	pop	{r3, r4, r5, pc}
 8010f50:	24000d08 	.word	0x24000d08

08010f54 <_close_r>:
 8010f54:	b538      	push	{r3, r4, r5, lr}
 8010f56:	4d06      	ldr	r5, [pc, #24]	; (8010f70 <_close_r+0x1c>)
 8010f58:	2300      	movs	r3, #0
 8010f5a:	4604      	mov	r4, r0
 8010f5c:	4608      	mov	r0, r1
 8010f5e:	602b      	str	r3, [r5, #0]
 8010f60:	f7f0 fd47 	bl	80019f2 <_close>
 8010f64:	1c43      	adds	r3, r0, #1
 8010f66:	d102      	bne.n	8010f6e <_close_r+0x1a>
 8010f68:	682b      	ldr	r3, [r5, #0]
 8010f6a:	b103      	cbz	r3, 8010f6e <_close_r+0x1a>
 8010f6c:	6023      	str	r3, [r4, #0]
 8010f6e:	bd38      	pop	{r3, r4, r5, pc}
 8010f70:	24000d08 	.word	0x24000d08

08010f74 <_fstat_r>:
 8010f74:	b538      	push	{r3, r4, r5, lr}
 8010f76:	4d07      	ldr	r5, [pc, #28]	; (8010f94 <_fstat_r+0x20>)
 8010f78:	2300      	movs	r3, #0
 8010f7a:	4604      	mov	r4, r0
 8010f7c:	4608      	mov	r0, r1
 8010f7e:	4611      	mov	r1, r2
 8010f80:	602b      	str	r3, [r5, #0]
 8010f82:	f7f0 fd42 	bl	8001a0a <_fstat>
 8010f86:	1c43      	adds	r3, r0, #1
 8010f88:	d102      	bne.n	8010f90 <_fstat_r+0x1c>
 8010f8a:	682b      	ldr	r3, [r5, #0]
 8010f8c:	b103      	cbz	r3, 8010f90 <_fstat_r+0x1c>
 8010f8e:	6023      	str	r3, [r4, #0]
 8010f90:	bd38      	pop	{r3, r4, r5, pc}
 8010f92:	bf00      	nop
 8010f94:	24000d08 	.word	0x24000d08

08010f98 <_isatty_r>:
 8010f98:	b538      	push	{r3, r4, r5, lr}
 8010f9a:	4d06      	ldr	r5, [pc, #24]	; (8010fb4 <_isatty_r+0x1c>)
 8010f9c:	2300      	movs	r3, #0
 8010f9e:	4604      	mov	r4, r0
 8010fa0:	4608      	mov	r0, r1
 8010fa2:	602b      	str	r3, [r5, #0]
 8010fa4:	f7f0 fd41 	bl	8001a2a <_isatty>
 8010fa8:	1c43      	adds	r3, r0, #1
 8010faa:	d102      	bne.n	8010fb2 <_isatty_r+0x1a>
 8010fac:	682b      	ldr	r3, [r5, #0]
 8010fae:	b103      	cbz	r3, 8010fb2 <_isatty_r+0x1a>
 8010fb0:	6023      	str	r3, [r4, #0]
 8010fb2:	bd38      	pop	{r3, r4, r5, pc}
 8010fb4:	24000d08 	.word	0x24000d08

08010fb8 <_lseek_r>:
 8010fb8:	b538      	push	{r3, r4, r5, lr}
 8010fba:	4d07      	ldr	r5, [pc, #28]	; (8010fd8 <_lseek_r+0x20>)
 8010fbc:	4604      	mov	r4, r0
 8010fbe:	4608      	mov	r0, r1
 8010fc0:	4611      	mov	r1, r2
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	602a      	str	r2, [r5, #0]
 8010fc6:	461a      	mov	r2, r3
 8010fc8:	f7f0 fd3a 	bl	8001a40 <_lseek>
 8010fcc:	1c43      	adds	r3, r0, #1
 8010fce:	d102      	bne.n	8010fd6 <_lseek_r+0x1e>
 8010fd0:	682b      	ldr	r3, [r5, #0]
 8010fd2:	b103      	cbz	r3, 8010fd6 <_lseek_r+0x1e>
 8010fd4:	6023      	str	r3, [r4, #0]
 8010fd6:	bd38      	pop	{r3, r4, r5, pc}
 8010fd8:	24000d08 	.word	0x24000d08

08010fdc <_malloc_usable_size_r>:
 8010fdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010fe0:	1f18      	subs	r0, r3, #4
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	bfbc      	itt	lt
 8010fe6:	580b      	ldrlt	r3, [r1, r0]
 8010fe8:	18c0      	addlt	r0, r0, r3
 8010fea:	4770      	bx	lr

08010fec <_read_r>:
 8010fec:	b538      	push	{r3, r4, r5, lr}
 8010fee:	4d07      	ldr	r5, [pc, #28]	; (801100c <_read_r+0x20>)
 8010ff0:	4604      	mov	r4, r0
 8010ff2:	4608      	mov	r0, r1
 8010ff4:	4611      	mov	r1, r2
 8010ff6:	2200      	movs	r2, #0
 8010ff8:	602a      	str	r2, [r5, #0]
 8010ffa:	461a      	mov	r2, r3
 8010ffc:	f7f0 fcc0 	bl	8001980 <_read>
 8011000:	1c43      	adds	r3, r0, #1
 8011002:	d102      	bne.n	801100a <_read_r+0x1e>
 8011004:	682b      	ldr	r3, [r5, #0]
 8011006:	b103      	cbz	r3, 801100a <_read_r+0x1e>
 8011008:	6023      	str	r3, [r4, #0]
 801100a:	bd38      	pop	{r3, r4, r5, pc}
 801100c:	24000d08 	.word	0x24000d08

08011010 <_init>:
 8011010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011012:	bf00      	nop
 8011014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011016:	bc08      	pop	{r3}
 8011018:	469e      	mov	lr, r3
 801101a:	4770      	bx	lr

0801101c <_fini>:
 801101c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801101e:	bf00      	nop
 8011020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011022:	bc08      	pop	{r3}
 8011024:	469e      	mov	lr, r3
 8011026:	4770      	bx	lr
