Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Fri Dec 18 12:05:48 2020
| Host              : MT-202935 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design            : system_top
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.560        0.000                      0               187650        0.010        0.000                      0               187083        0.318        0.000                       0                 62840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                           Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                           ------------           ----------      --------------
clk_pl_0                                                                                                                                                                                                                                                                        {0.000 5.000}          10.000          100.000         
clk_pl_1                                                                                                                                                                                                                                                                        {0.000 2.000}          4.000           250.000         
clk_pl_2                                                                                                                                                                                                                                                                        {0.000 1.000}          2.000           500.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                             {0.000 25.000}         50.000          20.000          
rx_div_clk                                                                                                                                                                                                                                                                      {0.000 2.000}          4.000           250.000         
  mmcm_clk_0_s                                                                                                                                                                                                                                                                  {0.000 2.000}          4.000           250.000         
  mmcm_fb_clk_s                                                                                                                                                                                                                                                                 {0.000 2.000}          4.000           250.000         
rx_os_div_clk                                                                                                                                                                                                                                                                   {0.000 2.000}          4.000           250.000         
  mmcm_clk_0_s_1                                                                                                                                                                                                                                                                {0.000 2.000}          4.000           250.000         
  mmcm_fb_clk_s_1                                                                                                                                                                                                                                                               {0.000 2.000}          4.000           250.000         
rx_ref_clk                                                                                                                                                                                                                                                                      {0.000 2.000}          4.000           250.000         
  qpll1_clk_0                                                                                                                                                                                                                                                                   {0.000 0.050}          0.100           10000.000       
  qpll1_ref_clk_0                                                                                                                                                                                                                                                               {0.000 2.000}          4.000           250.000         
  qpll2ch_clk_0                                                                                                                                                                                                                                                                 {0.000 0.050}          0.100           10000.000       
  qpll2ch_ref_clk_0                                                                                                                                                                                                                                                             {0.000 2.000}          4.000           250.000         
spi0_clk                                                                                                                                                                                                                                                                        {0.000 20.000}         40.000          25.000          
spi1_clk                                                                                                                                                                                                                                                                        {0.000 20.000}         40.000          25.000          
tx_div_clk                                                                                                                                                                                                                                                                      {0.000 2.000}          4.000           250.000         
  mmcm_clk_0_s_2                                                                                                                                                                                                                                                                {0.000 2.000}          4.000           250.000         
  mmcm_fb_clk_s_2                                                                                                                                                                                                                                                               {0.000 2.000}          4.000           250.000         
tx_ref_clk                                                                                                                                                                                                                                                                      {0.000 2.000}          4.000           250.000         
u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 3.255}          6.510           153.610         
xvr_refclk_in_p                                                                                                                                                                                                                                                                 {0.000 3.255}          6.510           153.610         
  gtwiz_userclk_tx_srcclk_out[0]                                                                                                                                                                                                                                                {0.000 3.255}          6.510           153.610         
  qpll0outclk_out[0]                                                                                                                                                                                                                                                            {0.000 0.081}          0.163           6144.393        
    rxoutclk_out[0]_1                                                                                                                                                                                                                                                           {0.000 1.628}          3.255           307.220         
      xvr_rx_clk                                                                                                                                                                                                                                                                {0.000 3.255}          6.510           153.610         
    rxoutclkpcs_out[0]_1                                                                                                                                                                                                                                                        {0.000 1.628}          3.255           307.220         
    txoutclk_out[0]                                                                                                                                                                                                                                                             {0.000 1.628}          3.255           307.220         
      xvr_tx_clk                                                                                                                                                                                                                                                                {0.000 3.255}          6.510           153.610         
  qpll0outrefclk_out[0]                                                                                                                                                                                                                                                         {0.000 3.255}          6.510           153.610         
  rxoutclk_out[0]                                                                                                                                                                                                                                                               {0.000 3.255}          6.510           153.610         
  rxoutclkpcs_out[0]                                                                                                                                                                                                                                                            {0.000 3.255}          6.510           153.610         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                                                                                                              1.121        0.000                      0                63000        0.011        0.000                      0                62952        3.000        0.000                       0                 24308  
clk_pl_1                                                                                                                                                                                                                                                                              0.573        0.000                      0                26645        0.012        0.000                      0                26625        0.498        0.000                       0                  6341  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                  16.047        0.000                      0                 1050        0.020        0.000                      0                 1050       24.468        0.000                       0                   491  
rx_div_clk                                                                                                                                                                                                                                                                                                                                                                                                                        0.600        0.000                       0                     2  
  mmcm_clk_0_s                                                                                                                                                                                                                                                                        1.403        0.000                      0                19420        0.012        0.000                      0                19420        0.562        0.000                       0                  5985  
  mmcm_fb_clk_s                                                                                                                                                                                                                                                                                                                                                                                                                   2.710        0.000                       0                     3  
rx_os_div_clk                                                                                                                                                                                                                                                                                                                                                                                                                     0.600        0.000                       0                     2  
  mmcm_clk_0_s_1                                                                                                                                                                                                                                                                      1.313        0.000                      0                 2958        0.025        0.000                      0                 2958        0.565        0.000                       0                  1613  
  mmcm_fb_clk_s_1                                                                                                                                                                                                                                                                                                                                                                                                                 2.710        0.000                       0                     3  
spi0_clk                                                                                                                                                                                                                                                                                                                                                                                                                         10.000        0.000                       0                     1  
spi1_clk                                                                                                                                                                                                                                                                                                                                                                                                                         10.000        0.000                       0                     1  
tx_div_clk                                                                                                                                                                                                                                                                                                                                                                                                                        0.600        0.000                       0                     2  
  mmcm_clk_0_s_2                                                                                                                                                                                                                                                                      0.825        0.000                      0                60443        0.010        0.000                      0                60443        0.537        0.000                       0                 23582  
  mmcm_fb_clk_s_2                                                                                                                                                                                                                                                                                                                                                                                                                 2.710        0.000                       0                     3  
u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        5.642        0.000                      0                   50        0.046        0.000                      0                   50        2.980        0.000                       0                    31  
xvr_refclk_in_p                                                                                                                                                                                                                                                                       5.456        0.000                      0                   98        0.059        0.000                      0                   98        2.980        0.000                       0                    36  
  gtwiz_userclk_tx_srcclk_out[0]                                                                                                                                                                                                                                                      5.497        0.000                      0                  102        0.066        0.000                      0                  102        0.544        0.000                       0                    46  
    rxoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                             0.320        0.000                       0                     3  
      xvr_rx_clk                                                                                                                                                                                                                                                                      0.823        0.000                      0                 2684        0.054        0.000                      0                 2684        0.472        0.000                       0                   159  
    rxoutclkpcs_out[0]_1                                                                                                                                                                                                                                                              2.730        0.000                      0                    8        0.066        0.000                      0                    8        1.353        0.000                       0                    10  
    txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                               0.318        0.000                       0                     3  
      xvr_tx_clk                                                                                                                                                                                                                                                                      0.560        0.000                      0                 2589        0.054        0.000                      0                 2589        0.474        0.000                       0                   160  
  rxoutclk_out[0]                                                                                                                                                                                                                                                                     5.207        0.000                      0                  102        0.059        0.000                      0                  102        0.565        0.000                       0                    45  
  rxoutclkpcs_out[0]                                                                                                                                                                                                                                                                  5.926        0.000                      0                    8        0.064        0.000                      0                    8        2.980        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1                                                                                             clk_pl_0                                                                                                   3.037        0.000                      0                   43                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                                  49.591        0.000                      0                    8                                                                        
mmcm_clk_0_s                                                                                         clk_pl_0                                                                                                   3.643        0.000                      0                  163                                                                        
mmcm_clk_0_s_1                                                                                       clk_pl_0                                                                                                   3.645        0.000                      0                  163                                                                        
mmcm_clk_0_s_2                                                                                       clk_pl_0                                                                                                   9.687        0.000                      0                    2                                                                        
clk_pl_0                                                                                             clk_pl_1                                                                                                   3.072        0.000                      0                   53                                                                        
mmcm_clk_0_s                                                                                         clk_pl_1                                                                                                   2.980        0.000                      0                   53                                                                        
mmcm_clk_0_s_1                                                                                       clk_pl_1                                                                                                   3.059        0.000                      0                   53                                                                        
clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.298        0.000                      0                    8                                                                        
clk_pl_0                                                                                             mmcm_clk_0_s                                                                                               2.658        0.000                      0                  142                                                                        
clk_pl_1                                                                                             mmcm_clk_0_s                                                                                               3.048        0.000                      0                    8                                                                        
clk_pl_0                                                                                             mmcm_clk_0_s_1                                                                                             2.626        0.000                      0                  142                                                                        
clk_pl_1                                                                                             mmcm_clk_0_s_1                                                                                             3.277        0.000                      0                    8                                                                        
clk_pl_0                                                                                             mmcm_clk_0_s_2                                                                                             3.339        0.000                      0                  101                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                      From Clock                                                                                                                                                                                                                                                                      To Clock                                                                                                                                                                                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                      ----------                                                                                                                                                                                                                                                                      --------                                                                                                                                                                                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                               clk_pl_0                                                                                                                                                                                                                                                                        clk_pl_0                                                                                                                                                                                                                                                                              6.116        0.000                      0                 7006        0.104        0.000                      0                 7006  
**async_default**                                                                                                                                                                                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                  47.956        0.000                      0                  100        0.051        0.000                      0                  100  
**async_default**                                                                                                                                                                                                                                                               mmcm_clk_0_s                                                                                                                                                                                                                                                                    mmcm_clk_0_s                                                                                                                                                                                                                                                                          2.659        0.000                      0                  131        0.144        0.000                      0                  131  
**async_default**                                                                                                                                                                                                                                                               mmcm_clk_0_s_1                                                                                                                                                                                                                                                                  mmcm_clk_0_s_1                                                                                                                                                                                                                                                                        2.368        0.000                      0                  131        0.126        0.000                      0                  131  
**async_default**                                                                                                                                                                                                                                                               mmcm_clk_0_s_2                                                                                                                                                                                                                                                                  mmcm_clk_0_s_2                                                                                                                                                                                                                                                                        1.191        0.000                      0                  567        0.144        0.000                      0                  567  
**async_default**                                                                                                                                                                                                                                                               u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        5.852        0.000                      0                   18        0.216        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                               xvr_rx_clk                                                                                                                                                                                                                                                                      xvr_rx_clk                                                                                                                                                                                                                                                                            2.441        0.000                      0                   20        1.739        0.000                      0                   20  
**async_default**                                                                                                                                                                                                                                                               xvr_tx_clk                                                                                                                                                                                                                                                                      xvr_tx_clk                                                                                                                                                                                                                                                                            4.873        0.000                      0                   21        0.272        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u4/g1[2].u1/g1[29].u1/u1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.076ns (0.903%)  route 8.342ns (99.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 11.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.397ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.357ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.765     1.928    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X37Y202        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.004 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=771, routed)         8.342    10.346    u2/u4/g1[2].u1/g1[29].u1/peripheral_aresetn[0]_bufg_place
    RAMB36_X8Y6          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[29].u1/u1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.703    11.833    u2/u4/g1[2].u1/g1[29].u1/a_clk
    RAMB36_X8Y6          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[29].u1/u1/CLKARDCLK
                         clock pessimism              0.077    11.910    
                         clock uncertainty           -0.130    11.780    
    RAMB36_X8Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTREGARSTREG)
                                                     -0.313    11.467    u2/u4/g1[2].u1/g1[29].u1/u1
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u4/g1[2].u1/g1[29].u1/u1/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 0.076ns (0.906%)  route 8.317ns (99.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 11.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.397ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.357ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.765     1.928    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X37Y202        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.004 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=771, routed)         8.317    10.321    u2/u4/g1[2].u1/g1[29].u1/peripheral_aresetn[0]_bufg_place
    RAMB36_X8Y6          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[29].u1/u1/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.703    11.833    u2/u4/g1[2].u1/g1[29].u1/a_clk
    RAMB36_X8Y6          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[29].u1/u1/CLKARDCLK
                         clock pessimism              0.077    11.910    
                         clock uncertainty           -0.130    11.780    
    RAMB36_X8Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    11.460    u2/u4/g1[2].u1/g1[29].u1/u1
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u4/g1[2].u1/g1[0].u1/u1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 0.076ns (0.915%)  route 8.234ns (99.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 11.839 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.397ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.357ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.765     1.928    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X37Y202        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.004 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=771, routed)         8.234    10.238    u2/u4/g1[2].u1/g1[0].u1/peripheral_aresetn[0]_bufg_place
    RAMB36_X8Y7          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[0].u1/u1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.709    11.839    u2/u4/g1[2].u1/g1[0].u1/a_clk
    RAMB36_X8Y7          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[0].u1/u1/CLKARDCLK
                         clock pessimism              0.077    11.916    
                         clock uncertainty           -0.130    11.786    
    RAMB36_X8Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTREGARSTREG)
                                                     -0.313    11.473    u2/u4/g1[2].u1/g1[0].u1/u1
  -------------------------------------------------------------------
                         required time                         11.473    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u4/g1[2].u1/g1[0].u1/u1/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.076ns (0.917%)  route 8.209ns (99.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 11.839 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.397ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.357ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.765     1.928    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X37Y202        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.004 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=771, routed)         8.209    10.213    u2/u4/g1[2].u1/g1[0].u1/peripheral_aresetn[0]_bufg_place
    RAMB36_X8Y7          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[0].u1/u1/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.709    11.839    u2/u4/g1[2].u1/g1[0].u1/a_clk
    RAMB36_X8Y7          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[0].u1/u1/CLKARDCLK
                         clock pessimism              0.077    11.916    
                         clock uncertainty           -0.130    11.786    
    RAMB36_X8Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    11.466    u2/u4/g1[2].u1/g1[0].u1/u1
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u4/g1[2].u1/g1[7].u1/u1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 0.076ns (0.928%)  route 8.117ns (99.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 11.845 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.397ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.357ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.765     1.928    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X37Y202        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.004 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=771, routed)         8.117    10.121    u2/u4/g1[2].u1/g1[7].u1/peripheral_aresetn[0]_bufg_place
    RAMB36_X8Y8          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[7].u1/u1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.715    11.845    u2/u4/g1[2].u1/g1[7].u1/a_clk
    RAMB36_X8Y8          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[7].u1/u1/CLKARDCLK
                         clock pessimism              0.077    11.922    
                         clock uncertainty           -0.130    11.792    
    RAMB36_X8Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTREGARSTREG)
                                                     -0.313    11.479    u2/u4/g1[2].u1/g1[7].u1/u1
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u4/g1[2].u1/g1[7].u1/u1/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 0.076ns (0.930%)  route 8.092ns (99.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 11.845 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.397ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.357ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.765     1.928    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X37Y202        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.004 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=771, routed)         8.092    10.096    u2/u4/g1[2].u1/g1[7].u1/peripheral_aresetn[0]_bufg_place
    RAMB36_X8Y8          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[7].u1/u1/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.715    11.845    u2/u4/g1[2].u1/g1[7].u1/a_clk
    RAMB36_X8Y8          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[7].u1/u1/CLKARDCLK
                         clock pessimism              0.077    11.922    
                         clock uncertainty           -0.130    11.792    
    RAMB36_X8Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    11.472    u2/u4/g1[2].u1/g1[7].u1/u1
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/g1[0].u1/g1[31].u1/u1/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.076ns (0.934%)  route 8.062ns (99.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 11.852 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.397ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.357ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.765     1.928    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X37Y202        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.004 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=771, routed)         8.062    10.066    u2/u5/g1[0].u1/g1[31].u1/peripheral_aresetn[0]_bufg_place
    RAMB36_X8Y10         RAMB36E2                                     r  u2/u5/g1[0].u1/g1[31].u1/u1/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.722    11.852    u2/u5/g1[0].u1/g1[31].u1/a_clk
    RAMB36_X8Y10         RAMB36E2                                     r  u2/u5/g1[0].u1/g1[31].u1/u1/CLKARDCLK
                         clock pessimism              0.077    11.929    
                         clock uncertainty           -0.130    11.799    
    RAMB36_X8Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    11.479    u2/u5/g1[0].u1/g1[31].u1/u1
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u4/g1[0].u1/g1[25].u1/u1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 0.076ns (0.941%)  route 8.000ns (99.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 11.849 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.397ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.357ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.765     1.928    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X37Y202        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.004 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=771, routed)         8.000    10.004    u2/u4/g1[0].u1/g1[25].u1/peripheral_aresetn[0]_bufg_place
    RAMB36_X8Y9          RAMB36E2                                     r  u2/u4/g1[0].u1/g1[25].u1/u1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.719    11.849    u2/u4/g1[0].u1/g1[25].u1/a_clk
    RAMB36_X8Y9          RAMB36E2                                     r  u2/u4/g1[0].u1/g1[25].u1/u1/CLKARDCLK
                         clock pessimism              0.077    11.926    
                         clock uncertainty           -0.130    11.796    
    RAMB36_X8Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTREGARSTREG)
                                                     -0.313    11.483    u2/u4/g1[0].u1/g1[25].u1/u1
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u4/g1[2].u1/g1[2].u1/u1/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 0.076ns (0.934%)  route 8.063ns (99.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.397ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.357ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.765     1.928    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X37Y202        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.004 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=771, routed)         8.063    10.067    u2/u4/g1[2].u1/g1[2].u1/peripheral_aresetn[0]_bufg_place
    RAMB36_X10Y10        RAMB36E2                                     r  u2/u4/g1[2].u1/g1[2].u1/u1/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.801    11.931    u2/u4/g1[2].u1/g1[2].u1/a_clk
    RAMB36_X10Y10        RAMB36E2                                     r  u2/u4/g1[2].u1/g1[2].u1/u1/CLKARDCLK
                         clock pessimism              0.077    12.008    
                         clock uncertainty           -0.130    11.878    
    RAMB36_X10Y10        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    11.558    u2/u4/g1[2].u1/g1[2].u1/u1
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u4/g1[0].u1/g1[25].u1/u1/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.076ns (0.944%)  route 7.972ns (99.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 11.849 - 10.000 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.397ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.357ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.765     1.928    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X37Y202        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.004 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=771, routed)         7.972     9.976    u2/u4/g1[0].u1/g1[25].u1/peripheral_aresetn[0]_bufg_place
    RAMB36_X8Y9          RAMB36E2                                     r  u2/u4/g1[0].u1/g1[25].u1/u1/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.719    11.849    u2/u4/g1[0].u1/g1[25].u1/a_clk
    RAMB36_X8Y9          RAMB36E2                                     r  u2/u4/g1[0].u1/g1[25].u1/u1/CLKARDCLK
                         clock pessimism              0.077    11.926    
                         clock uncertainty           -0.130    11.796    
    RAMB36_X8Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    11.476    u2/u4/g1[0].u1/g1[25].u1/u1
  -------------------------------------------------------------------
                         required time                         11.476    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  1.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_11/up_rdata_int_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_12/up_rdata_int_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.741ns (routing 0.357ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.397ns, distribution 1.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.741     1.871    i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_11/s_axi_aclk
    SLICE_X16Y313        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_11/up_rdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y313        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.929 r  i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_11/up_rdata_int_reg[12]/Q
                         net (fo=2, routed)           0.065     1.994    i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_up/up_rdata_int_reg[15]_30[12]
    SLICE_X15Y313        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     2.016 r  i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_up/up_rdata_int[12]_i_1__13/O
                         net (fo=1, routed)           0.022     2.038    i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_12/up_rdata_int_reg[15]_1[12]
    SLICE_X15Y313        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_12/up_rdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.965     2.128    i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_12/s_axi_aclk
    SLICE_X15Y313        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_12/up_rdata_int_reg[12]/C
                         clock pessimism             -0.161     1.967    
    SLICE_X15Y313        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.027    i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_12/up_rdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/di_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.706ns (routing 0.357ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.397ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.706     1.836    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X15Y267        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/di_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y267        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.895 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/di_reg[10]/Q
                         net (fo=1, routed)           0.113     2.008    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[47]_0[10]
    SLICE_X17Y266        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.931     2.094    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X17Y266        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[42]/C
                         clock pessimism             -0.159     1.935    
    SLICE_X17Y266        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.997    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.060ns (20.690%)  route 0.230ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.602ns (routing 0.357ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.397ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.602     1.732    i_system_wrapper/system_i/axi_hp0_interconnect/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X42Y60         FDRE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.792 r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/Q
                         net (fo=1, routed)           0.230     2.022    i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIF0
    SLICE_X41Y59         RAMD32                                       r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.881     2.044    i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X41Y59         RAMD32                                       r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/CLK
                         clock pessimism             -0.111     1.933    
    SLICE_X41Y59         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     2.011    i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPDI[9]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.059ns (11.217%)  route 0.467ns (88.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.699ns (routing 0.357ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.397ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.699     1.829    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X16Y272        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y272        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.888 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[9]/Q
                         net (fo=1, routed)           0.467     2.355    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/Q[9]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                                r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.961     2.124    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/drpclk_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                                r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
                         clock pessimism             -0.081     2.043    
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_DRPCLK_DRPDI[9])
                                                      0.301     2.344    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_axi/up_rdata_d_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_axi/up_axi_rdata_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.059ns (19.865%)  route 0.238ns (80.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      1.567ns (routing 0.357ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.397ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.567     1.697    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X31Y233        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_axi/up_rdata_d_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y233        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.756 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_axi/up_rdata_d_reg[26]/Q
                         net (fo=1, routed)           0.238     1.994    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_axi/up_rdata_d[26]
    SLICE_X30Y241        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_axi/up_axi_rdata_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.833     1.996    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_axi/s_axi_aclk
    SLICE_X30Y241        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_axi/up_axi_rdata_int_reg[26]/C
                         clock pessimism             -0.073     1.923    
    SLICE_X30Y241        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.983    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_axi/up_axi_rdata_int_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.059ns (27.189%)  route 0.158ns (72.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.591ns (routing 0.357ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.397ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.591     1.721    i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X43Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.780 r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][7]/Q
                         net (fo=1, routed)           0.158     1.938    i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIC1
    SLICE_X41Y34         RAMD32                                       r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.863     2.026    i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X41Y34         RAMD32                                       r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/CLK
                         clock pessimism             -0.159     1.867    
    SLICE_X41Y34         RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.060     1.927    i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/up_cfg_buffer_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.059ns (37.342%)  route 0.099ns (62.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.662ns (routing 0.357ns, distribution 1.305ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.397ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.662     1.792    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_axi/s_axi_aclk
    SLICE_X28Y259        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y259        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.851 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_axi/up_wdata_int_reg[5]/Q
                         net (fo=4, routed)           0.099     1.950    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/up_cfg_buffer_early_release_reg_0[4]
    SLICE_X26Y259        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/up_cfg_buffer_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.873     2.036    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/s_axi_aclk
    SLICE_X26Y259        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/up_cfg_buffer_delay_reg[3]/C
                         clock pessimism             -0.159     1.877    
    SLICE_X26Y259        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.939    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/up_cfg_buffer_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_axi/up_wdata_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_up/up_scratch_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.061ns (36.527%)  route 0.106ns (63.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.656ns (routing 0.357ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.397ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.656     1.786    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_axi/s_axi_aclk
    SLICE_X27Y255        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_axi/up_wdata_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y255        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.847 r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_axi/up_wdata_int_reg[31]/Q
                         net (fo=2, routed)           0.106     1.953    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_up/D[31]
    SLICE_X28Y255        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_up/up_scratch_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.876     2.039    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_up/s_axi_aclk
    SLICE_X28Y255        FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_up/up_scratch_reg[31]/C
                         clock pessimism             -0.159     1.880    
    SLICE_X28Y255        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.942    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_up/up_scratch_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_1/up_rdata_m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_1/up_rdata_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.095ns (50.000%)  route 0.095ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.753ns (routing 0.357ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.397ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.753     1.883    i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_1/s_axi_aclk
    SLICE_X6Y308         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_1/up_rdata_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y308         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.943 r  i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_1/up_rdata_m_reg[3]/Q
                         net (fo=1, routed)           0.060     2.003    i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_up/up_rdata_int_reg[15]_3[3]
    SLICE_X7Y308         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.035     2.038 r  i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_up/up_rdata_int[3]_i_1/O
                         net (fo=1, routed)           0.035     2.073    i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_1/up_rdata_int_reg[15]_0[3]
    SLICE_X7Y308         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_1/up_rdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.999     2.162    i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_1/s_axi_aclk
    SLICE_X7Y308         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_1/up_rdata_int_reg[3]/C
                         clock pessimism             -0.161     2.001    
    SLICE_X7Y308         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.061    i_system_wrapper/system_i/axi_adrv9009_tx_xcvr/inst/i_mdrp_ch_1/up_rdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.061ns (42.958%)  route 0.081ns (57.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.558ns (routing 0.357ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.397ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.558     1.688    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X41Y155        FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y155        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.749 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.081     1.830    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X40Y155        SRL16E                                       r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.774     1.937    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X40Y155        SRL16E                                       r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.152     1.785    
    SLICE_X40Y155        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.817    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     MMCME4_ADV/DCLK       n/a            4.000         10.000      6.000      MMCM_X0Y3            i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y14  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTHE4_COMMON_X0Y3    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/i_gthe4_common/DRPCLK
Min Period        n/a     MMCME4_ADV/DCLK       n/a            4.000         10.000      6.000      MMCM_X0Y2            i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y8   u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     MMCME4_ADV/DCLK       n/a            4.000         10.000      6.000      MMCM_X0Y1            i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
Min Period        n/a     PS8/SAXIGP2RCLK       n/a            3.003         10.000      6.997      PS8_X0Y0             i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y2            i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y3            i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y3            i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y2            i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y1            i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y1            i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y8   u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y14  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/DRPCLK
High Pulse Width  Slow    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y3            i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y3            i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y2            i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y1            i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
High Pulse Width  Slow    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y2            i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
High Pulse Width  Slow    MMCME4_ADV/DCLK       n/a            2.000         5.000       3.000      MMCM_X0Y1            i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y14  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_46/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.268ns (8.516%)  route 2.879ns (91.484%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 6.019 - 4.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.397ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.357ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.759     1.922    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_axis_aclk
    SLICE_X32Y236        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.003 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/Q
                         net (fo=5, routed)           0.209     2.212    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/dest_valid
    SLICE_X33Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.311 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_valid_INST_0/O
                         net (fo=309, routed)         2.116     4.427    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_valid
    SLICE_X89Y362        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     4.515 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_45_i_1/O
                         net (fo=10, routed)          0.554     5.069    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_45_i_1_n_0
    RAMB36_X12Y73        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_46/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     4.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.887     6.019    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_clk
    RAMB36_X12Y73        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_46/CLKARDCLK
                         clock pessimism              0.071     6.090    
                         clock uncertainty           -0.106     5.984    
    RAMB36_X12Y73        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.642    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_46
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_104/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.233ns (7.692%)  route 2.796ns (92.308%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 5.916 - 4.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.397ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.357ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.759     1.922    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_axis_aclk
    SLICE_X32Y236        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.003 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/Q
                         net (fo=5, routed)           0.209     2.212    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/dest_valid
    SLICE_X33Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.311 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_valid_INST_0/O
                         net (fo=309, routed)         1.949     4.260    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_valid
    SLICE_X7Y392         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.313 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_103_i_1/O
                         net (fo=10, routed)          0.638     4.951    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_103_i_1_n_0
    RAMB36_X1Y83         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_104/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     4.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.784     5.916    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_clk
    RAMB36_X1Y83         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_104/CLKARDCLK
                         clock pessimism              0.071     5.987    
                         clock uncertainty           -0.106     5.881    
    RAMB36_X1Y83         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.539    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_104
  -------------------------------------------------------------------
                         required time                          5.539    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_104/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.233ns (7.840%)  route 2.739ns (92.160%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 5.916 - 4.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.397ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.357ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.759     1.922    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_axis_aclk
    SLICE_X32Y236        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.003 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/Q
                         net (fo=5, routed)           0.209     2.212    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/dest_valid
    SLICE_X33Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.311 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_valid_INST_0/O
                         net (fo=309, routed)         1.949     4.260    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_valid
    SLICE_X7Y392         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.313 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_103_i_1/O
                         net (fo=10, routed)          0.581     4.894    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_103_i_1_n_0
    RAMB36_X1Y83         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_104/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     4.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.784     5.916    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_clk
    RAMB36_X1Y83         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_104/CLKARDCLK
                         clock pessimism              0.071     5.987    
                         clock uncertainty           -0.106     5.881    
    RAMB36_X1Y83         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     5.487    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_104
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_103/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.233ns (7.692%)  route 2.796ns (92.308%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 5.924 - 4.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.397ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.357ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.759     1.922    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_axis_aclk
    SLICE_X32Y236        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.003 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/Q
                         net (fo=5, routed)           0.209     2.212    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/dest_valid
    SLICE_X33Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.311 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_valid_INST_0/O
                         net (fo=309, routed)         1.949     4.260    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_valid
    SLICE_X7Y392         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.313 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_103_i_1/O
                         net (fo=10, routed)          0.638     4.951    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_103_i_1_n_0
    RAMB36_X0Y82         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_103/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     4.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.792     5.924    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_clk
    RAMB36_X0Y82         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_103/CLKARDCLK
                         clock pessimism              0.071     5.995    
                         clock uncertainty           -0.106     5.889    
    RAMB36_X0Y82         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.547    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_103
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_47/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.268ns (8.609%)  route 2.845ns (91.391%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 6.020 - 4.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.397ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.357ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.759     1.922    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_axis_aclk
    SLICE_X32Y236        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.003 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/Q
                         net (fo=5, routed)           0.209     2.212    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/dest_valid
    SLICE_X33Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.311 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_valid_INST_0/O
                         net (fo=309, routed)         2.116     4.427    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_valid
    SLICE_X89Y362        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     4.515 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_45_i_1/O
                         net (fo=10, routed)          0.520     5.035    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_45_i_1_n_0
    RAMB36_X12Y72        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_47/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     4.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.888     6.020    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_clk
    RAMB36_X12Y72        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_47/CLKARDCLK
                         clock pessimism              0.071     6.091    
                         clock uncertainty           -0.106     5.985    
    RAMB36_X12Y72        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.643    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_47
  -------------------------------------------------------------------
                         required time                          5.643    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_46/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.233ns (7.697%)  route 2.794ns (92.303%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 5.999 - 4.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.397ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.357ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.759     1.922    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_axis_aclk
    SLICE_X32Y236        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.003 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/Q
                         net (fo=5, routed)           0.209     2.212    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/dest_valid
    SLICE_X33Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.311 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_valid_INST_0/O
                         net (fo=309, routed)         1.863     4.174    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_valid
    SLICE_X76Y352        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.227 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_45_i_1/O
                         net (fo=10, routed)          0.722     4.949    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_45_i_1_n_0
    RAMB36_X12Y70        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_46/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     4.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.867     5.999    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_clk
    RAMB36_X12Y70        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_46/CLKARDCLK
                         clock pessimism              0.071     6.070    
                         clock uncertainty           -0.106     5.964    
    RAMB36_X12Y70        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     5.570    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_46
  -------------------------------------------------------------------
                         required time                          5.570    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_44/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.270ns (8.882%)  route 2.770ns (91.118%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 5.961 - 4.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.397ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.357ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.759     1.922    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_axis_aclk
    SLICE_X32Y236        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.003 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/Q
                         net (fo=5, routed)           0.209     2.212    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/dest_valid
    SLICE_X33Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.311 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_valid_INST_0/O
                         net (fo=309, routed)         1.825     4.136    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_valid
    SLICE_X72Y357        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.226 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_43_i_1/O
                         net (fo=10, routed)          0.736     4.962    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_43_i_1_n_0
    RAMB36_X10Y76        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_44/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     4.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.829     5.961    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_clk
    RAMB36_X10Y76        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_44/CLKARDCLK
                         clock pessimism              0.071     6.032    
                         clock uncertainty           -0.106     5.926    
    RAMB36_X10Y76        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.584    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_44
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_41/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.233ns (8.046%)  route 2.663ns (91.954%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 5.880 - 4.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.397ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.357ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.759     1.922    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_axis_aclk
    SLICE_X32Y236        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.003 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/Q
                         net (fo=5, routed)           0.209     2.212    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/dest_valid
    SLICE_X33Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.311 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_valid_INST_0/O
                         net (fo=309, routed)         1.837     4.148    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_valid
    SLICE_X61Y387        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.201 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_40_i_3/O
                         net (fo=10, routed)          0.617     4.818    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_40_i_3_n_0
    RAMB36_X9Y78         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_41/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     4.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.748     5.880    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_clk
    RAMB36_X9Y78         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_41/CLKARDCLK
                         clock pessimism              0.071     5.951    
                         clock uncertainty           -0.106     5.845    
    RAMB36_X9Y78         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     5.451    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_41
  -------------------------------------------------------------------
                         required time                          5.451    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_46/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.268ns (8.839%)  route 2.764ns (91.161%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 6.019 - 4.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.397ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.357ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.759     1.922    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_axis_aclk
    SLICE_X32Y236        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.003 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/Q
                         net (fo=5, routed)           0.209     2.212    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/dest_valid
    SLICE_X33Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.311 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_valid_INST_0/O
                         net (fo=309, routed)         2.116     4.427    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_valid
    SLICE_X89Y362        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     4.515 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_45_i_1/O
                         net (fo=10, routed)          0.439     4.954    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_45_i_1_n_0
    RAMB36_X12Y73        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_46/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     4.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.887     6.019    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_clk
    RAMB36_X12Y73        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_46/CLKARDCLK
                         clock pessimism              0.071     6.090    
                         clock uncertainty           -0.106     5.984    
    RAMB36_X12Y73        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     5.590    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_46
  -------------------------------------------------------------------
                         required time                          5.590    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_44/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.270ns (9.106%)  route 2.695ns (90.894%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 5.961 - 4.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.397ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.357ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.759     1.922    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_axis_aclk
    SLICE_X32Y236        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.003 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_valid_reg/Q
                         net (fo=5, routed)           0.209     2.212    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/dest_valid
    SLICE_X33Y241        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.311 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_valid_INST_0/O
                         net (fo=309, routed)         1.825     4.136    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_valid
    SLICE_X72Y357        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.226 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_43_i_1/O
                         net (fo=10, routed)          0.661     4.887    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_43_i_1_n_0
    RAMB36_X10Y76        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_44/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     4.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.829     5.961    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_clk
    RAMB36_X10Y76        RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_44/CLKARDCLK
                         clock pessimism              0.071     6.032    
                         clock uncertainty           -0.106     5.926    
    RAMB36_X10Y76        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     5.532    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_44
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_5/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.061ns (15.288%)  route 0.338ns (84.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.559ns (routing 0.357ns, distribution 1.202ns)
  Clock Net Delay (Destination): 2.014ns (routing 0.397ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.559     1.691    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_axis_aclk
    SLICE_X30Y229        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y229        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.752 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[5]/Q
                         net (fo=5, routed)           0.338     2.090    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_data[5]
    RAMB36_X2Y48         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_5/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        2.014     2.177    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dma_clk
    RAMB36_X2Y48         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_5/CLKARDCLK
                         clock pessimism             -0.071     2.106    
    RAMB36_X2Y48         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.028     2.078    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_5
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1055]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.060ns (28.986%)  route 0.147ns (71.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.678ns (routing 0.357ns, distribution 1.321ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.397ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.678     1.810    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X15Y189        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1055]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y189        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.870 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1055]/Q
                         net (fo=1, routed)           0.147     2.017    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/DIE0
    SLICE_X11Y188        RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.917     2.080    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
    SLICE_X11Y188        RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAME/CLK
                         clock pessimism             -0.153     1.927    
    SLICE_X11Y188        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     2.004    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAME
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1115]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.061ns (36.747%)  route 0.105ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.653ns (routing 0.357ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.397ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.653     1.785    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X19Y186        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y186        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.846 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/Q
                         net (fo=2, routed)           0.105     1.951    i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[91]
    SLICE_X18Y185        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.866     2.029    i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X18Y185        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1115]/C
                         clock pessimism             -0.153     1.876    
    SLICE_X18Y185        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.938    i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1115]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1083]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.059ns (32.778%)  route 0.121ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.678ns (routing 0.357ns, distribution 1.321ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.397ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.678     1.810    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_dest_axi_aclk
    SLICE_X16Y192        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y192        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.869 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[58]/Q
                         net (fo=2, routed)           0.121     1.990    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2064]_0[59]
    SLICE_X15Y190        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1083]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.903     2.066    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X15Y190        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1083]/C
                         clock pessimism             -0.153     1.913    
    SLICE_X15Y190        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.975    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1083]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.094ns (49.735%)  route 0.095ns (50.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.544ns (routing 0.357ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.397ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.544     1.676    i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/aclk
    SLICE_X36Y201        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.735 f  i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.066     1.801    i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt[1]
    SLICE_X37Y201        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     1.836 r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.029     1.865    i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/pr_dec0__0
    SLICE_X37Y201        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.773     1.936    i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/aclk
    SLICE_X37Y201        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]/C
                         clock pessimism             -0.147     1.789    
    SLICE_X37Y201        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.849    i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1077]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.060ns (25.105%)  route 0.179ns (74.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      1.561ns (routing 0.357ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.397ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.561     1.693    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_dest_axi_aclk
    SLICE_X39Y129        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y129        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.753 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[52]/Q
                         net (fo=2, routed)           0.179     1.932    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2064]_0[53]
    SLICE_X39Y114        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1077]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.781     1.944    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X39Y114        FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1077]/C
                         clock pessimism             -0.092     1.852    
    SLICE_X39Y114        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.914    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1077]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1062]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.653ns (routing 0.357ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.397ns, distribution 1.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.653     1.785    i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X19Y184        FDRE                                         r  i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y184        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.843 r  i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/Q
                         net (fo=2, routed)           0.124     1.967    i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[1]
    SLICE_X18Y183        FDRE                                         r  i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1062]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.879     2.042    i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X18Y183        FDRE                                         r  i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1062]/C
                         clock pessimism             -0.153     1.889    
    SLICE_X18Y183        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.949    i_system_wrapper/system_i/axi_hp3_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1062]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1151]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.652ns (routing 0.357ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.397ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.652     1.784    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_dest_axi_aclk
    SLICE_X18Y192        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y192        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.842 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[126]/Q
                         net (fo=2, routed)           0.109     1.951    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2064]_0[127]
    SLICE_X19Y191        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.859     2.022    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X19Y191        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1151]/C
                         clock pessimism             -0.153     1.869    
    SLICE_X19Y191        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.931    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1151]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.646ns (routing 0.357ns, distribution 1.289ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.397ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.646     1.778    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/m_dest_axi_aclk
    SLICE_X22Y197        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.836 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/Q
                         net (fo=24, routed)          0.075     1.911    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id[3]
    SLICE_X21Y197        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     1.933 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id[1]_i_1__2/O
                         net (fo=1, routed)           0.022     1.955    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id[1]_i_1__2_n_0
    SLICE_X21Y197        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.864     2.027    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/m_dest_axi_aclk
    SLICE_X21Y197        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/C
                         clock pessimism             -0.153     1.874    
    SLICE_X21Y197        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.934    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1073]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.674ns (routing 0.357ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.397ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.674     1.806    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/m_dest_axi_aclk
    SLICE_X17Y192        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.866 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_slice/fwd_data_reg[48]/Q
                         net (fo=2, routed)           0.109     1.975    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2064]_0[49]
    SLICE_X15Y191        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1073]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y51        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=6341, routed)        1.881     2.044    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X15Y191        FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1073]/C
                         clock pessimism             -0.153     1.891    
    SLICE_X15Y191        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.953    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1073]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         4.000       0.997      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         4.000       0.997      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.003         4.000       0.997      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.003         4.000       0.997      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.003         4.000       0.997      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.003         4.000       0.997      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.000       2.645      RAMB36_X0Y42   i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_67/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.000       2.645      RAMB36_X10Y62  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_56/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.000       2.645      RAMB36_X5Y40   i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_68/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.000       2.645      RAMB36_X10Y61  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_57/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    PS8/SAXIGP4RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4RCLK
Low Pulse Width   Fast    PS8/SAXIGP4RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4RCLK
Low Pulse Width   Slow    PS8/SAXIGP4WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4WCLK
Low Pulse Width   Fast    PS8/SAXIGP4WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4WCLK
Low Pulse Width   Fast    PS8/SAXIGP5WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP5WCLK
Low Pulse Width   Slow    PS8/SAXIGP5RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP5WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP4RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Fast    PS8/SAXIGP4RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Slow    PS8/SAXIGP4WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4WCLK
High Pulse Width  Fast    PS8/SAXIGP4WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP4WCLK
High Pulse Width  Slow    PS8/SAXIGP5RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP5RCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       16.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.214ns (11.071%)  route 1.719ns (88.929%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.522ns (routing 0.666ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.522     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X56Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           0.804     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X81Y105        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     7.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.249     7.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X82Y105        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.666     8.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 16.047    

Slack (MET) :             19.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.433ns  (logic 5.380ns (72.380%)  route 2.053ns (27.620%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 52.541 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.398ns (routing 0.609ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.688    30.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y109        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    30.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.856    31.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y121        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.149    31.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y122        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.360    32.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.398    52.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.541    
                         clock uncertainty           -0.235    52.306    
    SLICE_X55Y124        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.074    52.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.232    
                         arrival time                         -32.433    
  -------------------------------------------------------------------
                         slack                                 19.799    

Slack (MET) :             19.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.433ns  (logic 5.380ns (72.380%)  route 2.053ns (27.620%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 52.541 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.398ns (routing 0.609ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.688    30.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y109        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    30.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.856    31.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y121        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.149    31.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y122        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.360    32.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.398    52.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.541    
                         clock uncertainty           -0.235    52.306    
    SLICE_X55Y124        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    52.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.232    
                         arrival time                         -32.433    
  -------------------------------------------------------------------
                         slack                                 19.799    

Slack (MET) :             19.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.433ns  (logic 5.380ns (72.380%)  route 2.053ns (27.620%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 52.541 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.398ns (routing 0.609ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.688    30.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y109        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    30.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.856    31.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y121        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.149    31.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y122        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.360    32.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.398    52.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.541    
                         clock uncertainty           -0.235    52.306    
    SLICE_X55Y124        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074    52.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.232    
                         arrival time                         -32.433    
  -------------------------------------------------------------------
                         slack                                 19.799    

Slack (MET) :             19.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.433ns  (logic 5.380ns (72.380%)  route 2.053ns (27.620%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 52.541 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.398ns (routing 0.609ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.688    30.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y109        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    30.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.856    31.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y121        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.149    31.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y122        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.360    32.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.398    52.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.541    
                         clock uncertainty           -0.235    52.306    
    SLICE_X55Y124        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    52.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.232    
                         arrival time                         -32.433    
  -------------------------------------------------------------------
                         slack                                 19.799    

Slack (MET) :             19.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.433ns  (logic 5.380ns (72.380%)  route 2.053ns (27.620%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 52.541 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.398ns (routing 0.609ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.688    30.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y109        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    30.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.856    31.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y121        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.149    31.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y122        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.360    32.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.398    52.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.541    
                         clock uncertainty           -0.235    52.306    
    SLICE_X55Y124        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.074    52.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.232    
                         arrival time                         -32.433    
  -------------------------------------------------------------------
                         slack                                 19.799    

Slack (MET) :             19.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.433ns  (logic 5.380ns (72.380%)  route 2.053ns (27.620%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 52.541 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.398ns (routing 0.609ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.688    30.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y109        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    30.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.856    31.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X54Y121        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.149    31.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y122        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.360    32.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.398    52.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X55Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.541    
                         clock uncertainty           -0.235    52.306    
    SLICE_X55Y124        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    52.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.232    
                         arrival time                         -32.433    
  -------------------------------------------------------------------
                         slack                                 19.799    

Slack (MET) :             20.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.089ns  (logic 5.259ns (74.185%)  route 1.830ns (25.815%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 52.542 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.399ns (routing 0.609ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.688    30.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y109        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    30.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.860    31.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X54Y121        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    31.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.282    32.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X55Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.399    52.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X55Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.000    52.542    
                         clock uncertainty           -0.235    52.307    
    SLICE_X55Y123        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    52.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         52.233    
                         arrival time                         -32.089    
  -------------------------------------------------------------------
                         slack                                 20.144    

Slack (MET) :             20.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.089ns  (logic 5.259ns (74.185%)  route 1.830ns (25.815%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 52.542 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.399ns (routing 0.609ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.688    30.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y109        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    30.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.860    31.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X54Y121        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    31.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.282    32.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X55Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.399    52.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X55Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.000    52.542    
                         clock uncertainty           -0.235    52.307    
    SLICE_X55Y123        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074    52.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         52.233    
                         arrival time                         -32.089    
  -------------------------------------------------------------------
                         slack                                 20.144    

Slack (MET) :             20.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.089ns  (logic 5.259ns (74.185%)  route 1.830ns (25.815%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 52.542 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.399ns (routing 0.609ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.688    30.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X81Y109        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    30.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.860    31.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X54Y121        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    31.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.282    32.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X55Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.399    52.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X55Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.000    52.542    
                         clock uncertainty           -0.235    52.307    
    SLICE_X55Y123        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    52.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         52.233    
                         arrival time                         -32.089    
  -------------------------------------------------------------------
                         slack                                 20.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.060ns (43.165%)  route 0.079ns (56.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    4.272ns
  Clock Net Delay (Source):      1.423ns (routing 0.609ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.666ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.423     2.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X44Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.079     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X44Y123        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.634     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X44Y123        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism             -4.272     2.624    
    SLICE_X44Y123        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.973ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    4.113ns
  Clock Net Delay (Source):      0.877ns (routing 0.364ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.402ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.877     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X54Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X54Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.991     5.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X54Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.113     1.860    
    SLICE_X54Y120        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.958ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    4.110ns
  Clock Net Delay (Source):      0.865ns (routing 0.364ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.402ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.865     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/Q
                         net (fo=2, routed)           0.035     1.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[27]
    SLICE_X80Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.976     5.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
                         clock pessimism             -4.110     1.848    
    SLICE_X80Y107        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.060ns (37.736%)  route 0.099ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    4.273ns
  Clock Net Delay (Source):      1.422ns (routing 0.609ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.666ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.422     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X44Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.625 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.099     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X44Y123        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.634     6.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X44Y123        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism             -4.273     2.624    
    SLICE_X44Y123        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.976ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    4.113ns
  Clock Net Delay (Source):      0.880ns (routing 0.364ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.402ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.880     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X50Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.038     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X50Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.994     5.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X50Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.113     1.863    
    SLICE_X50Y130        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.971ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    4.112ns
  Clock Net Delay (Source):      0.876ns (routing 0.364ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.402ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.876     1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X49Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.038     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X49Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.989     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X49Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -4.112     1.859    
    SLICE_X49Y130        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.975ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    4.113ns
  Clock Net Delay (Source):      0.879ns (routing 0.364ns, distribution 0.515ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.402ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.879     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X53Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.039     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp
    SLICE_X53Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.993     5.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X53Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                         clock pessimism             -4.113     1.862    
    SLICE_X53Y127        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.962ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    4.111ns
  Clock Net Delay (Source):      0.868ns (routing 0.364ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.402ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.868     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/Q
                         net (fo=2, routed)           0.039     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[18]
    SLICE_X80Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.980     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/C
                         clock pessimism             -4.111     1.851    
    SLICE_X80Y107        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.969ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    4.111ns
  Clock Net Delay (Source):      0.875ns (routing 0.364ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.402ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.875     1.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/Q
                         net (fo=2, routed)           0.039     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[3]
    SLICE_X81Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.987     5.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                         clock pessimism             -4.111     1.858    
    SLICE_X81Y106        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.844ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    4.223ns
  Clock Net Delay (Source):      1.398ns (routing 0.609ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.666ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.398     2.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X55Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/Q
                         net (fo=5, routed)           0.111     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg_0
    SLICE_X54Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.581     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X54Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                         clock pessimism             -4.223     2.621    
    SLICE_X54Y121        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y26   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X44Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_div_clk
  To Clock:  rx_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_div_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I          n/a            1.290         4.000       2.710      BUFG_GT_X0Y74  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCM_X0Y3      i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y3      i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y3      i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y3      i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y3      i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        1.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/DINBDIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.271ns (13.041%)  route 1.807ns (86.959%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 6.534 - 4.000 ) 
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 0.816ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.748ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.188     2.553    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X7Y273         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y273         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.629 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[31]/Q
                         net (fo=5, routed)           0.589     3.218    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[31]_0[7]
    SLICE_X8Y252         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     3.317 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ilas_config_data[15]_i_1__0/O
                         net (fo=6, routed)           0.736     4.053    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/data_aligned_s[15]
    SLICE_X15Y238        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     4.149 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_32__0/O
                         net (fo=1, routed)           0.482     4.631    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/data_scrambled_s[16]
    RAMB18_X2Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.938     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/clk
    RAMB18_X2Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism             -0.163     6.371    
                         clock uncertainty           -0.058     6.313    
    RAMB18_X2Y90         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[0])
                                                     -0.279     6.034    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.713ns (30.470%)  route 1.627ns (69.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 6.571 - 4.000 ) 
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.241ns (routing 0.816ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.748ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.241     2.606    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_clk_0
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      0.713     3.319 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXDATA[0]
                         net (fo=1, routed)           1.627     4.946    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[24]
    SLICE_X7Y258         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.975     6.571    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X7Y258         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[24]/C
                         clock pessimism             -0.155     6.416    
                         clock uncertainty           -0.058     6.358    
    SLICE_X7Y258         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.383    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[24]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.396ns (21.086%)  route 1.482ns (78.914%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 6.534 - 4.000 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 0.816ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.748ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.214     2.579    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/clk
    SLICE_X8Y252         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y252         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.660 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/Q
                         net (fo=1, routed)           0.223     2.883    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1[7]
    SLICE_X8Y252         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.031 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ilas_config_data[7]_i_1__0/O
                         net (fo=5, routed)           0.420     3.451    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/data_aligned_s[7]
    SLICE_X13Y242        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     3.552 f  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_34/O
                         net (fo=3, routed)           0.204     3.756    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ifs_ready_reg
    SLICE_X14Y241        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.822 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_33__0/O
                         net (fo=4, routed)           0.635     4.457    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/WEBWE[0]
    RAMB18_X2Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.938     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/clk
    RAMB18_X2Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism             -0.163     6.371    
                         clock uncertainty           -0.058     6.313    
    RAMB18_X2Y90         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[1])
                                                     -0.394     5.919    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          5.919    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.396ns (21.176%)  route 1.474ns (78.824%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 6.534 - 4.000 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 0.816ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.748ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.214     2.579    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/clk
    SLICE_X8Y252         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y252         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.660 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/Q
                         net (fo=1, routed)           0.223     2.883    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1[7]
    SLICE_X8Y252         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.031 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ilas_config_data[7]_i_1__0/O
                         net (fo=5, routed)           0.420     3.451    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/data_aligned_s[7]
    SLICE_X13Y242        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     3.552 f  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_34/O
                         net (fo=3, routed)           0.204     3.756    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ifs_ready_reg
    SLICE_X14Y241        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.822 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_33__0/O
                         net (fo=4, routed)           0.627     4.449    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/WEBWE[0]
    RAMB18_X2Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.938     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/clk
    RAMB18_X2Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism             -0.163     6.371    
                         clock uncertainty           -0.058     6.313    
    RAMB18_X2Y90         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.394     5.919    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          5.919    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.670ns (29.476%)  route 1.603ns (70.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 6.571 - 4.000 ) 
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.241ns (routing 0.816ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.748ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.241     2.606    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_clk_0
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[11])
                                                      0.670     3.276 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXDATA[11]
                         net (fo=1, routed)           1.603     4.879    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[35]
    SLICE_X7Y258         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.975     6.571    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X7Y258         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[35]/C
                         clock pessimism             -0.155     6.416    
                         clock uncertainty           -0.058     6.358    
    SLICE_X7Y258         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     6.383    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[35]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.396ns (21.628%)  route 1.435ns (78.372%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 6.534 - 4.000 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 0.816ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.748ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.214     2.579    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/clk
    SLICE_X8Y252         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y252         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.660 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/Q
                         net (fo=1, routed)           0.223     2.883    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1[7]
    SLICE_X8Y252         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.031 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ilas_config_data[7]_i_1__0/O
                         net (fo=5, routed)           0.420     3.451    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/data_aligned_s[7]
    SLICE_X13Y242        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     3.552 f  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_34/O
                         net (fo=3, routed)           0.204     3.756    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ifs_ready_reg
    SLICE_X14Y241        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.822 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_33__0/O
                         net (fo=4, routed)           0.588     4.410    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/WEBWE[0]
    RAMB18_X2Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.938     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/clk
    RAMB18_X2Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism             -0.163     6.371    
                         clock uncertainty           -0.058     6.313    
    RAMB18_X2Y90         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[2])
                                                     -0.394     5.919    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          5.919    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.396ns (21.699%)  route 1.429ns (78.301%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 6.534 - 4.000 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 0.816ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.748ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.214     2.579    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/clk
    SLICE_X8Y252         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y252         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.660 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[7]/Q
                         net (fo=1, routed)           0.223     2.883    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1[7]
    SLICE_X8Y252         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.031 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ilas_config_data[7]_i_1__0/O
                         net (fo=5, routed)           0.420     3.451    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/data_aligned_s[7]
    SLICE_X13Y242        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     3.552 f  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_34/O
                         net (fo=3, routed)           0.204     3.756    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ifs_ready_reg
    SLICE_X14Y241        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.822 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_33__0/O
                         net (fo=4, routed)           0.582     4.404    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/WEBWE[0]
    RAMB18_X2Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.938     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/clk
    RAMB18_X2Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism             -0.163     6.371    
                         clock uncertainty           -0.058     6.313    
    RAMB18_X2Y90         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[3])
                                                     -0.394     5.919    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          5.919    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.700ns (31.001%)  route 1.558ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 6.571 - 4.000 ) 
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.241ns (routing 0.816ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.748ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.241     2.606    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_clk_0
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      0.700     3.306 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXDATA[3]
                         net (fo=1, routed)           1.558     4.864    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[27]
    SLICE_X7Y258         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.975     6.571    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X7Y258         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[27]/C
                         clock pessimism             -0.155     6.416    
                         clock uncertainty           -0.058     6.358    
    SLICE_X7Y258         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.383    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[27]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.697ns (31.242%)  route 1.534ns (68.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 6.553 - 4.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 0.816ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.748ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.236     2.601    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/rx_clk_1
    GTHE4_CHANNEL_X0Y14  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y14  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[6])
                                                      0.697     3.298 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXDATA[6]
                         net (fo=1, routed)           1.534     4.832    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[62]
    SLICE_X10Y260        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.957     6.553    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X10Y260        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[62]/C
                         clock pessimism             -0.155     6.398    
                         clock uncertainty           -0.058     6.340    
    SLICE_X10Y260        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.365    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[62]
  -------------------------------------------------------------------
                         required time                          6.365    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.665ns (29.888%)  route 1.560ns (70.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 6.554 - 4.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 0.816ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.748ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.236     2.601    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/rx_clk_1
    GTHE4_CHANNEL_X0Y14  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y14  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[15])
                                                      0.665     3.266 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXDATA[15]
                         net (fo=1, routed)           1.560     4.826    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[71]
    SLICE_X8Y279         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.958     6.554    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X8Y279         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[71]/C
                         clock pessimism             -0.155     6.399    
                         clock uncertainty           -0.058     6.341    
    SLICE_X8Y279         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.366    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[71]
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                  1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.080ns (47.059%)  route 0.090ns (52.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.916ns (routing 0.748ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.816ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     0.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     2.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     0.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.916     2.512    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/link_clk
    SLICE_X16Y224        FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y224        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.570 r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_reg/Q
                         net (fo=6, routed)           0.068     2.638    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_match_z
    SLICE_X15Y224        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.660 r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count[2]_i_1__2/O
                         net (fo=1, routed)           0.022     2.682    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count[2]_i_1__2_n_0
    SLICE_X15Y224        FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.152     2.517    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/link_clk
    SLICE_X15Y224        FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count_reg[2]/C
                         clock pessimism              0.093     2.610    
    SLICE_X15Y224        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.670    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_static_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    -0.038ns
  Clock Net Delay (Source):      1.935ns (routing 0.748ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.816ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     0.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     2.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     0.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.935     2.531    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_static_buff/CLK
    SLICE_X10Y196        FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_static_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y196        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.590 r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_static_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][15]/Q
                         net (fo=16, routed)          0.102     2.692    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/D_OUT[15]
    SLICE_X10Y197        SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.197     2.562    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X10Y197        SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][15]_srl8/CLK
                         clock pessimism              0.038     2.600    
    SLICE_X10Y197        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.079     2.679    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_15_1_1/SP/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.058ns (23.387%)  route 0.190ns (76.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.920ns (routing 0.748ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.816ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     0.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     2.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     0.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.920     2.516    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/aclk
    SLICE_X14Y202        FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y202        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.574 r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][1]/Q
                         net (fo=5, routed)           0.190     2.764    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_15_1_1/D
    SLICE_X11Y199        RAMD32                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_15_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.214     2.579    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_15_1_1/WCLK
    SLICE_X11Y199        RAMD32                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.093     2.672    
    SLICE_X11Y199        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     2.750    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][7]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.923ns (routing 0.748ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.192ns (routing 0.816ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     0.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     2.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     0.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.923     2.519    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/aclk
    SLICE_X13Y203        FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y203        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.577 r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]/Q
                         net (fo=2, routed)           0.119     2.696    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]_0
    SLICE_X14Y202        SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][7]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.192     2.557    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/aclk
    SLICE_X14Y202        SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][7]_srl7/CLK
                         clock pessimism              0.093     2.650    
    SLICE_X14Y202        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.682    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][7]_srl7
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.058ns (38.926%)  route 0.091ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.926ns (routing 0.748ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.816ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     0.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     2.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     0.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.926     2.522    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X4Y209         FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y209         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.580 r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][7]/Q
                         net (fo=2, routed)           0.091     2.671    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/A[7]
    SLICE_X4Y211         SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.167     2.532    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X4Y211         SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]_srl8/CLK
                         clock pessimism              0.093     2.625    
    SLICE_X4Y211         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.657    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_static_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.918ns (routing 0.748ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.816ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     0.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     2.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     0.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.918     2.514    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_static_buff/CLK
    SLICE_X14Y199        FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_static_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y199        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.572 r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_static_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][7]/Q
                         net (fo=2, routed)           0.121     2.693    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/D_OUT[7]
    SLICE_X13Y200        SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.188     2.553    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X13Y200        SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]_srl8/CLK
                         clock pessimism              0.093     2.646    
    SLICE_X13Y200        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.678    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.171ns (60.854%)  route 0.110ns (39.146%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      1.927ns (routing 0.748ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.816ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     0.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     2.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     0.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.927     2.523    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/clk
    SLICE_X9Y239         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y239         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.582 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter_reg[5]/Q
                         net (fo=4, routed)           0.097     2.679    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter_reg__0[5]
    SLICE_X9Y239         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.081     2.760 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter0_carry/CO[7]
                         net (fo=1, routed)           0.004     2.764    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter0_carry_n_0
    SLICE_X9Y240         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031     2.795 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.009     2.804    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/p_0_in[9]
    SLICE_X9Y240         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.201     2.566    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/clk
    SLICE_X9Y240         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter_reg[9]/C
                         clock pessimism              0.163     2.729    
    SLICE_X9Y240         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.789    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lane_latency_monitor/beat_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.060ns (34.682%)  route 0.113ns (65.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.911ns (routing 0.748ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.151ns (routing 0.816ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     0.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     2.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     0.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.911     2.507    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X13Y209        FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.567 r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][9]/Q
                         net (fo=2, routed)           0.113     2.680    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/A[9]
    SLICE_X13Y212        SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.151     2.516    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X13Y212        SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][9]_srl8/CLK
                         clock pessimism              0.093     2.609    
    SLICE_X13Y212        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.055     2.664    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_dly.i_data_sym_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][3]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.920ns (routing 0.748ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.816ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     0.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     2.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     0.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.920     2.516    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/aclk
    SLICE_X1Y211         FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y211         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.574 r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][3]/Q
                         net (fo=2, routed)           0.127     2.701    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][3]_1
    SLICE_X1Y208         SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][3]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.198     2.563    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/aclk
    SLICE_X1Y208         SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][3]_srl7/CLK
                         clock pessimism              0.093     2.656    
    SLICE_X1Y208         SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     2.684    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][3]_srl7
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][5]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.057ns (30.481%)  route 0.130ns (69.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      1.919ns (routing 0.748ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.198ns (routing 0.816ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     0.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     2.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     0.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.919     2.515    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/aclk
    SLICE_X1Y211         FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y211         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.572 r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][5]/Q
                         net (fo=2, routed)           0.130     2.702    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][5]_1
    SLICE_X1Y208         SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][5]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.198     2.563    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/aclk
    SLICE_X1Y208         SRL16E                                       r  i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][5]_srl7/CLK
                         clock pessimism              0.093     2.656    
    SLICE_X1Y208         SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.029     2.685    i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][5]_srl7
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C                   n/a                      3.195         4.000       0.805      BITSLICE_RX_TX_X0Y78  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                      1.569         4.000       2.431      RAMB18_X2Y90          i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                      1.569         4.000       2.431      RAMB18_X2Y90          i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                      1.569         4.000       2.431      RAMB18_X2Y91          i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                      1.569         4.000       2.431      RAMB18_X2Y91          i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         4.000       2.645      RAMB36_X2Y39          i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C                   n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y78  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y78  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y78  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y78  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.009       0.594      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.009       0.594      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.020       0.717      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.020       0.717      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.759         0.009       0.750      GTHE4_CHANNEL_X0Y13   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.759         0.009       0.750      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         4.000       2.710      BUFGCE_X0Y84  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         4.000       2.929      MMCM_X0Y3     i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         4.000       2.929      MMCM_X0Y3     i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  rx_os_div_clk
  To Clock:  rx_os_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_os_div_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I          n/a            1.290         4.000       2.710      BUFG_GT_X0Y72  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCM_X0Y2      i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y2      i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y2      i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y2      i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y2      i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.697ns (28.414%)  route 1.756ns (71.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 6.648 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.607ns (routing 1.199ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.292ns (routing 1.093ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.607     2.799    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_clk_3
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[7])
                                                      0.697     3.496 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXDATA[7]
                         net (fo=1, routed)           1.756     5.252    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[63]
    SLICE_X17Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.292     6.648    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X17Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[63]/C
                         clock pessimism             -0.050     6.598    
                         clock uncertainty           -0.058     6.540    
    SLICE_X17Y324        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.565    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[63]
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.657ns (30.027%)  route 1.531ns (69.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 6.607 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.607ns (routing 1.199ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.251ns (routing 1.093ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.607     2.799    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_clk_3
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[17])
                                                      0.657     3.456 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXDATA[17]
                         net (fo=1, routed)           1.531     4.987    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[73]
    SLICE_X16Y291        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.251     6.607    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X16Y291        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[73]/C
                         clock pessimism             -0.058     6.549    
                         clock uncertainty           -0.058     6.491    
    SLICE_X16Y291        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.516    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[73]
  -------------------------------------------------------------------
                         required time                          6.516    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/DINBDIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.347ns (18.428%)  route 1.536ns (81.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 6.596 - 4.000 ) 
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.558ns (routing 1.199ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.240ns (routing 1.093ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.558     2.750    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X10Y329        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y329        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.830 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[59]/Q
                         net (fo=5, routed)           0.913     3.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/in_data_d1_reg[31]_0[3]
    SLICE_X23Y279        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.865 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/ilas_config_data[19]_i_1/O
                         net (fo=3, routed)           0.386     4.251    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/data_aligned_s[19]
    SLICE_X25Y274        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     4.396 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/mem_reg_i_30/O
                         net (fo=1, routed)           0.237     4.633    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/data_scrambled_s[19]
    RAMB18_X3Y109        RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/DINBDIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.240     6.596    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/clk
    RAMB18_X3Y109        RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism             -0.058     6.538    
                         clock uncertainty           -0.058     6.480    
    RAMB18_X3Y109        RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINBDIN[3])
                                                     -0.282     6.198    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          6.198    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.652ns (30.199%)  route 1.507ns (69.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 6.649 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.607ns (routing 1.199ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.293ns (routing 1.093ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.607     2.799    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_clk_3
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[21])
                                                      0.652     3.451 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXDATA[21]
                         net (fo=1, routed)           1.507     4.958    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[77]
    SLICE_X16Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.293     6.649    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X16Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[77]/C
                         clock pessimism             -0.050     6.599    
                         clock uncertainty           -0.058     6.541    
    SLICE_X16Y324        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.566    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[77]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.656ns (30.654%)  route 1.484ns (69.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 6.634 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.607ns (routing 1.199ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.278ns (routing 1.093ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.607     2.799    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_clk_3
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[16])
                                                      0.656     3.455 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXDATA[16]
                         net (fo=1, routed)           1.484     4.939    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[72]
    SLICE_X17Y328        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.278     6.634    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X17Y328        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[72]/C
                         clock pessimism             -0.050     6.584    
                         clock uncertainty           -0.058     6.526    
    SLICE_X17Y328        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.551    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[72]
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.652ns (30.726%)  route 1.470ns (69.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 6.649 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.607ns (routing 1.199ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.293ns (routing 1.093ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.607     2.799    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_clk_3
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[20])
                                                      0.652     3.451 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXDATA[20]
                         net (fo=1, routed)           1.470     4.921    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[76]
    SLICE_X16Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.293     6.649    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X16Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[76]/C
                         clock pessimism             -0.050     6.599    
                         clock uncertainty           -0.058     6.541    
    SLICE_X16Y324        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.566    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[76]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/DINBDIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.320ns (18.120%)  route 1.446ns (81.880%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 6.590 - 4.000 ) 
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.580ns (routing 1.199ns, distribution 1.381ns)
  Clock Net Delay (Destination): 2.234ns (routing 1.093ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.580     2.772    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X6Y314         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y314         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.853 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[38]/Q
                         net (fo=5, routed)           0.810     3.663    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[31]_0[14]
    SLICE_X19Y275        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.813 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ilas_config_data[22]_i_1__0/O
                         net (fo=4, routed)           0.444     4.257    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/data_aligned_s[22]
    SLICE_X24Y272        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     4.346 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_24__0/O
                         net (fo=1, routed)           0.192     4.538    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/data_scrambled_s[24]
    RAMB18_X3Y108        RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.234     6.590    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/clk
    RAMB18_X3Y108        RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism             -0.058     6.532    
                         clock uncertainty           -0.058     6.474    
    RAMB18_X3Y108        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[8])
                                                     -0.283     6.191    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          6.191    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.701ns (33.176%)  route 1.412ns (66.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 6.650 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.607ns (routing 1.199ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.093ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.607     2.799    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_clk_3
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL1[0])
                                                      0.701     3.500 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXCTRL1[0]
                         net (fo=1, routed)           1.412     4.912    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[4]
    SLICE_X16Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.294     6.650    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X16Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[4]/C
                         clock pessimism             -0.050     6.600    
                         clock uncertainty           -0.058     6.542    
    SLICE_X16Y324        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     6.567    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[4]
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.701ns (34.162%)  route 1.351ns (65.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 6.634 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.607ns (routing 1.199ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.278ns (routing 1.093ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.607     2.799    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_clk_3
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL3[1])
                                                      0.701     3.500 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXCTRL3[1]
                         net (fo=1, routed)           1.351     4.851    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[13]
    SLICE_X17Y328        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.278     6.634    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X17Y328        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[13]/C
                         clock pessimism             -0.050     6.584    
                         clock uncertainty           -0.058     6.526    
    SLICE_X17Y328        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.551    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[13]
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.670ns (32.540%)  route 1.389ns (67.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 6.650 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.607ns (routing 1.199ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.093ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.607     2.799    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/rx_clk_3
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y15  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[11])
                                                      0.670     3.469 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXDATA[11]
                         net (fo=1, routed)           1.389     4.858    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[87]_0[67]
    SLICE_X16Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.294     6.650    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/clk
    SLICE_X16Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[67]/C
                         clock pessimism             -0.050     6.600    
                         clock uncertainty           -0.058     6.542    
    SLICE_X16Y324        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.567    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_input_pipeline_stage/in_dly_reg[67]
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  1.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/pn_data_pn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/pn_data_pn_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.059ns (33.714%)  route 0.116ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      2.161ns (routing 1.093ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.421ns (routing 1.199ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     2.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     0.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.161     2.517    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/link_clk
    SLICE_X33Y232        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/pn_data_pn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y232        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.576 r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/pn_data_pn_reg[6]/Q
                         net (fo=4, routed)           0.116     2.692    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/pn_data_pn_reg[14]_0[6]
    SLICE_X34Y231        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/pn_data_pn_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.421     2.613    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/link_clk
    SLICE_X34Y231        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/pn_data_pn_reg[22]/C
                         clock pessimism             -0.008     2.605    
    SLICE_X34Y231        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.667    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_pnmon/pn_data_pn_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_acc_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.367%)  route 0.040ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.318ns (routing 0.655ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.729ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.318     1.511    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_clk
    SLICE_X34Y216        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_acc_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y216        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.550 r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_acc_data_reg[0]/Q
                         net (fo=2, routed)           0.040     1.590    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_acc_data_reg_n_0_[0]
    SLICE_X34Y216        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.483     1.562    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_clk
    SLICE_X34Y216        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.045     1.517    
    SLICE_X34Y216        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.564    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_pnmon/pn_data_pn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_pnmon/pn_data_pn_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.058ns (40.278%)  route 0.086ns (59.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      2.162ns (routing 1.093ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.199ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     2.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     0.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.162     2.518    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_pnmon/link_clk
    SLICE_X38Y236        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_pnmon/pn_data_pn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y236        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.576 r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_pnmon/pn_data_pn_reg[3]/Q
                         net (fo=5, routed)           0.086     2.662    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_pnmon/pn_data_pn_reg[14]_0[3]
    SLICE_X38Y235        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_pnmon/pn_data_pn_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.438     2.630    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_pnmon/link_clk
    SLICE_X38Y235        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_pnmon/pn_data_pn_reg[19]/C
                         clock pessimism             -0.056     2.574    
    SLICE_X38Y235        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.636    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_pnmon/pn_data_pn_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.341ns (routing 0.655ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.729ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.341     1.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/clk
    SLICE_X26Y273        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y273        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.573 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[24]/Q
                         net (fo=1, routed)           0.085     1.658    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/DIF0
    SLICE_X26Y270        RAMD32                                       r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.530     1.609    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/WCLK
    SLICE_X26Y270        RAMD32                                       r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAMF/CLK
                         clock pessimism             -0.033     1.576    
    SLICE_X26Y270        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.055     1.631    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAMF
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.060ns (28.571%)  route 0.150ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      2.192ns (routing 1.093ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.474ns (routing 1.199ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     2.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     0.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.192     2.548    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/clk
    SLICE_X25Y273        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y273        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.608 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[22]/Q
                         net (fo=1, routed)           0.150     2.758    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/DIE0
    SLICE_X26Y270        RAMD32                                       r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.474     2.666    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/WCLK
    SLICE_X26Y270        RAMD32                                       r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAME/CLK
                         clock pessimism             -0.013     2.653    
    SLICE_X26Y270        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     2.730    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAME
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.344ns (routing 0.655ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.729ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.344     1.537    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/clk
    SLICE_X25Y274        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y274        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.576 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_data_reg[30]/Q
                         net (fo=1, routed)           0.085     1.661    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/DIB0
    SLICE_X25Y270        RAMD32                                       r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.532     1.611    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/WCLK
    SLICE_X25Y270        RAMD32                                       r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMB/CLK
                         clock pessimism             -0.033     1.578    
    SLICE_X25Y270        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.054     1.632    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMB
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/packed_fifo_wr_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.093ns (51.099%)  route 0.089ns (48.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      2.154ns (routing 1.093ns, distribution 1.061ns)
  Clock Net Delay (Destination): 2.419ns (routing 1.199ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     2.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     0.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.154     2.510    i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/clk
    SLICE_X36Y216        FDRE                                         r  i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y216        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.568 r  i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/ctrl_reg[5]/Q
                         net (fo=16, routed)          0.067     2.635    i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/ctrl_[5]
    SLICE_X38Y216        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     2.670 r  i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/packed_fifo_wr_data[32]_i_1/O
                         net (fo=1, routed)           0.022     2.692    i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/p_1_in[32]
    SLICE_X38Y216        FDRE                                         r  i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/packed_fifo_wr_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.419     2.611    i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/clk
    SLICE_X38Y216        FDRE                                         r  i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/packed_fifo_wr_data_reg[32]/C
                         clock pessimism             -0.008     2.603    
    SLICE_X38Y216        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.663    i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/packed_fifo_wr_data_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.060ns (28.708%)  route 0.149ns (71.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Net Delay (Source):      2.220ns (routing 1.093ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.498ns (routing 1.199ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     2.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     0.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.220     2.576    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/clk
    SLICE_X21Y271        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y271        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.636 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_data_reg[12]/Q
                         net (fo=1, routed)           0.149     2.785    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/DIG0
    SLICE_X22Y269        RAMD32                                       r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.498     2.690    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/WCLK
    SLICE_X22Y269        RAMD32                                       r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMG/CLK
                         clock pessimism             -0.012     2.678    
    SLICE_X22Y269        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     2.756    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/measured_last_burst_length_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      2.157ns (routing 1.093ns, distribution 1.064ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.199ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     2.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     0.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.157     2.513    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X39Y188        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y188        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.572 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one_reg[2]/Q
                         net (fo=1, routed)           0.069     2.641    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[2]
    SLICE_X39Y187        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/measured_last_burst_length_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.415     2.607    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X39Y187        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/measured_last_burst_length_reg[2]/C
                         clock pessimism             -0.059     2.548    
    SLICE_X39Y187        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.610    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/measured_last_burst_length_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/rotate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.094ns (51.087%)  route 0.090ns (48.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      2.151ns (routing 1.093ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.413ns (routing 1.199ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     0.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     2.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     0.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.151     2.507    i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/clk
    SLICE_X35Y215        FDRE                                         r  i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/rotate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y215        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.566 r  i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/rotate_reg[1]/Q
                         net (fo=20, routed)          0.079     2.645    i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/rotate[1]
    SLICE_X37Y215        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.035     2.680 r  i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_pack.valid[2]_i_1/O
                         net (fo=1, routed)           0.011     2.691    i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_pack.valid[2]_i_1_n_0
    SLICE_X37Y215        FDRE                                         r  i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.413     2.605    i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/clk
    SLICE_X37Y215        FDRE                                         r  i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[2]/C
                         clock pessimism             -0.008     2.597    
    SLICE_X37Y215        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.659    i_system_wrapper/system_i/util_adrv9009_rx_os_cpack/inst/i_cpack/i_pack_shell/gen_pack.valid_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                      1.569         4.000       2.431      RAMB18_X3Y108        i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                      1.569         4.000       2.431      RAMB18_X3Y108        i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                      1.569         4.000       2.431      RAMB18_X3Y109        i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                      1.569         4.000       2.431      RAMB18_X3Y109        i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         4.000       2.645      RAMB36_X5Y25         i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         4.000       2.645      RAMB36_X5Y26         i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         2.000       1.458      RAMB36_X5Y25         i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                      0.542         2.000       1.458      RAMB18_X3Y108        i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         2.000       1.458      RAMB36_X5Y25         i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                      0.542         2.000       1.458      RAMB18_X3Y108        i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.009       0.594      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.009       0.594      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.020       0.717      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.020       0.717      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.759         0.009       0.750      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.759         0.009       0.750      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_1
  To Clock:  mmcm_fb_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         4.000       2.710      BUFGCE_X0Y63  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         4.000       2.929      MMCM_X0Y2     i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         4.000       2.929      MMCM_X0Y2     i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  spi0_clk
  To Clock:  spi0_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi0_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/EMIOSPI0SCLKO  n/a            20.000        40.000      20.000     PS8_X0Y0  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
Low Pulse Width   Slow    PS8/EMIOSPI0SCLKO  n/a            10.000        20.000      10.000     PS8_X0Y0  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
Low Pulse Width   Fast    PS8/EMIOSPI0SCLKO  n/a            10.000        20.000      10.000     PS8_X0Y0  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
High Pulse Width  Slow    PS8/EMIOSPI0SCLKO  n/a            10.000        20.000      10.000     PS8_X0Y0  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
High Pulse Width  Fast    PS8/EMIOSPI0SCLKO  n/a            10.000        20.000      10.000     PS8_X0Y0  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO



---------------------------------------------------------------------------------------------------
From Clock:  spi1_clk
  To Clock:  spi1_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi1_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/EMIOSPI1SCLKO  n/a            20.000        40.000      20.000     PS8_X0Y0  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO
Low Pulse Width   Slow    PS8/EMIOSPI1SCLKO  n/a            10.000        20.000      10.000     PS8_X0Y0  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO
Low Pulse Width   Fast    PS8/EMIOSPI1SCLKO  n/a            10.000        20.000      10.000     PS8_X0Y0  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO
High Pulse Width  Slow    PS8/EMIOSPI1SCLKO  n/a            10.000        20.000      10.000     PS8_X0Y0  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO
High Pulse Width  Fast    PS8/EMIOSPI1SCLKO  n/a            10.000        20.000      10.000     PS8_X0Y0  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO



---------------------------------------------------------------------------------------------------
From Clock:  tx_div_clk
  To Clock:  tx_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_div_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I          n/a            1.290         4.000       2.710      BUFG_GT_X0Y80  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCM_X0Y1      i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y1      i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y1      i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y1      i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X0Y1      i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_2
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.177ns (5.719%)  route 2.918ns (94.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 6.823 - 4.000 ) 
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.434ns (routing 1.204ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.269ns (routing 1.094ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.434     2.843    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_clk
    SLICE_X41Y279        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y279        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.919 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/Q
                         net (fo=128, routed)         2.860     5.779    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126_n_0
    SLICE_X67Y336        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.880 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_data[42]_i_1/O
                         net (fo=1, routed)           0.058     5.938    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo_n_85
    SLICE_X67Y336        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.269     6.823    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_clk
    SLICE_X67Y336        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[42]/C
                         clock pessimism             -0.027     6.796    
                         clock uncertainty           -0.058     6.738    
    SLICE_X67Y336        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.763    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[42]
  -------------------------------------------------------------------
                         required time                          6.763    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.176ns (5.692%)  route 2.916ns (94.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 6.823 - 4.000 ) 
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.434ns (routing 1.204ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.269ns (routing 1.094ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.434     2.843    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_clk
    SLICE_X41Y279        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y279        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.919 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/Q
                         net (fo=128, routed)         2.857     5.776    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126_n_0
    SLICE_X67Y336        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.876 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_data[44]_i_1/O
                         net (fo=1, routed)           0.059     5.935    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo_n_83
    SLICE_X67Y336        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.269     6.823    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_clk
    SLICE_X67Y336        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[44]/C
                         clock pessimism             -0.027     6.796    
                         clock uncertainty           -0.058     6.738    
    SLICE_X67Y336        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.763    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[44]
  -------------------------------------------------------------------
                         required time                          6.763    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.176ns (5.699%)  route 2.912ns (94.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.824 - 4.000 ) 
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.434ns (routing 1.204ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.270ns (routing 1.094ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.434     2.843    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_clk
    SLICE_X41Y279        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y279        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.919 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/Q
                         net (fo=128, routed)         2.853     5.772    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126_n_0
    SLICE_X67Y336        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.872 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_data[46]_i_1/O
                         net (fo=1, routed)           0.059     5.931    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo_n_81
    SLICE_X67Y336        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.270     6.824    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_clk
    SLICE_X67Y336        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[46]/C
                         clock pessimism             -0.027     6.797    
                         clock uncertainty           -0.058     6.739    
    SLICE_X67Y336        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.764    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[46]
  -------------------------------------------------------------------
                         required time                          6.764    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[0]_rep__16/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_75/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.080ns (2.996%)  route 2.590ns (97.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 6.869 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.478ns (routing 1.204ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.315ns (routing 1.094ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.478     2.887    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_clk
    SLICE_X41Y292        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[0]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y292        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.967 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[0]_rep__16/Q
                         net (fo=21, routed)          2.590     5.557    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_2_54_0[0]
    RAMB36_X1Y40         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_75/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.315     6.869    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_clk
    RAMB36_X1Y40         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_75/CLKBWRCLK
                         clock pessimism             -0.035     6.834    
                         clock uncertainty           -0.058     6.776    
    RAMB36_X1Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.383     6.393    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_75
  -------------------------------------------------------------------
                         required time                          6.393    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.201ns (6.765%)  route 2.770ns (93.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 6.732 - 4.000 ) 
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.434ns (routing 1.204ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.178ns (routing 1.094ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.434     2.843    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_clk
    SLICE_X41Y279        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y279        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.919 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/Q
                         net (fo=128, routed)         2.717     5.636    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126_n_0
    SLICE_X49Y324        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     5.761 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_data[33]_i_1/O
                         net (fo=1, routed)           0.053     5.814    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo_n_94
    SLICE_X49Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.178     6.732    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_clk
    SLICE_X49Y324        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[33]/C
                         clock pessimism             -0.027     6.705    
                         clock uncertainty           -0.058     6.647    
    SLICE_X49Y324        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.672    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[33]
  -------------------------------------------------------------------
                         required time                          6.672    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[6]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_72/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.079ns (3.005%)  route 2.550ns (96.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 6.751 - 4.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.204ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.197ns (routing 1.094ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.468     2.877    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_clk
    SLICE_X39Y293        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[6]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y293        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.956 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[6]_rep__11/Q
                         net (fo=21, routed)          2.550     5.506    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_121_0[5]
    RAMB36_X4Y37         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_72/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.197     6.751    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_clk
    RAMB36_X4Y37         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_72/CLKBWRCLK
                         clock pessimism             -0.035     6.716    
                         clock uncertainty           -0.058     6.658    
    RAMB36_X4Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287     6.371    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_72
  -------------------------------------------------------------------
                         required time                          6.371    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.200ns (6.601%)  route 2.830ns (93.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 6.806 - 4.000 ) 
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.434ns (routing 1.204ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.252ns (routing 1.094ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.434     2.843    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_clk
    SLICE_X41Y279        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y279        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.919 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/Q
                         net (fo=128, routed)         2.782     5.701    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126_n_0
    SLICE_X60Y305        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     5.825 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_data[31]_i_1/O
                         net (fo=1, routed)           0.048     5.873    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo_n_96
    SLICE_X60Y305        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.252     6.806    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_clk
    SLICE_X60Y305        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[31]/C
                         clock pessimism             -0.027     6.779    
                         clock uncertainty           -0.058     6.721    
    SLICE_X60Y305        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.746    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[31]
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.127ns (4.178%)  route 2.913ns (95.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.824 - 4.000 ) 
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.434ns (routing 1.204ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.270ns (routing 1.094ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.434     2.843    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_clk
    SLICE_X41Y279        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y279        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.919 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/Q
                         net (fo=128, routed)         2.847     5.766    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126_n_0
    SLICE_X67Y336        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     5.817 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_data[45]_i_1/O
                         net (fo=1, routed)           0.066     5.883    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo_n_82
    SLICE_X67Y336        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.270     6.824    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_clk
    SLICE_X67Y336        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[45]/C
                         clock pessimism             -0.027     6.797    
                         clock uncertainty           -0.058     6.739    
    SLICE_X67Y336        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.764    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[45]
  -------------------------------------------------------------------
                         required time                          6.764    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.225ns (7.530%)  route 2.763ns (92.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 6.774 - 4.000 ) 
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.434ns (routing 1.204ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.094ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.434     2.843    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_clk
    SLICE_X41Y279        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y279        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.919 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126/Q
                         net (fo=128, routed)         2.715     5.634    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_mux_sel__126_n_0
    SLICE_X57Y337        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     5.783 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_data[41]_i_1/O
                         net (fo=1, routed)           0.048     5.831    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo_n_86
    SLICE_X57Y337        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.220     6.774    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_clk
    SLICE_X57Y337        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[41]/C
                         clock pessimism             -0.027     6.747    
                         clock uncertainty           -0.058     6.689    
    SLICE_X57Y337        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.714    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_data_reg[41]
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[2]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_123/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.081ns (3.121%)  route 2.514ns (96.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 6.791 - 4.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 1.204ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.237ns (routing 1.094ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.476     2.885    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_clk
    SLICE_X42Y292        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[2]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.966 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[2]_rep__14/Q
                         net (fo=21, routed)          2.514     5.480    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_123_0[2]
    RAMB36_X6Y83         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_123/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.237     6.791    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/dac_clk
    RAMB36_X6Y83         RAMB36E2                                     r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_123/CLKBWRCLK
                         clock pessimism             -0.027     6.764    
                         clock uncertainty           -0.058     6.706    
    RAMB36_X6Y83         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.341     6.365    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_123
  -------------------------------------------------------------------
                         required time                          6.365    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  0.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[1].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.058ns (36.709%)  route 0.100ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      2.359ns (routing 1.094ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.673ns (routing 1.204ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     2.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     0.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     0.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.359     2.913    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/aclk
    SLICE_X11Y399        FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y399        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.971 r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.100     3.071    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[1].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]_0
    SLICE_X10Y400        SRL16E                                       r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[1].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.673     3.082    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[1].i_cascade_dly/aclk
    SLICE_X10Y400        SRL16E                                       r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[1].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]_srl6/CLK
                         clock pessimism             -0.050     3.032    
    SLICE_X10Y400        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     3.061    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_array.g_data[1].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]_srl6
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][23]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.058ns (39.456%)  route 0.089ns (60.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      2.300ns (routing 1.094ns, distribution 1.206ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.204ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     2.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     0.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     0.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.300     2.854    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X26Y359        FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y359        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.912 r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[23]/Q
                         net (fo=1, routed)           0.089     3.001    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[23]
    SLICE_X25Y359        SRL16E                                       r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][23]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.596     3.005    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X25Y359        SRL16E                                       r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][23]_srl16/CLK
                         clock pessimism             -0.046     2.959    
    SLICE_X25Y359        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.991    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][23]_srl16
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.buff_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.g_bypass_reg.bypass_path_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      2.360ns (routing 1.094ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.667ns (routing 1.204ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     2.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     0.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     0.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.360     2.914    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly/aclk
    SLICE_X8Y389         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.buff_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y389         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.972 r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.buff_out_reg[8]/Q
                         net (fo=3, routed)           0.127     3.099    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/D[8]
    SLICE_X8Y392         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.g_bypass_reg.bypass_path_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.667     3.076    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/aclk
    SLICE_X8Y392         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.g_bypass_reg.bypass_path_reg[8]/C
                         clock pessimism             -0.050     3.026    
    SLICE_X8Y392         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.088    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.g_bypass_reg.bypass_path_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[9].pipe/result_z_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_z_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.106ns (57.924%)  route 0.077ns (42.077%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      2.319ns (routing 1.094ns, distribution 1.225ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.204ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     2.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     0.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     0.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.319     2.873    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[9].pipe/link_clk
    SLICE_X23Y404        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[9].pipe/result_z_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y404        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.932 r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[9].pipe/result_z_reg[9]/Q
                         net (fo=2, routed)           0.067     2.999    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[7]_0[9]
    SLICE_X21Y404        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.047     3.046 r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_z_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.010     3.056    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_z_reg0_carry__0_n_13
    SLICE_X21Y404        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_z_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.626     3.035    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/link_clk
    SLICE_X21Y404        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_z_reg[10]/C
                         clock pessimism             -0.050     2.985    
    SLICE_X21Y404        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.045    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_z_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.058ns (28.713%)  route 0.144ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      2.356ns (routing 1.094ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.709ns (routing 1.204ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     2.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     0.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     0.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.356     2.910    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X13Y386        FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y386        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.968 r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/Q
                         net (fo=1, routed)           0.144     3.112    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[7]
    SLICE_X11Y386        SRL16E                                       r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.709     3.118    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X11Y386        SRL16E                                       r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/CLK
                         clock pessimism             -0.050     3.068    
    SLICE_X11Y386        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     3.100    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[11].pipe/result_z_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_z_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.110ns (44.177%)  route 0.139ns (55.823%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      2.366ns (routing 1.094ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.679ns (routing 1.204ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     2.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     0.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     0.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.366     2.920    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[11].pipe/link_clk
    SLICE_X4Y357         FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[11].pipe/result_z_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y357         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.978 r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[11].pipe/result_z_reg[7]/Q
                         net (fo=2, routed)           0.114     3.092    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_y_reg[7]_0[7]
    SLICE_X4Y363         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     3.115 r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_z_reg0_carry_i_1__191/O
                         net (fo=1, routed)           0.015     3.130    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_z_reg0_carry_i_1__191_n_0
    SLICE_X4Y363         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.029     3.159 r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_z_reg0_carry/O[7]
                         net (fo=1, routed)           0.010     3.169    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_z_reg0_carry_n_8
    SLICE_X4Y363         FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_z_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.679     3.088    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/link_clk
    SLICE_X4Y363         FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_z_reg[7]/C
                         clock pessimism              0.009     3.097    
    SLICE_X4Y363         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.157    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_z_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.buff_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.mem_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.061ns (45.185%)  route 0.074ns (54.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      2.207ns (routing 1.094ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.499ns (routing 1.204ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     2.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     0.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     0.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.207     2.761    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/aclk
    SLICE_X42Y353        FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.buff_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y353        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.822 r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.buff_out_reg[7]/Q
                         net (fo=3, routed)           0.074     2.896    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly/D[7]
    SLICE_X42Y355        FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.mem_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.499     2.908    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly/aclk
    SLICE_X42Y355        FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.mem_reg[0][7]/C
                         clock pessimism             -0.086     2.822    
    SLICE_X42Y355        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.884    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.mem_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/in_event_sticky_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.080ns (43.956%)  route 0.102ns (56.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      2.362ns (routing 1.094ns, distribution 1.268ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.204ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     2.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     0.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     0.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.362     2.916    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/clk
    SLICE_X7Y344         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y344         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.974 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_edge_reg/Q
                         net (fo=10, routed)          0.076     3.050    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/core_event_sysref_edge
    SLICE_X5Y344         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.022     3.072 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/in_event_sticky[0]_i_1/O
                         net (fo=2, routed)           0.026     3.098    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/pending_events[0]
    SLICE_X5Y344         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/in_event_sticky_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.662     3.071    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/core_clk
    SLICE_X5Y344         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/in_event_sticky_reg[0]/C
                         clock pessimism             -0.046     3.025    
    SLICE_X5Y344         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.085    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/in_event_sticky_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.buff_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.mem_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.061ns (35.465%)  route 0.111ns (64.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      2.357ns (routing 1.094ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.645ns (routing 1.204ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     2.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     0.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     0.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.357     2.911    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly/aclk
    SLICE_X9Y351         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.buff_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y351         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.972 r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.buff_out_reg[9]/Q
                         net (fo=3, routed)           0.111     3.083    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/D[9]
    SLICE_X10Y353        FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.mem_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.645     3.054    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/aclk
    SLICE_X10Y353        FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.mem_reg[0][9]/C
                         clock pessimism             -0.046     3.008    
    SLICE_X10Y353        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.070    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[1].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_dly.i_data_sym_casc_dly/g_variable_buff.mem_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_y_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/result_y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.109ns (52.657%)  route 0.098ns (47.343%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Net Delay (Source):      2.398ns (routing 1.094ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.668ns (routing 1.204ns, distribution 1.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     2.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     0.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     0.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.398     2.952    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/link_clk
    SLICE_X5Y360         FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y360         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.009 r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[12].pipe/result_y_reg[13]/Q
                         net (fo=3, routed)           0.088     3.097    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/result_x_reg[15]_1[13]
    SLICE_X5Y358         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.052     3.149 r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/result_y_reg0_carry__0/O[6]
                         net (fo=1, routed)           0.010     3.159    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/result_y_reg0_carry__0_n_9
    SLICE_X5Y358         FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/result_y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.668     3.077    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/link_clk
    SLICE_X5Y358         FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/result_y_reg[14]/C
                         clock pessimism              0.009     3.086    
    SLICE_X5Y358         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.146    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[13].pipe/result_y_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y14  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y14  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/TXUSRCLK2
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         4.000       2.645      RAMB36_X0Y42         i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_1_67/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         4.000       2.645      RAMB36_X10Y62        i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_3_56/CLKBWRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y14  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.026       0.537      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X0Y14  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.010       0.562      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.008       0.564      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.008       0.564      GTHE4_CHANNEL_X0Y14  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.008       0.564      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.027       0.724      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.020       0.731      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_2
  To Clock:  mmcm_fb_clk_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         4.000       2.710      BUFGCE_X0Y38  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         4.000       2.929      MMCM_X0Y1     i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         4.000       2.929      MMCM_X0Y1     i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        5.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.980ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.231ns (32.627%)  route 0.477ns (67.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.760 - 6.510 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.445ns (routing 0.602ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.544ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.445     1.445    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y261        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.526 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.701    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X15Y261        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     1.851 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.302     2.153    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.250     7.760    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.142     7.902    
                         clock uncertainty           -0.046     7.856    
    SLICE_X14Y262        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     7.795    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.231ns (32.627%)  route 0.477ns (67.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.760 - 6.510 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.445ns (routing 0.602ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.544ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.445     1.445    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y261        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.526 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.701    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X15Y261        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     1.851 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.302     2.153    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.250     7.760    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.142     7.902    
                         clock uncertainty           -0.046     7.856    
    SLICE_X14Y262        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.795    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.231ns (32.627%)  route 0.477ns (67.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.760 - 6.510 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.445ns (routing 0.602ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.544ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.445     1.445    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y261        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.526 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.701    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X15Y261        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     1.851 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.302     2.153    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.250     7.760    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.142     7.902    
                         clock uncertainty           -0.046     7.856    
    SLICE_X14Y262        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     7.795    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.231ns (32.627%)  route 0.477ns (67.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.760 - 6.510 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.445ns (routing 0.602ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.544ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.445     1.445    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y261        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.526 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.701    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X15Y261        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     1.851 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.302     2.153    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.250     7.760    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.142     7.902    
                         clock uncertainty           -0.046     7.856    
    SLICE_X14Y262        FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     7.795    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.231ns (34.021%)  route 0.448ns (65.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 7.759 - 6.510 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.445ns (routing 0.602ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.544ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.445     1.445    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y261        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.526 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.701    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X15Y261        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     1.851 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.273     2.124    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.249     7.759    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.142     7.901    
                         clock uncertainty           -0.046     7.855    
    SLICE_X14Y262        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     7.794    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.231ns (34.021%)  route 0.448ns (65.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 7.759 - 6.510 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.445ns (routing 0.602ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.544ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.445     1.445    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y261        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.526 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.701    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X15Y261        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     1.851 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.273     2.124    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.249     7.759    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.142     7.901    
                         clock uncertainty           -0.046     7.855    
    SLICE_X14Y262        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.794    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.231ns (34.021%)  route 0.448ns (65.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 7.759 - 6.510 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.445ns (routing 0.602ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.544ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.445     1.445    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y261        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.526 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.701    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X15Y261        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     1.851 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.273     2.124    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.249     7.759    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.142     7.901    
                         clock uncertainty           -0.046     7.855    
    SLICE_X14Y262        FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.794    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.231ns (34.021%)  route 0.448ns (65.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 7.759 - 6.510 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.445ns (routing 0.602ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.544ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.445     1.445    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y261        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.526 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.701    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X15Y261        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     1.851 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.273     2.124    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.249     7.759    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.142     7.901    
                         clock uncertainty           -0.046     7.855    
    SLICE_X14Y262        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.794    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.286ns (39.888%)  route 0.431ns (60.112%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 7.754 - 6.510 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.450ns (routing 0.602ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.544ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.450     1.450    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y261        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.528 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.354     1.882    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X14Y261        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     1.999 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.025    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_0
    SLICE_X14Y262        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.040 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.066    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_0
    SLICE_X14Y263        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.142 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.025     2.167    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X14Y263        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.244     7.754    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y263        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.142     7.896    
                         clock uncertainty           -0.046     7.850    
    SLICE_X14Y263        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.875    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.875    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.311ns (43.375%)  route 0.406ns (56.625%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 7.759 - 6.510 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.450ns (routing 0.602ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.544ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.450     1.450    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y261        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.528 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.354     1.882    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X14Y261        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     1.999 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.025    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_0
    SLICE_X14Y262        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     2.141 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.026     2.167    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_8
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.249     7.759    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.142     7.901    
                         clock uncertainty           -0.046     7.855    
    SLICE_X14Y262        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.880    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  5.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.793ns (routing 0.330ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.371ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.793     0.793    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDSE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y261        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.832 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.060     0.892    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.905     0.905    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.106     0.799    
    SLICE_X15Y261        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.846    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.784ns (routing 0.330ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.371ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.784     0.784    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y263        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y263        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.822 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.055     0.877    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X14Y263        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.895 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.902    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X14Y263        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.895     0.895    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y263        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.105     0.790    
    SLICE_X14Y263        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.836    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.796ns (routing 0.330ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.371ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.796     0.796    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y261        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.834 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.055     0.889    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X14Y261        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.907 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.914    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_14
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.909     0.909    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.107     0.802    
    SLICE_X14Y261        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.848    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.789ns (routing 0.330ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.371ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.789     0.789    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y262        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.827 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.055     0.882    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X14Y262        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.900 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.907    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_14
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.900     0.900    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.105     0.795    
    SLICE_X14Y262        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.841    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.789ns (routing 0.330ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.371ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.789     0.789    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y262        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.827 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.058     0.885    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X14Y262        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.904 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.911    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_13
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.900     0.900    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.105     0.795    
    SLICE_X14Y262        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.841    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.796ns (routing 0.330ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.371ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.796     0.796    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y261        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.834 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.058     0.892    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X14Y261        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.911 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.918    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_13
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.909     0.909    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.107     0.802    
    SLICE_X14Y261        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.848    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.795ns (routing 0.330ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.371ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.795     0.795    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y261        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.834 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.059     0.893    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X14Y261        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.911 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.918    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_8
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.908     0.908    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.107     0.801    
    SLICE_X14Y261        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.847    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.788ns (routing 0.330ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.371ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.788     0.788    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y262        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.827 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.059     0.886    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X14Y262        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.904 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.911    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_8
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.899     0.899    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.105     0.794    
    SLICE_X14Y262        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.840    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.041ns (32.540%)  route 0.085ns (67.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.787ns (routing 0.330ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.371ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.787     0.787    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.828 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.085     0.913    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.898     0.898    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.105     0.793    
    SLICE_X14Y264        FDPE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.840    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.793ns (routing 0.330ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.371ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.793     0.793    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y261        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.832 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.087     0.919    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.905     0.905    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X15Y261        FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                         clock pessimism             -0.106     0.799    
    SLICE_X15Y261        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.846    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 3.255 }
Period(ns):         6.510
Sources:            { u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            0.550         6.510       5.960      SLICE_X14Y264  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         6.510       5.960      SLICE_X14Y264  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         6.510       5.960      SLICE_X14Y264  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         6.510       5.960      SLICE_X14Y264  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         6.510       5.960      SLICE_X14Y264  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         6.510       5.960      SLICE_X14Y261  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.510       5.960      SLICE_X14Y262  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.510       5.960      SLICE_X14Y262  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.510       5.960      SLICE_X14Y262  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.510       5.960      SLICE_X14Y262  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y262  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y262  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y262  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y262  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         3.255       2.980      SLICE_X14Y264  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         3.255       2.980      SLICE_X14Y264  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         3.255       2.980      SLICE_X14Y264  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         3.255       2.980      SLICE_X14Y264  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y261  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y262  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y262  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y262  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y263  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y263  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y263  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y263  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y261  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y261  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y261  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X14Y261  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  xvr_refclk_in_p
  To Clock:  xvr_refclk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        5.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.980ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 u2/u18/ext_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_refclk_in_p rise@6.510ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.076ns (8.676%)  route 0.800ns (91.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 8.684 - 6.510 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 1.266ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.146ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.113     0.452    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          2.069     2.651    u2/u18/xvr_refclk
    SLICE_X40Y170        FDRE                                         r  u2/u18/ext_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.727 r  u2/u18/ext_dly_reg/Q
                         net (fo=34, routed)          0.800     3.527    u2/u18/ext_dly
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.641 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.099     6.740    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.854 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.830     8.684    u2/u18/xvr_refclk
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[12]/C
                         clock pessimism              0.394     9.079    
                         clock uncertainty           -0.035     9.043    
    SLICE_X39Y167        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     8.983    u2/u18/ext_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 u2/u18/ext_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_refclk_in_p rise@6.510ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.076ns (8.676%)  route 0.800ns (91.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 8.684 - 6.510 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 1.266ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.146ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.113     0.452    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          2.069     2.651    u2/u18/xvr_refclk
    SLICE_X40Y170        FDRE                                         r  u2/u18/ext_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.727 r  u2/u18/ext_dly_reg/Q
                         net (fo=34, routed)          0.800     3.527    u2/u18/ext_dly
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.641 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.099     6.740    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.854 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.830     8.684    u2/u18/xvr_refclk
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[13]/C
                         clock pessimism              0.394     9.079    
                         clock uncertainty           -0.035     9.043    
    SLICE_X39Y167        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     8.983    u2/u18/ext_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 u2/u18/ext_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_refclk_in_p rise@6.510ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.076ns (8.676%)  route 0.800ns (91.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 8.684 - 6.510 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 1.266ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.146ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.113     0.452    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          2.069     2.651    u2/u18/xvr_refclk
    SLICE_X40Y170        FDRE                                         r  u2/u18/ext_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.727 r  u2/u18/ext_dly_reg/Q
                         net (fo=34, routed)          0.800     3.527    u2/u18/ext_dly
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.641 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.099     6.740    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.854 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.830     8.684    u2/u18/xvr_refclk
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[14]/C
                         clock pessimism              0.394     9.079    
                         clock uncertainty           -0.035     9.043    
    SLICE_X39Y167        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     8.983    u2/u18/ext_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 u2/u18/ext_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_refclk_in_p rise@6.510ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.076ns (8.676%)  route 0.800ns (91.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 8.684 - 6.510 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 1.266ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.146ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.113     0.452    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          2.069     2.651    u2/u18/xvr_refclk
    SLICE_X40Y170        FDRE                                         r  u2/u18/ext_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.727 r  u2/u18/ext_dly_reg/Q
                         net (fo=34, routed)          0.800     3.527    u2/u18/ext_dly
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.641 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.099     6.740    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.854 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.830     8.684    u2/u18/xvr_refclk
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[15]/C
                         clock pessimism              0.394     9.079    
                         clock uncertainty           -0.035     9.043    
    SLICE_X39Y167        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     8.983    u2/u18/ext_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 u2/u18/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_refclk_in_p rise@6.510ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.181ns (22.046%)  route 0.640ns (77.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 8.682 - 6.510 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.266ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.828ns (routing 1.146ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.113     0.452    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          2.071     2.653    u2/u18/u2/dest_clk
    SLICE_X40Y170        FDRE                                         r  u2/u18/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.733 r  u2/u18/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.158     2.891    u2/u18/ext_en
    SLICE_X40Y170        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.992 r  u2/u18/ext_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.482     3.474    u2/u18/ext_cnt_clr__0
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.641 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.099     6.740    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.854 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.828     8.682    u2/u18/xvr_refclk
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[0]/C
                         clock pessimism              0.394     9.077    
                         clock uncertainty           -0.035     9.041    
    SLICE_X39Y166        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     8.967    u2/u18/ext_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 u2/u18/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_refclk_in_p rise@6.510ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.181ns (22.046%)  route 0.640ns (77.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 8.682 - 6.510 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.266ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.828ns (routing 1.146ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.113     0.452    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          2.071     2.653    u2/u18/u2/dest_clk
    SLICE_X40Y170        FDRE                                         r  u2/u18/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.733 r  u2/u18/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.158     2.891    u2/u18/ext_en
    SLICE_X40Y170        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.992 r  u2/u18/ext_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.482     3.474    u2/u18/ext_cnt_clr__0
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.641 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.099     6.740    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.854 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.828     8.682    u2/u18/xvr_refclk
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[1]/C
                         clock pessimism              0.394     9.077    
                         clock uncertainty           -0.035     9.041    
    SLICE_X39Y166        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     8.967    u2/u18/ext_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 u2/u18/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_refclk_in_p rise@6.510ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.181ns (22.046%)  route 0.640ns (77.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 8.682 - 6.510 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.266ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.828ns (routing 1.146ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.113     0.452    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          2.071     2.653    u2/u18/u2/dest_clk
    SLICE_X40Y170        FDRE                                         r  u2/u18/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.733 r  u2/u18/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.158     2.891    u2/u18/ext_en
    SLICE_X40Y170        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.992 r  u2/u18/ext_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.482     3.474    u2/u18/ext_cnt_clr__0
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.641 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.099     6.740    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.854 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.828     8.682    u2/u18/xvr_refclk
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[2]/C
                         clock pessimism              0.394     9.077    
                         clock uncertainty           -0.035     9.041    
    SLICE_X39Y166        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     8.967    u2/u18/ext_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 u2/u18/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_refclk_in_p rise@6.510ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.181ns (22.046%)  route 0.640ns (77.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 8.682 - 6.510 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.266ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.828ns (routing 1.146ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.113     0.452    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          2.071     2.653    u2/u18/u2/dest_clk
    SLICE_X40Y170        FDRE                                         r  u2/u18/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.733 r  u2/u18/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.158     2.891    u2/u18/ext_en
    SLICE_X40Y170        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.992 r  u2/u18/ext_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.482     3.474    u2/u18/ext_cnt_clr__0
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.641 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.099     6.740    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.854 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.828     8.682    u2/u18/xvr_refclk
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[3]/C
                         clock pessimism              0.394     9.077    
                         clock uncertainty           -0.035     9.041    
    SLICE_X39Y166        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     8.967    u2/u18/ext_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 u2/u18/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_refclk_in_p rise@6.510ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.181ns (22.073%)  route 0.639ns (77.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 8.684 - 6.510 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.266ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.146ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.113     0.452    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          2.071     2.653    u2/u18/u2/dest_clk
    SLICE_X40Y170        FDRE                                         r  u2/u18/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.733 r  u2/u18/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.158     2.891    u2/u18/ext_en
    SLICE_X40Y170        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.992 r  u2/u18/ext_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.481     3.473    u2/u18/ext_cnt_clr__0
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.641 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.099     6.740    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.854 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.830     8.684    u2/u18/xvr_refclk
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[4]/C
                         clock pessimism              0.394     9.079    
                         clock uncertainty           -0.035     9.043    
    SLICE_X39Y166        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     8.969    u2/u18/ext_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 u2/u18/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_refclk_in_p rise@6.510ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.181ns (22.073%)  route 0.639ns (77.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 8.684 - 6.510 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.266ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.146ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.113     0.452    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          2.071     2.653    u2/u18/u2/dest_clk
    SLICE_X40Y170        FDRE                                         r  u2/u18/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y170        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.733 r  u2/u18/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.158     2.891    u2/u18/ext_en
    SLICE_X40Y170        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.992 r  u2/u18/ext_cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.481     3.473    u2/u18/ext_cnt_clr__0
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.641 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.099     6.740    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.854 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.830     8.684    u2/u18/xvr_refclk
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[5]/C
                         clock pessimism              0.394     9.079    
                         clock uncertainty           -0.035     9.043    
    SLICE_X39Y166        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     8.969    u2/u18/ext_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  5.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u2/u18/ext_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_refclk_in_p rise@0.000ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.134ns (routing 0.689ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.772ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.074     0.190    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.134     1.397    u2/u18/xvr_refclk
    SLICE_X39Y169        FDRE                                         r  u2/u18/ext_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y169        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.436 r  u2/u18/ext_cnt_reg[27]/Q
                         net (fo=2, routed)           0.048     1.484    u2/u18/ext_cnt_reg[27]
    SLICE_X39Y169        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.501 r  u2/u18/ext_cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.007     1.508    u2/u18/ext_cnt_reg[24]_i_1__0_n_12
    SLICE_X39Y169        FDRE                                         r  u2/u18/ext_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.085     0.326    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.283     1.691    u2/u18/xvr_refclk
    SLICE_X39Y169        FDRE                                         r  u2/u18/ext_cnt_reg[27]/C
                         clock pessimism             -0.288     1.403    
    SLICE_X39Y169        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.449    u2/u18/ext_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u2/u18/ext_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_refclk_in_p rise@0.000ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.133ns (routing 0.689ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.772ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.074     0.190    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.133     1.396    u2/u18/xvr_refclk
    SLICE_X39Y168        FDRE                                         r  u2/u18/ext_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y168        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.435 r  u2/u18/ext_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     1.484    u2/u18/ext_cnt_reg[17]
    SLICE_X39Y168        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.501 r  u2/u18/ext_cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.007     1.508    u2/u18/ext_cnt_reg[16]_i_1__0_n_14
    SLICE_X39Y168        FDRE                                         r  u2/u18/ext_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.085     0.326    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.282     1.690    u2/u18/xvr_refclk
    SLICE_X39Y168        FDRE                                         r  u2/u18/ext_cnt_reg[17]/C
                         clock pessimism             -0.288     1.402    
    SLICE_X39Y168        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.448    u2/u18/ext_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u2/u18/ext_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_refclk_in_p rise@0.000ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.133ns (routing 0.689ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.772ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.074     0.190    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.133     1.396    u2/u18/xvr_refclk
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.435 r  u2/u18/ext_cnt_reg[1]/Q
                         net (fo=2, routed)           0.049     1.484    u2/u18/ext_cnt_reg[1]
    SLICE_X39Y166        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.501 r  u2/u18/ext_cnt_reg[0]_i_2__0/O[1]
                         net (fo=1, routed)           0.007     1.508    u2/u18/ext_cnt_reg[0]_i_2__0_n_14
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.085     0.326    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.282     1.690    u2/u18/xvr_refclk
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[1]/C
                         clock pessimism             -0.288     1.402    
    SLICE_X39Y166        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.448    u2/u18/ext_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u2/u18/ext_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_refclk_in_p rise@0.000ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.134ns (routing 0.689ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.772ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.074     0.190    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.134     1.397    u2/u18/xvr_refclk
    SLICE_X39Y169        FDRE                                         r  u2/u18/ext_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y169        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.436 r  u2/u18/ext_cnt_reg[25]/Q
                         net (fo=2, routed)           0.049     1.485    u2/u18/ext_cnt_reg[25]
    SLICE_X39Y169        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.502 r  u2/u18/ext_cnt_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.007     1.509    u2/u18/ext_cnt_reg[24]_i_1__0_n_14
    SLICE_X39Y169        FDRE                                         r  u2/u18/ext_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.085     0.326    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.283     1.691    u2/u18/xvr_refclk
    SLICE_X39Y169        FDRE                                         r  u2/u18/ext_cnt_reg[25]/C
                         clock pessimism             -0.288     1.403    
    SLICE_X39Y169        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.449    u2/u18/ext_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u2/u18/ext_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_refclk_in_p rise@0.000ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.133ns (routing 0.689ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.772ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.074     0.190    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.133     1.396    u2/u18/xvr_refclk
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y167        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.435 r  u2/u18/ext_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     1.484    u2/u18/ext_cnt_reg[9]
    SLICE_X39Y167        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.501 r  u2/u18/ext_cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.007     1.508    u2/u18/ext_cnt_reg[8]_i_1__0_n_14
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.085     0.326    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.282     1.690    u2/u18/xvr_refclk
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[9]/C
                         clock pessimism             -0.288     1.402    
    SLICE_X39Y167        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.448    u2/u18/ext_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u2/u18/ext_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_refclk_in_p rise@0.000ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.133ns (routing 0.689ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.772ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.074     0.190    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.133     1.396    u2/u18/xvr_refclk
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y167        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.435 r  u2/u18/ext_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     1.485    u2/u18/ext_cnt_reg[10]
    SLICE_X39Y167        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.502 r  u2/u18/ext_cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.007     1.509    u2/u18/ext_cnt_reg[8]_i_1__0_n_13
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.085     0.326    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.282     1.690    u2/u18/xvr_refclk
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[10]/C
                         clock pessimism             -0.288     1.402    
    SLICE_X39Y167        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.448    u2/u18/ext_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u2/u18/ext_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_refclk_in_p rise@0.000ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.133ns (routing 0.689ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.772ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.074     0.190    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.133     1.396    u2/u18/xvr_refclk
    SLICE_X39Y168        FDRE                                         r  u2/u18/ext_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y168        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.435 r  u2/u18/ext_cnt_reg[18]/Q
                         net (fo=2, routed)           0.050     1.485    u2/u18/ext_cnt_reg[18]
    SLICE_X39Y168        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.502 r  u2/u18/ext_cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.007     1.509    u2/u18/ext_cnt_reg[16]_i_1__0_n_13
    SLICE_X39Y168        FDRE                                         r  u2/u18/ext_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.085     0.326    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.282     1.690    u2/u18/xvr_refclk
    SLICE_X39Y168        FDRE                                         r  u2/u18/ext_cnt_reg[18]/C
                         clock pessimism             -0.288     1.402    
    SLICE_X39Y168        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.448    u2/u18/ext_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u2/u18/ext_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_refclk_in_p rise@0.000ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.134ns (routing 0.689ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.772ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.074     0.190    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.134     1.397    u2/u18/xvr_refclk
    SLICE_X39Y169        FDRE                                         r  u2/u18/ext_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y169        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.436 r  u2/u18/ext_cnt_reg[26]/Q
                         net (fo=2, routed)           0.050     1.486    u2/u18/ext_cnt_reg[26]
    SLICE_X39Y169        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.503 r  u2/u18/ext_cnt_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.007     1.510    u2/u18/ext_cnt_reg[24]_i_1__0_n_13
    SLICE_X39Y169        FDRE                                         r  u2/u18/ext_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.085     0.326    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.283     1.691    u2/u18/xvr_refclk
    SLICE_X39Y169        FDRE                                         r  u2/u18/ext_cnt_reg[26]/C
                         clock pessimism             -0.288     1.403    
    SLICE_X39Y169        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.449    u2/u18/ext_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u2/u18/ext_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_refclk_in_p rise@0.000ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.133ns (routing 0.689ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.772ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.074     0.190    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.133     1.396    u2/u18/xvr_refclk
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.435 r  u2/u18/ext_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     1.485    u2/u18/ext_cnt_reg[2]
    SLICE_X39Y166        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.502 r  u2/u18/ext_cnt_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.007     1.509    u2/u18/ext_cnt_reg[0]_i_2__0_n_13
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.085     0.326    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.282     1.690    u2/u18/xvr_refclk
    SLICE_X39Y166        FDRE                                         r  u2/u18/ext_cnt_reg[2]/C
                         clock pessimism             -0.288     1.402    
    SLICE_X39Y166        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.448    u2/u18/ext_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u2/u18/ext_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u18/ext_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by xvr_refclk_in_p  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_refclk_in_p rise@0.000ns - xvr_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Net Delay (Source):      1.136ns (routing 0.689ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.772ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.074     0.190    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.136     1.399    u2/u18/xvr_refclk
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.438 r  u2/u18/ext_cnt_reg[15]/Q
                         net (fo=2, routed)           0.050     1.488    u2/u18/ext_cnt_reg[15]
    SLICE_X39Y167        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.505 r  u2/u18/ext_cnt_reg[8]_i_1__0/O[7]
                         net (fo=1, routed)           0.007     1.512    u2/u18/ext_cnt_reg[8]_i_1__0_n_8
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  u2/u12/ODIV2
                         net (fo=2, routed)           0.085     0.326    u2/xvr_refclk_div
    BUFG_GT_X0Y55        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  u2/u16/O
    X1Y2 (CLOCK_ROOT)    net (fo=35, routed)          1.286     1.694    u2/u18/xvr_refclk
    SLICE_X39Y167        FDRE                                         r  u2/u18/ext_cnt_reg[15]/C
                         clock pessimism             -0.289     1.405    
    SLICE_X39Y167        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.451    u2/u18/ext_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xvr_refclk_in_p
Waveform(ns):       { 0.000 3.255 }
Period(ns):         6.510
Sources:            { xvr_refclk_in_p }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I  n/a            1.290         6.510       5.220      BUFG_GT_X0Y55  u2/u16/I
Min Period        n/a     FDRE/C     n/a            0.550         6.510       5.960      SLICE_X39Y166  u2/u18/ext_cnt_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.510       5.960      SLICE_X39Y167  u2/u18/ext_cnt_reg[10]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.510       5.960      SLICE_X39Y167  u2/u18/ext_cnt_reg[11]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.510       5.960      SLICE_X39Y167  u2/u18/ext_cnt_reg[12]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.510       5.960      SLICE_X39Y167  u2/u18/ext_cnt_reg[13]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.510       5.960      SLICE_X39Y167  u2/u18/ext_cnt_reg[14]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.510       5.960      SLICE_X39Y167  u2/u18/ext_cnt_reg[15]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.510       5.960      SLICE_X39Y168  u2/u18/ext_cnt_reg[16]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.510       5.960      SLICE_X39Y168  u2/u18/ext_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y166  u2/u18/ext_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y167  u2/u18/ext_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y167  u2/u18/ext_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y167  u2/u18/ext_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y167  u2/u18/ext_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y167  u2/u18/ext_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y167  u2/u18/ext_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y167  u2/u18/ext_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y167  u2/u18/ext_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y167  u2/u18/ext_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y166  u2/u18/ext_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y166  u2/u18/ext_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y168  u2/u18/ext_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y168  u2/u18/ext_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y168  u2/u18/ext_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y168  u2/u18/ext_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y169  u2/u18/ext_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y169  u2/u18/ext_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y166  u2/u18/ext_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.255       2.980      SLICE_X39Y169  u2/u18/ext_cnt_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtwiz_userclk_tx_srcclk_out[0]
  To Clock:  gtwiz_userclk_tx_srcclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 u2/u19/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (gtwiz_userclk_tx_srcclk_out[0] rise@6.510ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.180ns (22.032%)  route 0.637ns (77.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.548 - 6.510 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.057ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.957ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.056     2.299    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.380 r  u2/u19/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.138     2.518    u2/u19/ext_en
    SLICE_X38Y169        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.617 r  u2/u19/ext_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.499     3.116    u2/u19/ext_cnt_clr__0
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.825     8.548    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[0]/C
                         clock pessimism              0.186     8.734    
                         clock uncertainty           -0.046     8.687    
    SLICE_X41Y166        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     8.613    u2/u19/ext_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 u2/u19/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (gtwiz_userclk_tx_srcclk_out[0] rise@6.510ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.180ns (22.032%)  route 0.637ns (77.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.548 - 6.510 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.057ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.957ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.056     2.299    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.380 r  u2/u19/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.138     2.518    u2/u19/ext_en
    SLICE_X38Y169        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.617 r  u2/u19/ext_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.499     3.116    u2/u19/ext_cnt_clr__0
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.825     8.548    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[1]/C
                         clock pessimism              0.186     8.734    
                         clock uncertainty           -0.046     8.687    
    SLICE_X41Y166        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     8.613    u2/u19/ext_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 u2/u19/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (gtwiz_userclk_tx_srcclk_out[0] rise@6.510ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.180ns (22.032%)  route 0.637ns (77.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.548 - 6.510 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.057ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.957ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.056     2.299    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.380 r  u2/u19/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.138     2.518    u2/u19/ext_en
    SLICE_X38Y169        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.617 r  u2/u19/ext_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.499     3.116    u2/u19/ext_cnt_clr__0
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.825     8.548    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[2]/C
                         clock pessimism              0.186     8.734    
                         clock uncertainty           -0.046     8.687    
    SLICE_X41Y166        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     8.613    u2/u19/ext_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 u2/u19/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (gtwiz_userclk_tx_srcclk_out[0] rise@6.510ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.180ns (22.032%)  route 0.637ns (77.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.548 - 6.510 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.057ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.957ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.056     2.299    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.380 r  u2/u19/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.138     2.518    u2/u19/ext_en
    SLICE_X38Y169        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.617 r  u2/u19/ext_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.499     3.116    u2/u19/ext_cnt_clr__0
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.825     8.548    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[3]/C
                         clock pessimism              0.186     8.734    
                         clock uncertainty           -0.046     8.687    
    SLICE_X41Y166        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     8.613    u2/u19/ext_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 u2/u19/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (gtwiz_userclk_tx_srcclk_out[0] rise@6.510ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.180ns (22.113%)  route 0.634ns (77.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 8.547 - 6.510 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.057ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.957ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.056     2.299    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.380 r  u2/u19/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.138     2.518    u2/u19/ext_en
    SLICE_X38Y169        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.617 r  u2/u19/ext_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.496     3.113    u2/u19/ext_cnt_clr__0
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.824     8.547    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[4]/C
                         clock pessimism              0.186     8.733    
                         clock uncertainty           -0.046     8.686    
    SLICE_X41Y166        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     8.612    u2/u19/ext_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 u2/u19/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (gtwiz_userclk_tx_srcclk_out[0] rise@6.510ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.180ns (22.113%)  route 0.634ns (77.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 8.547 - 6.510 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.057ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.957ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.056     2.299    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.380 r  u2/u19/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.138     2.518    u2/u19/ext_en
    SLICE_X38Y169        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.617 r  u2/u19/ext_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.496     3.113    u2/u19/ext_cnt_clr__0
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.824     8.547    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[5]/C
                         clock pessimism              0.186     8.733    
                         clock uncertainty           -0.046     8.686    
    SLICE_X41Y166        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074     8.612    u2/u19/ext_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 u2/u19/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (gtwiz_userclk_tx_srcclk_out[0] rise@6.510ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.180ns (22.113%)  route 0.634ns (77.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 8.547 - 6.510 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.057ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.957ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.056     2.299    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.380 r  u2/u19/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.138     2.518    u2/u19/ext_en
    SLICE_X38Y169        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.617 r  u2/u19/ext_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.496     3.113    u2/u19/ext_cnt_clr__0
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.824     8.547    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[6]/C
                         clock pessimism              0.186     8.733    
                         clock uncertainty           -0.046     8.686    
    SLICE_X41Y166        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074     8.612    u2/u19/ext_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 u2/u19/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (gtwiz_userclk_tx_srcclk_out[0] rise@6.510ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.180ns (22.113%)  route 0.634ns (77.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 8.547 - 6.510 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.057ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.957ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.056     2.299    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.380 r  u2/u19/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.138     2.518    u2/u19/ext_en
    SLICE_X38Y169        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.617 r  u2/u19/ext_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.496     3.113    u2/u19/ext_cnt_clr__0
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.824     8.547    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[7]/C
                         clock pessimism              0.186     8.733    
                         clock uncertainty           -0.046     8.686    
    SLICE_X41Y166        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074     8.612    u2/u19/ext_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 u2/u19/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (gtwiz_userclk_tx_srcclk_out[0] rise@6.510ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.180ns (23.316%)  route 0.592ns (76.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.548 - 6.510 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.057ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.957ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.056     2.299    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.380 r  u2/u19/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.138     2.518    u2/u19/ext_en
    SLICE_X38Y169        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.617 r  u2/u19/ext_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.454     3.071    u2/u19/ext_cnt_clr__0
    SLICE_X41Y167        FDRE                                         r  u2/u19/ext_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.825     8.548    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y167        FDRE                                         r  u2/u19/ext_cnt_reg[10]/C
                         clock pessimism              0.186     8.734    
                         clock uncertainty           -0.046     8.687    
    SLICE_X41Y167        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     8.613    u2/u19/ext_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 u2/u19/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (gtwiz_userclk_tx_srcclk_out[0] rise@6.510ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.180ns (23.316%)  route 0.592ns (76.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.548 - 6.510 ) 
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.057ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.957ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.056     2.299    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.380 r  u2/u19/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.138     2.518    u2/u19/ext_en
    SLICE_X38Y169        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.617 r  u2/u19/ext_cnt[0]_i_1__1/O
                         net (fo=32, routed)          0.454     3.071    u2/u19/ext_cnt_clr__0
    SLICE_X41Y167        FDRE                                         r  u2/u19/ext_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.825     8.548    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y167        FDRE                                         r  u2/u19/ext_cnt_reg[11]/C
                         clock pessimism              0.186     8.734    
                         clock uncertainty           -0.046     8.687    
    SLICE_X41Y167        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     8.613    u2/u19/ext_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  5.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u2/u19/u2/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/u2/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.131ns (routing 0.575ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.643ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.131     1.277    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.318 r  u2/u19/u2/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.078     1.396    u2/u19/u2/syncstages_ff[0]
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.276     1.443    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
                         clock pessimism             -0.160     1.283    
    SLICE_X38Y169        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.330    u2/u19/u2/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u2/u19/ext_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.134ns (routing 0.575ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.643ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.134     1.280    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y168        FDRE                                         r  u2/u19/ext_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.318 r  u2/u19/ext_cnt_reg[17]/Q
                         net (fo=2, routed)           0.055     1.373    u2/u19/ext_cnt_reg[17]
    SLICE_X41Y168        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.391 r  u2/u19/ext_cnt_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.007     1.398    u2/u19/ext_cnt_reg[16]_i_1__1_n_14
    SLICE_X41Y168        FDRE                                         r  u2/u19/ext_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.281     1.448    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y168        FDRE                                         r  u2/u19/ext_cnt_reg[17]/C
                         clock pessimism             -0.162     1.286    
    SLICE_X41Y168        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.332    u2/u19/ext_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u2/u19/ext_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.134ns (routing 0.575ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.643ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.134     1.280    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.318 r  u2/u19/ext_cnt_reg[1]/Q
                         net (fo=2, routed)           0.055     1.373    u2/u19/ext_cnt_reg[1]
    SLICE_X41Y166        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.391 r  u2/u19/ext_cnt_reg[0]_i_2__1/O[1]
                         net (fo=1, routed)           0.007     1.398    u2/u19/ext_cnt_reg[0]_i_2__1_n_14
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.281     1.448    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y166        FDRE                                         r  u2/u19/ext_cnt_reg[1]/C
                         clock pessimism             -0.162     1.286    
    SLICE_X41Y166        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.332    u2/u19/ext_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u2/u19/ext_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.135ns (routing 0.575ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.643ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.135     1.281    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y169        FDRE                                         r  u2/u19/ext_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y169        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.319 r  u2/u19/ext_cnt_reg[25]/Q
                         net (fo=2, routed)           0.055     1.374    u2/u19/ext_cnt_reg[25]
    SLICE_X41Y169        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.392 r  u2/u19/ext_cnt_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.007     1.399    u2/u19/ext_cnt_reg[24]_i_1__1_n_14
    SLICE_X41Y169        FDRE                                         r  u2/u19/ext_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.282     1.449    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y169        FDRE                                         r  u2/u19/ext_cnt_reg[25]/C
                         clock pessimism             -0.162     1.287    
    SLICE_X41Y169        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.333    u2/u19/ext_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u2/u19/ext_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.134ns (routing 0.575ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.643ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.134     1.280    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y167        FDRE                                         r  u2/u19/ext_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y167        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.318 r  u2/u19/ext_cnt_reg[9]/Q
                         net (fo=2, routed)           0.055     1.373    u2/u19/ext_cnt_reg[9]
    SLICE_X41Y167        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.391 r  u2/u19/ext_cnt_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.007     1.398    u2/u19/ext_cnt_reg[8]_i_1__1_n_14
    SLICE_X41Y167        FDRE                                         r  u2/u19/ext_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.281     1.448    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y167        FDRE                                         r  u2/u19/ext_cnt_reg[9]/C
                         clock pessimism             -0.162     1.286    
    SLICE_X41Y167        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.332    u2/u19/ext_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u2/u19/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.131ns (routing 0.575ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.643ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.131     1.277    u2/u19/u2/dest_clk
    SLICE_X38Y169        FDRE                                         r  u2/u19/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.317 r  u2/u19/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.087     1.404    u2/u19/ext_en
    SLICE_X38Y169        FDRE                                         r  u2/u19/ext_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.280     1.447    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y169        FDRE                                         r  u2/u19/ext_dly_reg/C
                         clock pessimism             -0.155     1.292    
    SLICE_X38Y169        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.338    u2/u19/ext_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.041ns (33.607%)  route 0.081ns (66.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.198ns (routing 0.575ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.643ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.198     1.344    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X23Y260        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y260        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.385 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.081     1.466    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta
    SLICE_X23Y260        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.349     1.516    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X23Y260        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.166     1.350    
    SLICE_X23Y260        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.397    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2/u19/ext_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.134ns (routing 0.575ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.643ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.134     1.280    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y167        FDRE                                         r  u2/u19/ext_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y167        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.318 r  u2/u19/ext_cnt_reg[10]/Q
                         net (fo=2, routed)           0.058     1.376    u2/u19/ext_cnt_reg[10]
    SLICE_X41Y167        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.395 r  u2/u19/ext_cnt_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.007     1.402    u2/u19/ext_cnt_reg[8]_i_1__1_n_13
    SLICE_X41Y167        FDRE                                         r  u2/u19/ext_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.281     1.448    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y167        FDRE                                         r  u2/u19/ext_cnt_reg[10]/C
                         clock pessimism             -0.162     1.286    
    SLICE_X41Y167        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.332    u2/u19/ext_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2/u19/ext_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.134ns (routing 0.575ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.643ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.134     1.280    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y168        FDRE                                         r  u2/u19/ext_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y168        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.318 r  u2/u19/ext_cnt_reg[18]/Q
                         net (fo=2, routed)           0.058     1.376    u2/u19/ext_cnt_reg[18]
    SLICE_X41Y168        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.395 r  u2/u19/ext_cnt_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.007     1.402    u2/u19/ext_cnt_reg[16]_i_1__1_n_13
    SLICE_X41Y168        FDRE                                         r  u2/u19/ext_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.281     1.448    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y168        FDRE                                         r  u2/u19/ext_cnt_reg[18]/C
                         clock pessimism             -0.162     1.286    
    SLICE_X41Y168        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.332    u2/u19/ext_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2/u19/ext_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u19/ext_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             gtwiz_userclk_tx_srcclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns - gtwiz_userclk_tx_srcclk_out[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.135ns (routing 0.575ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.643ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.135     1.281    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y169        FDRE                                         r  u2/u19/ext_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.319 r  u2/u19/ext_cnt_reg[26]/Q
                         net (fo=2, routed)           0.058     1.377    u2/u19/ext_cnt_reg[26]
    SLICE_X41Y169        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.396 r  u2/u19/ext_cnt_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.007     1.403    u2/u19/ext_cnt_reg[24]_i_1__1_n_13
    SLICE_X41Y169        FDRE                                         r  u2/u19/ext_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.282     1.449    u2/u19/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y169        FDRE                                         r  u2/u19/ext_cnt_reg[26]/C
                         clock pessimism             -0.162     1.287    
    SLICE_X41Y169        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.333    u2/u19/ext_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwiz_userclk_tx_srcclk_out[0]
Waveform(ns):       { 0.000 3.255 }
Period(ns):         6.510
Sources:            { u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.510       4.556      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.510       4.556      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.510       5.220      BUFG_GT_X0Y57       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.510       5.220      BUFG_GT_X0Y54       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X23Y260       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X23Y260       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X23Y260       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X23Y260       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X23Y260       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X0Y298        u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                      0.275         3.255       2.980      SLICE_X41Y166       u2/u19/ext_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                      0.275         3.255       2.980      SLICE_X41Y167       u2/u19/ext_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a                      0.275         3.255       2.980      SLICE_X41Y167       u2/u19/ext_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a                      0.275         3.255       2.980      SLICE_X41Y167       u2/u19/ext_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a                      0.275         3.255       2.980      SLICE_X41Y167       u2/u19/ext_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a                      0.275         3.255       2.980      SLICE_X41Y166       u2/u19/ext_cnt_reg[1]/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X23Y260       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
High Pulse Width  Fast    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X23Y260       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X23Y260       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X23Y260       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X23Y260       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X0Y298        u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.008       0.564      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.020       0.731      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.783         0.009       0.774      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 1.628 }
Period(ns):         3.255
Sources:            { u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.290         3.255       1.965      BUFG_GT_X0Y47       u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.290         3.255       1.965      BUFG_GT_X0Y46       u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.585         0.265       0.320      GTHE4_CHANNEL_X0Y7  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.160       0.443      GTHE4_CHANNEL_X0Y7  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  xvr_rx_clk
  To Clock:  xvr_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 u2/u11/u2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[1].u1/g1[9].u1/u1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 0.076ns (1.461%)  route 5.126ns (98.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 8.680 - 6.510 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.148ns (routing 0.583ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.530ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.148     2.392    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.468 r  u2/u11/u2/count_reg[4]/Q
                         net (fo=131, routed)         5.126     7.594    u2/u5/g1[1].u1/g1[9].u1/b_addr[4]
    RAMB36_X5Y18         RAMB36E2                                     r  u2/u5/g1[1].u1/g1[9].u1/u1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.957     8.680    u2/u5/g1[1].u1/g1[9].u1/b_clk
    RAMB36_X5Y18         RAMB36E2                                     r  u2/u5/g1[1].u1/g1[9].u1/u1/CLKBWRCLK
                         clock pessimism              0.126     8.806    
                         clock uncertainty           -0.046     8.760    
    RAMB36_X5Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343     8.417    u2/u5/g1[1].u1/g1[9].u1/u1
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[2].u1/g1[28].u1/u1/RSTREGB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.076ns (1.482%)  route 5.051ns (98.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 8.838 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.530ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         5.051     7.690    u2/u5/g1[2].u1/g1[28].u1/b_reg_rst
    RAMB36_X10Y35        RAMB36E2                                     r  u2/u5/g1[2].u1/g1[28].u1/u1/RSTREGB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.115     8.838    u2/u5/g1[2].u1/g1[28].u1/b_clk
    RAMB36_X10Y35        RAMB36E2                                     r  u2/u5/g1[2].u1/g1[28].u1/u1/CLKBWRCLK
                         clock pessimism              0.088     8.926    
                         clock uncertainty           -0.046     8.880    
    RAMB36_X10Y35        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTREGB)
                                                     -0.313     8.567    u2/u5/g1[2].u1/g1[28].u1/u1
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u2/u11/u2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[3].u1/g1[2].u1/u1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 0.076ns (1.467%)  route 5.105ns (98.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 8.754 - 6.510 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.148ns (routing 0.583ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.530ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.148     2.392    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.468 r  u2/u11/u2/count_reg[4]/Q
                         net (fo=131, routed)         5.105     7.573    u2/u5/g1[3].u1/g1[2].u1/b_addr[4]
    RAMB36_X7Y8          RAMB36E2                                     r  u2/u5/g1[3].u1/g1[2].u1/u1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.031     8.754    u2/u5/g1[3].u1/g1[2].u1/b_clk
    RAMB36_X7Y8          RAMB36E2                                     r  u2/u5/g1[3].u1/g1[2].u1/u1/CLKBWRCLK
                         clock pessimism              0.126     8.880    
                         clock uncertainty           -0.046     8.834    
    RAMB36_X7Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343     8.491    u2/u5/g1[3].u1/g1[2].u1/u1
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 u2/u11/u2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[2].u1/g1[9].u1/u1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.076ns (1.495%)  route 5.009ns (98.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 8.686 - 6.510 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.148ns (routing 0.583ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.530ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.148     2.392    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.468 r  u2/u11/u2/count_reg[4]/Q
                         net (fo=131, routed)         5.009     7.477    u2/u5/g1[2].u1/g1[9].u1/b_addr[4]
    RAMB36_X5Y19         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[9].u1/u1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.963     8.686    u2/u5/g1[2].u1/g1[9].u1/b_clk
    RAMB36_X5Y19         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[9].u1/u1/CLKBWRCLK
                         clock pessimism              0.126     8.812    
                         clock uncertainty           -0.046     8.766    
    RAMB36_X5Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343     8.423    u2/u5/g1[2].u1/g1[9].u1/u1
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[1].u1/g1[24].u1/u1/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.076ns (1.503%)  route 4.982ns (98.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 8.857 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.530ns, distribution 1.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         4.982     7.621    u2/u5/g1[1].u1/g1[24].u1/b_ram_rst
    RAMB36_X11Y34        RAMB36E2                                     r  u2/u5/g1[1].u1/g1[24].u1/u1/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.134     8.857    u2/u5/g1[1].u1/g1[24].u1/b_clk
    RAMB36_X11Y34        RAMB36E2                                     r  u2/u5/g1[1].u1/g1[24].u1/u1/CLKBWRCLK
                         clock pessimism              0.088     8.945    
                         clock uncertainty           -0.046     8.899    
    RAMB36_X11Y34        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320     8.579    u2/u5/g1[1].u1/g1[24].u1/u1
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 u2/u11/u2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[0].u1/g1[9].u1/u1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.076ns (1.499%)  route 4.995ns (98.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 8.692 - 6.510 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.148ns (routing 0.583ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.530ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.148     2.392    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.468 r  u2/u11/u2/count_reg[4]/Q
                         net (fo=131, routed)         4.995     7.463    u2/u5/g1[0].u1/g1[9].u1/b_addr[4]
    RAMB36_X5Y20         RAMB36E2                                     r  u2/u5/g1[0].u1/g1[9].u1/u1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.969     8.692    u2/u5/g1[0].u1/g1[9].u1/b_clk
    RAMB36_X5Y20         RAMB36E2                                     r  u2/u5/g1[0].u1/g1[9].u1/u1/CLKBWRCLK
                         clock pessimism              0.126     8.818    
                         clock uncertainty           -0.046     8.772    
    RAMB36_X5Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343     8.429    u2/u5/g1[0].u1/g1[9].u1/u1
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 u2/u11/u2/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[3].u1/g1[2].u1/u1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.078ns (1.511%)  route 5.085ns (98.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 8.754 - 6.510 ) 
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.151ns (routing 0.583ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.530ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.151     2.395    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.473 r  u2/u11/u2/count_reg[11]/Q
                         net (fo=131, routed)         5.085     7.558    u2/u5/g1[3].u1/g1[2].u1/b_addr[11]
    RAMB36_X7Y8          RAMB36E2                                     r  u2/u5/g1[3].u1/g1[2].u1/u1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.031     8.754    u2/u5/g1[3].u1/g1[2].u1/b_clk
    RAMB36_X7Y8          RAMB36E2                                     r  u2/u5/g1[3].u1/g1[2].u1/u1/CLKBWRCLK
                         clock pessimism              0.126     8.880    
                         clock uncertainty           -0.046     8.834    
    RAMB36_X7Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     8.531    u2/u5/g1[3].u1/g1[2].u1/u1
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 u2/u11/u2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[1].u1/g1[9].u1/u1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 0.078ns (1.559%)  route 4.924ns (98.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 8.680 - 6.510 ) 
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.146ns (routing 0.583ns, distribution 1.563ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.530ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.146     2.390    u2/u11/u2/clk
    SLICE_X43Y150        FDCE                                         r  u2/u11/u2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y150        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.468 r  u2/u11/u2/count_reg[0]/Q
                         net (fo=132, routed)         4.924     7.392    u2/u5/g1[1].u1/g1[9].u1/b_addr[0]
    RAMB36_X5Y18         RAMB36E2                                     r  u2/u5/g1[1].u1/g1[9].u1/u1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.957     8.680    u2/u5/g1[1].u1/g1[9].u1/b_clk
    RAMB36_X5Y18         RAMB36E2                                     r  u2/u5/g1[1].u1/g1[9].u1/u1/CLKBWRCLK
                         clock pessimism              0.126     8.806    
                         clock uncertainty           -0.046     8.760    
    RAMB36_X5Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.383     8.377    u2/u5/g1[1].u1/g1[9].u1/u1
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 u2/u11/u2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[3].u1/g1[7].u1/u1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.076ns (1.506%)  route 4.971ns (98.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 8.699 - 6.510 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.148ns (routing 0.583ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.530ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.148     2.392    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.468 r  u2/u11/u2/count_reg[4]/Q
                         net (fo=131, routed)         4.971     7.439    u2/u5/g1[3].u1/g1[7].u1/b_addr[4]
    RAMB36_X6Y9          RAMB36E2                                     r  u2/u5/g1[3].u1/g1[7].u1/u1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.976     8.699    u2/u5/g1[3].u1/g1[7].u1/b_clk
    RAMB36_X6Y9          RAMB36E2                                     r  u2/u5/g1[3].u1/g1[7].u1/u1/CLKBWRCLK
                         clock pessimism              0.126     8.825    
                         clock uncertainty           -0.046     8.779    
    RAMB36_X6Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343     8.436    u2/u5/g1[3].u1/g1[7].u1/u1
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 u2/u11/u2/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[1].u1/g1[9].u1/u1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 0.078ns (1.544%)  route 4.973ns (98.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 8.680 - 6.510 ) 
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.151ns (routing 0.583ns, distribution 1.568ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.530ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.151     2.395    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.473 r  u2/u11/u2/count_reg[11]/Q
                         net (fo=131, routed)         4.973     7.446    u2/u5/g1[1].u1/g1[9].u1/b_addr[11]
    RAMB36_X5Y18         RAMB36E2                                     r  u2/u5/g1[1].u1/g1[9].u1/u1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.957     8.680    u2/u5/g1[1].u1/g1[9].u1/b_clk
    RAMB36_X5Y18         RAMB36E2                                     r  u2/u5/g1[1].u1/g1[9].u1/u1/CLKBWRCLK
                         clock pessimism              0.126     8.806    
                         clock uncertainty           -0.046     8.760    
    RAMB36_X5Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     8.457    u2/u5/g1[1].u1/g1[9].u1/u1
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u2/u11/u1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u1/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.171ns (routing 0.314ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.345ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.171     1.318    u2/u11/u1/clk
    SLICE_X42Y150        FDCE                                         r  u2/u11/u1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y150        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.357 r  u2/u11/u1/state_reg[0]/Q
                         net (fo=35, routed)          0.029     1.386    u2/u11/u1/Q[0]
    SLICE_X42Y150        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.419 r  u2/u11/u1/state[1]_i_1/O
                         net (fo=1, routed)           0.006     1.425    u2/u11/u1/state[1]_i_1_n_0
    SLICE_X42Y150        FDCE                                         r  u2/u11/u1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.307     1.475    u2/u11/u1/clk
    SLICE_X42Y150        FDCE                                         r  u2/u11/u1/state_reg[1]/C
                         clock pessimism             -0.151     1.324    
    SLICE_X42Y150        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.371    u2/u11/u1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u2/u11/u2/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[2].u1/g1[14].u1/u1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.179ns (routing 0.314ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.345ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.179     1.326    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.365 r  u2/u11/u2/count_reg[7]/Q
                         net (fo=131, routed)         0.144     1.509    u2/u5/g1[2].u1/g1[14].u1/b_addr[7]
    RAMB36_X5Y30         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[14].u1/u1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.393     1.561    u2/u5/g1[2].u1/g1[14].u1/b_clk
    RAMB36_X5Y30         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[14].u1/u1/CLKBWRCLK
                         clock pessimism             -0.114     1.447    
    RAMB36_X5Y30         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.006     1.453    u2/u5/g1[2].u1/g1[14].u1/u1
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u2/u11/u1/r_bram_en_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[2].u1/g1[14].u1/u1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.175ns (routing 0.314ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.345ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.175     1.322    u2/u11/u1/clk
    SLICE_X42Y151        FDCE                                         r  u2/u11/u1/r_bram_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.361 r  u2/u11/u1/r_bram_en_reg/Q
                         net (fo=385, routed)         0.144     1.505    u2/u5/g1[2].u1/g1[14].u1/b_we[0]
    RAMB36_X5Y30         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[14].u1/u1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.393     1.561    u2/u5/g1[2].u1/g1[14].u1/b_clk
    RAMB36_X5Y30         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[14].u1/u1/CLKBWRCLK
                         clock pessimism             -0.114     1.447    
    RAMB36_X5Y30         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.003     1.444    u2/u5/g1[2].u1/g1[14].u1/u1
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u2/u11/u2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[2].u1/g1[14].u1/u1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.039ns (20.745%)  route 0.149ns (79.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.180ns (routing 0.314ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.345ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.180     1.327    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.366 r  u2/u11/u2/count_reg[14]/Q
                         net (fo=130, routed)         0.149     1.515    u2/u5/g1[2].u1/g1[14].u1/b_addr[14]
    RAMB36_X5Y30         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[14].u1/u1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.393     1.561    u2/u5/g1[2].u1/g1[14].u1/b_clk
    RAMB36_X5Y30         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[14].u1/u1/CLKBWRCLK
                         clock pessimism             -0.114     1.447    
    RAMB36_X5Y30         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.006     1.453    u2/u5/g1[2].u1/g1[14].u1/u1
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u2/u11/u1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u1/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.074ns (62.185%)  route 0.045ns (37.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.171ns (routing 0.314ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.345ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.171     1.318    u2/u11/u1/clk
    SLICE_X42Y150        FDCE                                         r  u2/u11/u1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y150        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.357 f  u2/u11/u1/state_reg[0]/Q
                         net (fo=35, routed)          0.029     1.386    u2/u11/u1/Q[0]
    SLICE_X42Y150        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     1.421 r  u2/u11/u1/state[0]_i_1/O
                         net (fo=1, routed)           0.016     1.437    u2/u11/u1/state[0]_i_1_n_0
    SLICE_X42Y150        FDCE                                         r  u2/u11/u1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.307     1.475    u2/u11/u1/clk
    SLICE_X42Y150        FDCE                                         r  u2/u11/u1/state_reg[0]/C
                         clock pessimism             -0.151     1.324    
    SLICE_X42Y150        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.370    u2/u11/u1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.065%)  route 0.083ns (66.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.267ns (routing 0.314ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.345ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.267     1.414    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.455 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.083     1.538    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.409     1.577    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.157     1.420    
    SLICE_X4Y283         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.467    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u2/u11/u2/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.088ns (70.400%)  route 0.037ns (29.600%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.181ns (routing 0.314ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.345ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.181     1.328    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.366 r  u2/u11/u2/count_reg[9]/Q
                         net (fo=131, routed)         0.029     1.395    u2/u11/u1/count_reg[14][9]
    SLICE_X43Y152        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     1.417 r  u2/u11/u1/count[14]_i_6/O
                         net (fo=1, routed)           0.001     1.418    u2/u11/u1/count[14]_i_6_n_0
    SLICE_X43Y152        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.028     1.446 r  u2/u11/u1/count_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.453    u2/u11/u2/D[10]
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.318     1.486    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[10]/C
                         clock pessimism             -0.152     1.334    
    SLICE_X43Y152        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.380    u2/u11/u2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u2/u11/u1/r_bram_en_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[2].u1/g1[14].u1/u1/ADDRENB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.039ns (21.788%)  route 0.140ns (78.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.175ns (routing 0.314ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.345ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.175     1.322    u2/u11/u1/clk
    SLICE_X42Y151        FDCE                                         r  u2/u11/u1/r_bram_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.361 r  u2/u11/u1/r_bram_en_reg/Q
                         net (fo=385, routed)         0.140     1.501    u2/u5/g1[2].u1/g1[14].u1/b_addr_en
    RAMB36_X5Y30         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[14].u1/u1/ADDRENB
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.393     1.561    u2/u5/g1[2].u1/g1[14].u1/b_clk
    RAMB36_X5Y30         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[14].u1/u1/CLKBWRCLK
                         clock pessimism             -0.114     1.447    
    RAMB36_X5Y30         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRENB)
                                                     -0.020     1.427    u2/u5/g1[2].u1/g1[14].u1/u1
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u2/u11/u2/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.078ns (61.905%)  route 0.048ns (38.095%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.181ns (routing 0.314ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.345ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.181     1.328    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.366 r  u2/u11/u2/count_reg[9]/Q
                         net (fo=131, routed)         0.029     1.395    u2/u11/u1/count_reg[14][9]
    SLICE_X43Y152        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.417 r  u2/u11/u1/count[14]_i_13/O
                         net (fo=1, routed)           0.012     1.429    u2/u11/u1/count[14]_i_13_n_0
    SLICE_X43Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.447 r  u2/u11/u1/count_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.454    u2/u11/u2/D[9]
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.318     1.486    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[9]/C
                         clock pessimism             -0.152     1.334    
    SLICE_X43Y152        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.380    u2/u11/u2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u2/u11/u2/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u5/g1[2].u1/g1[14].u1/u1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.038ns (18.905%)  route 0.163ns (81.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.180ns (routing 0.314ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.345ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.180     1.327    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.365 r  u2/u11/u2/count_reg[12]/Q
                         net (fo=131, routed)         0.163     1.528    u2/u5/g1[2].u1/g1[14].u1/b_addr[12]
    RAMB36_X5Y30         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[14].u1/u1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.393     1.561    u2/u5/g1[2].u1/g1[14].u1/b_clk
    RAMB36_X5Y30         RAMB36E2                                     r  u2/u5/g1[2].u1/g1[14].u1/u1/CLKBWRCLK
                         clock pessimism             -0.114     1.447    
    RAMB36_X5Y30         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.006     1.453    u2/u5/g1[2].u1/g1[14].u1/u1
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xvr_rx_clk
Waveform(ns):       { 0.000 3.255 }
Period(ns):         6.510
Sources:            { u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X10Y33       u2/u5/g1[0].u1/g1[0].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X5Y27        u2/u5/g1[0].u1/g1[10].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X7Y21        u2/u5/g1[0].u1/g1[11].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X9Y28        u2/u5/g1[0].u1/g1[12].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X7Y24        u2/u5/g1[0].u1/g1[13].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X6Y30        u2/u5/g1[0].u1/g1[14].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X7Y26        u2/u5/g1[0].u1/g1[15].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X9Y34        u2/u5/g1[0].u1/g1[16].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X9Y32        u2/u5/g1[0].u1/g1[17].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X11Y29       u2/u5/g1[0].u1/g1[18].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X6Y30        u2/u5/g1[0].u1/g1[14].u1/u1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X8Y27        u2/u5/g1[1].u1/g1[5].u1/u1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X5Y18        u2/u5/g1[1].u1/g1[9].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X10Y23       u2/u5/g1[2].u1/g1[31].u1/u1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X6Y21        u2/u5/g1[2].u1/g1[4].u1/u1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X7Y29        u2/u5/g1[2].u1/g1[5].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X6Y35        u2/u5/g1[2].u1/g1[6].u1/u1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X12Y28       u2/u5/g1[3].u1/g1[23].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X12Y29       u2/u5/g1[3].u1/g1[27].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X12Y24       u2/u5/g1[3].u1/g1[31].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X9Y28        u2/u5/g1[0].u1/g1[12].u1/u1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X9Y32        u2/u5/g1[0].u1/g1[17].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X11Y29       u2/u5/g1[0].u1/g1[18].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X11Y32       u2/u5/g1[0].u1/g1[19].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X9Y35        u2/u5/g1[0].u1/g1[28].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X4Y36        u2/u5/g1[0].u1/g1[3].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X7Y25        u2/u5/g1[0].u1/g1[5].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X6Y36        u2/u5/g1[0].u1/g1[6].u1/u1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X8Y22        u2/u5/g1[1].u1/g1[11].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X9Y30        u2/u5/g1[1].u1/g1[27].u1/u1/CLKBWRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.737         0.265       0.472      GTHE4_CHANNEL_X0Y7  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.160       0.599      GTHE4_CHANNEL_X0Y7  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclkpcs_out[0]_1
  To Clock:  rxoutclkpcs_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        2.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.255ns  (rxoutclkpcs_out[0]_1 rise@3.255ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.204ns (40.316%)  route 0.302ns (59.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.488 - 3.255 ) 
    Source Clock Delay      (SCD):    0.389ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.389ns (routing 0.008ns, distribution 0.381ns)
  Clock Net Delay (Destination): 0.233ns (routing 0.005ns, distribution 0.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.389     0.389    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y289         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.468 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.244     0.712    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X1Y289         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     0.837 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.058     0.895    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      3.255     3.255 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.255 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.233     3.488    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.147     3.635    
                         clock uncertainty           -0.035     3.600    
    SLICE_X1Y289         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     3.625    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.625    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.255ns  (rxoutclkpcs_out[0]_1 rise@3.255ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.214ns (44.958%)  route 0.262ns (55.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.233ns = ( 3.488 - 3.255 ) 
    Source Clock Delay      (SCD):    0.389ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.389ns (routing 0.008ns, distribution 0.381ns)
  Clock Net Delay (Destination): 0.233ns (routing 0.005ns, distribution 0.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.389     0.389    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y289         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.468 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.244     0.712    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X1Y289         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     0.847 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.018     0.865    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      3.255     3.255 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.255 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.233     3.488    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.147     3.635    
                         clock uncertainty           -0.035     3.600    
    SLICE_X1Y289         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.625    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.625    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.255ns  (rxoutclkpcs_out[0]_1 rise@3.255ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.080ns (19.560%)  route 0.329ns (80.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.234ns = ( 3.489 - 3.255 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.347ns (routing 0.008ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.234ns (routing 0.005ns, distribution 0.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.347     0.347    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.427 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.329     0.756    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      3.255     3.255 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.255 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.234     3.489    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.190     3.679    
                         clock uncertainty           -0.035     3.644    
    SLICE_X1Y289         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     3.570    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.570    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.255ns  (rxoutclkpcs_out[0]_1 rise@3.255ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.080ns (19.560%)  route 0.329ns (80.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.234ns = ( 3.489 - 3.255 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.347ns (routing 0.008ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.234ns (routing 0.005ns, distribution 0.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.347     0.347    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.427 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.329     0.756    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      3.255     3.255 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.255 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.234     3.489    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.190     3.679    
                         clock uncertainty           -0.035     3.644    
    SLICE_X1Y289         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074     3.570    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.570    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.255ns  (rxoutclkpcs_out[0]_1 rise@3.255ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.080ns (20.566%)  route 0.309ns (79.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.204ns = ( 3.459 - 3.255 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.347ns (routing 0.008ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.204ns (routing 0.005ns, distribution 0.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.347     0.347    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.427 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.309     0.736    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      3.255     3.255 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.255 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.204     3.459    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.134     3.593    
                         clock uncertainty           -0.035     3.558    
    SLICE_X1Y290         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.583    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          3.583    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.255ns  (rxoutclkpcs_out[0]_1 rise@3.255ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.078ns (22.874%)  route 0.263ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.204ns = ( 3.459 - 3.255 ) 
    Source Clock Delay      (SCD):    0.345ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.345ns (routing 0.008ns, distribution 0.337ns)
  Clock Net Delay (Destination): 0.204ns (routing 0.005ns, distribution 0.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.345     0.345    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.423 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.263     0.686    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      3.255     3.255 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.255 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.204     3.459    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.102     3.561    
                         clock uncertainty           -0.035     3.526    
    SLICE_X1Y290         FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     3.551    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.255ns  (rxoutclkpcs_out[0]_1 rise@3.255ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.080ns (22.346%)  route 0.278ns (77.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.204ns = ( 3.459 - 3.255 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.347ns (routing 0.008ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.204ns (routing 0.005ns, distribution 0.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.347     0.347    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.427 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.278     0.705    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      3.255     3.255 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.255 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.204     3.459    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.134     3.593    
                         clock uncertainty           -0.035     3.558    
    SLICE_X1Y290         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.583    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          3.583    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.255ns  (rxoutclkpcs_out[0]_1 rise@3.255ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.077ns (24.601%)  route 0.236ns (75.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.204ns = ( 3.459 - 3.255 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.347ns (routing 0.008ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.204ns (routing 0.005ns, distribution 0.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.347     0.347    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.424 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.236     0.660    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      3.255     3.255 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     3.255 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.204     3.459    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.134     3.593    
                         clock uncertainty           -0.035     3.558    
    SLICE_X1Y290         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.583    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          3.583    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  2.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.706%)  route 0.111ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    0.203ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.203ns (routing 0.005ns, distribution 0.198ns)
  Clock Net Delay (Destination): 0.347ns (routing 0.008ns, distribution 0.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.203     0.203    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     0.262 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.111     0.373    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.347     0.347    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.102     0.245    
    SLICE_X1Y290         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     0.307    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.187ns
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.150ns (routing 0.005ns, distribution 0.145ns)
  Clock Net Delay (Destination): 0.187ns (routing 0.006ns, distribution 0.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.150     0.150    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.189 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.092     0.281    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.187     0.187    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.031     0.156    
    SLICE_X1Y290         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.203    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.062ns (43.972%)  route 0.079ns (56.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.214ns
    Source Clock Delay      (SCD):    0.172ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.172ns (routing 0.005ns, distribution 0.167ns)
  Clock Net Delay (Destination): 0.214ns (routing 0.006ns, distribution 0.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.172     0.172    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y289         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.213 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.073     0.286    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X1Y289         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     0.307 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     0.313    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.214     0.214    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.031     0.183    
    SLICE_X1Y289         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.230    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.490%)  route 0.111ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.187ns
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.150ns (routing 0.005ns, distribution 0.145ns)
  Clock Net Delay (Destination): 0.187ns (routing 0.006ns, distribution 0.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.150     0.150    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.190 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.111     0.301    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.187     0.187    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.031     0.156    
    SLICE_X1Y290         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.203    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.490%)  route 0.114ns (74.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.187ns
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.150ns (routing 0.005ns, distribution 0.145ns)
  Clock Net Delay (Destination): 0.187ns (routing 0.006ns, distribution 0.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.150     0.150    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.189 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.114     0.303    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.187     0.187    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.031     0.156    
    SLICE_X1Y290         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.203    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.064ns (40.506%)  route 0.094ns (59.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.214ns
    Source Clock Delay      (SCD):    0.172ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.172ns (routing 0.005ns, distribution 0.167ns)
  Clock Net Delay (Destination): 0.214ns (routing 0.006ns, distribution 0.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.172     0.172    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y289         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.213 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.073     0.286    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X1Y289         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.309 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.021     0.330    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.214     0.214    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.031     0.183    
    SLICE_X1Y289         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.229    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.061ns (22.846%)  route 0.206ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.391ns
    Source Clock Delay      (SCD):    0.204ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      0.204ns (routing 0.005ns, distribution 0.199ns)
  Clock Net Delay (Destination): 0.391ns (routing 0.008ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.204     0.204    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     0.265 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.206     0.471    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.391     0.391    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.190     0.201    
    SLICE_X1Y289         FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.015     0.186    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Destination:            u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]_1  {rise@0.000ns fall@1.628ns period=3.255ns})
  Path Group:             rxoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0]_1 rise@0.000ns - rxoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.061ns (22.846%)  route 0.206ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.391ns
    Source Clock Delay      (SCD):    0.204ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      0.204ns (routing 0.005ns, distribution 0.199ns)
  Clock Net Delay (Destination): 0.391ns (routing 0.008ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.204     0.204    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y290         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y290         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     0.265 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.206     0.471    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.391     0.391    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y289         FDRE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.190     0.201    
    SLICE_X1Y289         FDRE (Hold_CFF2_SLICEM_C_R)
                                                     -0.015     0.186    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclkpcs_out[0]_1
Waveform(ns):       { 0.000 1.628 }
Period(ns):         3.255
Sources:            { u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         3.255       2.705      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.255       2.705      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.255       2.705      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.255       2.705      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.255       2.705      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.255       2.705      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         3.255       2.705      SLICE_X1Y289  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.255       2.705      SLICE_X1Y289  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.255       2.705      SLICE_X1Y289  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.255       2.705      SLICE_X1Y289  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.628       1.353      SLICE_X1Y289  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.628       1.353      SLICE_X1Y289  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.628       1.353      SLICE_X1Y290  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.628 }
Period(ns):         3.255
Sources:            { u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.290         3.255       1.965      BUFG_GT_X0Y45       u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.290         3.255       1.965      BUFG_GT_X0Y42       u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.563         0.245       0.318      GTHE4_CHANNEL_X0Y7  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.150       0.422      GTHE4_CHANNEL_X0Y7  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  xvr_tx_clk
  To Clock:  xvr_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u4/g1[2].u1/g1[18].u1/u1/RSTREGB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.079ns (1.420%)  route 5.483ns (98.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 8.778 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.055ns (routing 0.529ns, distribution 1.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         5.483     7.963    u2/u4/g1[2].u1/g1[18].u1/b_reg_rst
    RAMB36_X8Y5          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[18].u1/u1/RSTREGB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.055     8.778    u2/u4/g1[2].u1/g1[18].u1/b_clk
    RAMB36_X8Y5          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[18].u1/u1/CLKBWRCLK
                         clock pessimism              0.104     8.882    
                         clock uncertainty           -0.046     8.836    
    RAMB36_X8Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTREGB)
                                                     -0.313     8.523    u2/u4/g1[2].u1/g1[18].u1/u1
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u4/g1[2].u1/g1[25].u1/u1/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.079ns (1.424%)  route 5.470ns (98.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 8.798 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.529ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         5.470     7.950    u2/u4/g1[2].u1/g1[25].u1/b_ram_rst
    RAMB36_X9Y4          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[25].u1/u1/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.075     8.798    u2/u4/g1[2].u1/g1[25].u1/b_clk
    RAMB36_X9Y4          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[25].u1/u1/CLKBWRCLK
                         clock pessimism              0.104     8.902    
                         clock uncertainty           -0.046     8.856    
    RAMB36_X9Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320     8.536    u2/u4/g1[2].u1/g1[25].u1/u1
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u4/g1[2].u1/g1[29].u1/u1/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.079ns (1.436%)  route 5.424ns (98.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 8.772 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.529ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         5.424     7.904    u2/u4/g1[2].u1/g1[29].u1/b_ram_rst
    RAMB36_X8Y6          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[29].u1/u1/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.049     8.772    u2/u4/g1[2].u1/g1[29].u1/b_clk
    RAMB36_X8Y6          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[29].u1/u1/CLKBWRCLK
                         clock pessimism              0.104     8.876    
                         clock uncertainty           -0.046     8.830    
    RAMB36_X8Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320     8.510    u2/u4/g1[2].u1/g1[29].u1/u1
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u4/g1[3].u1/g1[0].u1/u1/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.079ns (1.452%)  route 5.362ns (98.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 8.791 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.529ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         5.362     7.842    u2/u4/g1[3].u1/g1[0].u1/b_ram_rst
    RAMB36_X9Y5          RAMB36E2                                     r  u2/u4/g1[3].u1/g1[0].u1/u1/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.068     8.791    u2/u4/g1[3].u1/g1[0].u1/b_clk
    RAMB36_X9Y5          RAMB36E2                                     r  u2/u4/g1[3].u1/g1[0].u1/u1/CLKBWRCLK
                         clock pessimism              0.104     8.895    
                         clock uncertainty           -0.046     8.849    
    RAMB36_X9Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320     8.529    u2/u4/g1[3].u1/g1[0].u1/u1
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u4/g1[2].u1/g1[29].u1/u1/RSTREGB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.079ns (1.462%)  route 5.324ns (98.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 8.772 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.529ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         5.324     7.804    u2/u4/g1[2].u1/g1[29].u1/b_reg_rst
    RAMB36_X8Y6          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[29].u1/u1/RSTREGB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.049     8.772    u2/u4/g1[2].u1/g1[29].u1/b_clk
    RAMB36_X8Y6          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[29].u1/u1/CLKBWRCLK
                         clock pessimism              0.104     8.876    
                         clock uncertainty           -0.046     8.830    
    RAMB36_X8Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTREGB)
                                                     -0.313     8.517    u2/u4/g1[2].u1/g1[29].u1/u1
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u4/g1[3].u1/g1[21].u1/u1/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.079ns (1.497%)  route 5.199ns (98.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 8.774 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.051ns (routing 0.529ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         5.199     7.679    u2/u4/g1[3].u1/g1[21].u1/b_ram_rst
    RAMB36_X7Y0          RAMB36E2                                     r  u2/u4/g1[3].u1/g1[21].u1/u1/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.051     8.774    u2/u4/g1[3].u1/g1[21].u1/b_clk
    RAMB36_X7Y0          RAMB36E2                                     r  u2/u4/g1[3].u1/g1[21].u1/u1/CLKBWRCLK
                         clock pessimism              0.104     8.878    
                         clock uncertainty           -0.046     8.832    
    RAMB36_X7Y0          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320     8.512    u2/u4/g1[3].u1/g1[21].u1/u1
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u4/g1[3].u1/g1[1].u1/u1/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 0.079ns (1.494%)  route 5.210ns (98.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 8.785 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.529ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         5.210     7.690    u2/u4/g1[3].u1/g1[1].u1/b_ram_rst
    RAMB36_X9Y6          RAMB36E2                                     r  u2/u4/g1[3].u1/g1[1].u1/u1/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.062     8.785    u2/u4/g1[3].u1/g1[1].u1/b_clk
    RAMB36_X9Y6          RAMB36E2                                     r  u2/u4/g1[3].u1/g1[1].u1/u1/CLKBWRCLK
                         clock pessimism              0.104     8.889    
                         clock uncertainty           -0.046     8.843    
    RAMB36_X9Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320     8.523    u2/u4/g1[3].u1/g1[1].u1/u1
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u4/g1[2].u1/g1[20].u1/u1/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.079ns (1.528%)  route 5.091ns (98.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 8.772 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.529ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         5.091     7.571    u2/u4/g1[2].u1/g1[20].u1/b_ram_rst
    RAMB36_X7Y1          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[20].u1/u1/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.049     8.772    u2/u4/g1[2].u1/g1[20].u1/b_clk
    RAMB36_X7Y1          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[20].u1/u1/CLKBWRCLK
                         clock pessimism              0.104     8.876    
                         clock uncertainty           -0.046     8.830    
    RAMB36_X7Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320     8.510    u2/u4/g1[2].u1/g1[20].u1/u1
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u4/g1[2].u1/g1[23].u1/u1/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.079ns (1.563%)  route 4.974ns (98.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 8.770 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.529ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         4.974     7.454    u2/u4/g1[2].u1/g1[23].u1/b_ram_rst
    RAMB36_X7Y2          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[23].u1/u1/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.047     8.770    u2/u4/g1[2].u1/g1[23].u1/b_clk
    RAMB36_X7Y2          RAMB36E2                                     r  u2/u4/g1[2].u1/g1[23].u1/u1/CLKBWRCLK
                         clock pessimism              0.104     8.874    
                         clock uncertainty           -0.046     8.828    
    RAMB36_X7Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320     8.508    u2/u4/g1[2].u1/g1[23].u1/u1
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u4/g1[3].u1/g1[0].u1/u1/RSTREGB
                            (rising edge-triggered cell RAMB36E2 clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.079ns (1.562%)  route 4.978ns (98.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 8.791 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.529ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 f  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         4.978     7.458    u2/u4/g1[3].u1/g1[0].u1/b_reg_rst
    RAMB36_X9Y5          RAMB36E2                                     r  u2/u4/g1[3].u1/g1[0].u1/u1/RSTREGB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.068     8.791    u2/u4/g1[3].u1/g1[0].u1/b_clk
    RAMB36_X9Y5          RAMB36E2                                     r  u2/u4/g1[3].u1/g1[0].u1/u1/CLKBWRCLK
                         clock pessimism              0.104     8.895    
                         clock uncertainty           -0.046     8.849    
    RAMB36_X9Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTREGB)
                                                     -0.313     8.536    u2/u4/g1[3].u1/g1[0].u1/u1
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  1.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u2/u10/u1/r_done_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u7/src_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.187ns (routing 0.313ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.343ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.187     1.333    u2/u10/u1/clk
    SLICE_X41Y159        FDCE                                         r  u2/u10/u1/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y159        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.371 r  u2/u10/u1/r_done_reg/Q
                         net (fo=1, routed)           0.074     1.445    u2/u7/src_in
    SLICE_X41Y159        FDRE                                         r  u2/u7/src_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.330     1.497    u2/u7/src_clk
    SLICE_X41Y159        FDRE                                         r  u2/u7/src_ff_reg/C
                         clock pessimism             -0.152     1.345    
    SLICE_X41Y159        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.391    u2/u7/src_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u2/u10/u1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u1/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.455%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.184ns (routing 0.313ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.343ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.184     1.330    u2/u10/u1/clk
    SLICE_X42Y159        FDCE                                         r  u2/u10/u1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.369 r  u2/u10/u1/state_reg[1]/Q
                         net (fo=38, routed)          0.032     1.401    u2/u10/u1/state[1]
    SLICE_X42Y159        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.434 r  u2/u10/u1/state[2]_i_2/O
                         net (fo=1, routed)           0.006     1.440    u2/u10/u1/state[2]_i_2_n_0
    SLICE_X42Y159        FDCE                                         r  u2/u10/u1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.327     1.494    u2/u10/u1/clk
    SLICE_X42Y159        FDCE                                         r  u2/u10/u1/state_reg[2]/C
                         clock pessimism             -0.158     1.336    
    SLICE_X42Y159        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.383    u2/u10/u1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u2/u10/u1/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u1/r_bram_en_reg/D
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.061ns (50.413%)  route 0.060ns (49.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.184ns (routing 0.313ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.343ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.184     1.330    u2/u10/u1/clk
    SLICE_X42Y159        FDCE                                         r  u2/u10/u1/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.371 f  u2/u10/u1/state_reg[2]/Q
                         net (fo=35, routed)          0.053     1.424    u2/u10/u1/state[2]
    SLICE_X42Y158        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     1.444 r  u2/u10/u1/r_bram_en_i_1/O
                         net (fo=1, routed)           0.007     1.451    u2/u10/u1/c_bram_en
    SLICE_X42Y158        FDCE                                         r  u2/u10/u1/r_bram_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.326     1.493    u2/u10/u1/clk
    SLICE_X42Y158        FDCE                                         r  u2/u10/u1/r_bram_en_reg/C
                         clock pessimism             -0.146     1.347    
    SLICE_X42Y158        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.393    u2/u10/u1/r_bram_en_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u2/u10/u2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.079ns (65.833%)  route 0.041ns (34.167%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.179ns (routing 0.313ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.343ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.179     1.325    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.364 r  u2/u10/u2/count_reg[1]/Q
                         net (fo=131, routed)         0.027     1.391    u2/u10/u1/count_reg[14][1]
    SLICE_X42Y155        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.414 r  u2/u10/u1/count[7]_i_16/O
                         net (fo=1, routed)           0.007     1.421    u2/u10/u1/count[7]_i_16_n_0
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.438 r  u2/u10/u1/count_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.445    u2/u10/u2/D[1]
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.320     1.487    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[1]/C
                         clock pessimism             -0.156     1.331    
    SLICE_X42Y155        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.377    u2/u10/u2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u2/u10/u2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.087ns (71.901%)  route 0.034ns (28.099%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.179ns (routing 0.313ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.343ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.179     1.325    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.364 r  u2/u10/u2/count_reg[1]/Q
                         net (fo=131, routed)         0.027     1.391    u2/u10/u1/count_reg[14][1]
    SLICE_X42Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     1.412 r  u2/u10/u1/count[7]_i_8/O
                         net (fo=1, routed)           0.000     1.412    u2/u10/u1/count[7]_i_8_n_0
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.027     1.439 r  u2/u10/u1/count_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.446    u2/u10/u2/D[2]
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.320     1.487    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[2]/C
                         clock pessimism             -0.156     1.331    
    SLICE_X42Y155        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.377    u2/u10/u2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u2/u10/u1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u1/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.074ns (60.656%)  route 0.048ns (39.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.184ns (routing 0.313ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.343ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.184     1.330    u2/u10/u1/clk
    SLICE_X42Y159        FDCE                                         r  u2/u10/u1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.369 r  u2/u10/u1/state_reg[1]/Q
                         net (fo=38, routed)          0.032     1.401    u2/u10/u1/state[1]
    SLICE_X42Y159        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.436 r  u2/u10/u1/state[1]_i_1/O
                         net (fo=1, routed)           0.016     1.452    u2/u10/u1/state[1]_i_1_n_0
    SLICE_X42Y159        FDCE                                         r  u2/u10/u1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.327     1.494    u2/u10/u1/clk
    SLICE_X42Y159        FDCE                                         r  u2/u10/u1/state_reg[1]/C
                         clock pessimism             -0.158     1.336    
    SLICE_X42Y159        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.382    u2/u10/u1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u2/u10/u2/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.078ns (63.415%)  route 0.045ns (36.585%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.182ns (routing 0.313ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.343ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.182     1.328    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.367 r  u2/u10/u2/count_reg[6]/Q
                         net (fo=131, routed)         0.031     1.398    u2/u10/u1/count_reg[14][6]
    SLICE_X42Y155        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.420 r  u2/u10/u1/count[7]_i_11/O
                         net (fo=1, routed)           0.007     1.427    u2/u10/u1/count[7]_i_11_n_0
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     1.444 r  u2/u10/u1/count_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.007     1.451    u2/u10/u2/D[6]
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.324     1.491    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[6]/C
                         clock pessimism             -0.157     1.334    
    SLICE_X42Y155        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.380    u2/u10/u2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u2/u10/u2/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.086ns (69.355%)  route 0.038ns (30.645%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.179ns (routing 0.313ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.343ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.179     1.325    u2/u10/u2/clk
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.364 r  u2/u10/u2/count_reg[8]/Q
                         net (fo=131, routed)         0.031     1.395    u2/u10/u1/count_reg[14][8]
    SLICE_X42Y156        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.020     1.415 r  u2/u10/u1/count[14]_i_13/O
                         net (fo=1, routed)           0.000     1.415    u2/u10/u1/count[14]_i_13_n_0
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.027     1.442 r  u2/u10/u1/count_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.007     1.449    u2/u10/u2/D[9]
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.321     1.488    u2/u10/u2/clk
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[9]/C
                         clock pessimism             -0.157     1.331    
    SLICE_X42Y156        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.377    u2/u10/u2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u2/u10/u2/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.079ns (63.710%)  route 0.045ns (36.290%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.182ns (routing 0.313ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.343ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.182     1.328    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.367 r  u2/u10/u2/count_reg[7]/Q
                         net (fo=131, routed)         0.030     1.397    u2/u10/u1/count_reg[14][7]
    SLICE_X42Y155        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.420 r  u2/u10/u1/count[7]_i_10/O
                         net (fo=1, routed)           0.008     1.428    u2/u10/u1/count[7]_i_10_n_0
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.445 r  u2/u10/u1/count_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.452    u2/u10/u2/D[7]
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.324     1.491    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[7]/C
                         clock pessimism             -0.157     1.334    
    SLICE_X42Y155        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.380    u2/u10/u2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u2/u10/u2/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             xvr_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.079ns (63.200%)  route 0.046ns (36.800%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.179ns (routing 0.313ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.343ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.179     1.325    u2/u10/u2/clk
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.364 r  u2/u10/u2/count_reg[8]/Q
                         net (fo=131, routed)         0.031     1.395    u2/u10/u1/count_reg[14][8]
    SLICE_X42Y156        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.417 r  u2/u10/u1/count[14]_i_20/O
                         net (fo=1, routed)           0.008     1.425    u2/u10/u1/count[14]_i_20_n_0
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     1.443 r  u2/u10/u1/count_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.007     1.450    u2/u10/u2/D[8]
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.321     1.488    u2/u10/u2/clk
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[8]/C
                         clock pessimism             -0.157     1.331    
    SLICE_X42Y156        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.377    u2/u10/u2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xvr_tx_clk
Waveform(ns):       { 0.000 3.255 }
Period(ns):         6.510
Sources:            { u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X11Y40       u2/u4/g1[1].u1/g1[3].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X11Y42       u2/u4/g1[1].u1/g1[4].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X10Y38       u2/u4/g1[1].u1/g1[5].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X10Y41       u2/u4/g1[1].u1/g1[6].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X8Y16        u2/u4/g1[1].u1/g1[7].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X6Y11        u2/u4/g1[1].u1/g1[8].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X6Y13        u2/u4/g1[1].u1/g1[9].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X8Y7         u2/u4/g1[2].u1/g1[0].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X5Y8         u2/u4/g1[2].u1/g1[10].u1/u1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.355         6.510       5.155      RAMB36_X6Y6         u2/u4/g1[2].u1/g1[11].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X10Y10       u2/u4/g1[2].u1/g1[2].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X7Y5         u2/u4/g1[3].u1/g1[18].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X7Y0         u2/u4/g1[3].u1/g1[21].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X8Y2         u2/u4/g1[3].u1/g1[23].u1/u1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X7Y13        u2/u4/g1[0].u1/g1[20].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X10Y11       u2/u4/g1[0].u1/g1[31].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X8Y18        u2/u4/g1[0].u1/g1[7].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X10Y15       u2/u4/g1[1].u1/g1[27].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X8Y16        u2/u4/g1[1].u1/g1[7].u1/u1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X6Y13        u2/u4/g1[1].u1/g1[9].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X11Y40       u2/u4/g1[1].u1/g1[3].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X5Y6         u2/u4/g1[2].u1/g1[14].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X5Y2         u2/u4/g1[2].u1/g1[17].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X8Y5         u2/u4/g1[2].u1/g1[18].u1/u1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X9Y7         u2/u4/g1[2].u1/g1[1].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X5Y1         u2/u4/g1[2].u1/g1[21].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X7Y2         u2/u4/g1[2].u1/g1[23].u1/u1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X12Y10       u2/u4/g1[2].u1/g1[24].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X9Y4         u2/u4/g1[2].u1/g1[25].u1/u1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.542         3.255       2.713      RAMB36_X12Y17       u2/u4/g1[2].u1/g1[28].u1/u1/CLKBWRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.751         0.277       0.474      GTHE4_CHANNEL_X0Y7  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.167       0.616      GTHE4_CHANNEL_X0Y7  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 u2/u20/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclk_out[0] rise@6.510ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.229ns (20.265%)  route 0.901ns (79.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.550 - 6.510 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.076ns (routing 1.052ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.954ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.076     2.318    u2/u20/u2/dest_clk
    SLICE_X41Y165        FDRE                                         r  u2/u20/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.397 r  u2/u20/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.209     2.606    u2/u20/ext_en
    SLICE_X41Y165        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.756 r  u2/u20/ext_cnt[0]_i_1__2/O
                         net (fo=32, routed)          0.692     3.448    u2/u20/ext_cnt_clr__0
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     6.608    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.722 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.828     8.550    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[24]/C
                         clock pessimism              0.225     8.775    
                         clock uncertainty           -0.046     8.729    
    SLICE_X42Y168        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     8.655    u2/u20/ext_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 u2/u20/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclk_out[0] rise@6.510ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.229ns (20.265%)  route 0.901ns (79.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.550 - 6.510 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.076ns (routing 1.052ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.954ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.076     2.318    u2/u20/u2/dest_clk
    SLICE_X41Y165        FDRE                                         r  u2/u20/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.397 r  u2/u20/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.209     2.606    u2/u20/ext_en
    SLICE_X41Y165        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.756 r  u2/u20/ext_cnt[0]_i_1__2/O
                         net (fo=32, routed)          0.692     3.448    u2/u20/ext_cnt_clr__0
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     6.608    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.722 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.828     8.550    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[25]/C
                         clock pessimism              0.225     8.775    
                         clock uncertainty           -0.046     8.729    
    SLICE_X42Y168        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     8.655    u2/u20/ext_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 u2/u20/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclk_out[0] rise@6.510ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.229ns (20.265%)  route 0.901ns (79.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.550 - 6.510 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.076ns (routing 1.052ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.954ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.076     2.318    u2/u20/u2/dest_clk
    SLICE_X41Y165        FDRE                                         r  u2/u20/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.397 r  u2/u20/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.209     2.606    u2/u20/ext_en
    SLICE_X41Y165        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.756 r  u2/u20/ext_cnt[0]_i_1__2/O
                         net (fo=32, routed)          0.692     3.448    u2/u20/ext_cnt_clr__0
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     6.608    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.722 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.828     8.550    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[26]/C
                         clock pessimism              0.225     8.775    
                         clock uncertainty           -0.046     8.729    
    SLICE_X42Y168        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     8.655    u2/u20/ext_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 u2/u20/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclk_out[0] rise@6.510ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.229ns (20.265%)  route 0.901ns (79.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.550 - 6.510 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.076ns (routing 1.052ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.954ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.076     2.318    u2/u20/u2/dest_clk
    SLICE_X41Y165        FDRE                                         r  u2/u20/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.397 r  u2/u20/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.209     2.606    u2/u20/ext_en
    SLICE_X41Y165        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.756 r  u2/u20/ext_cnt[0]_i_1__2/O
                         net (fo=32, routed)          0.692     3.448    u2/u20/ext_cnt_clr__0
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     6.608    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.722 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.828     8.550    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[27]/C
                         clock pessimism              0.225     8.775    
                         clock uncertainty           -0.046     8.729    
    SLICE_X42Y168        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     8.655    u2/u20/ext_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 u2/u20/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclk_out[0] rise@6.510ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.229ns (20.283%)  route 0.900ns (79.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 8.552 - 6.510 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.076ns (routing 1.052ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.954ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.076     2.318    u2/u20/u2/dest_clk
    SLICE_X41Y165        FDRE                                         r  u2/u20/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.397 r  u2/u20/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.209     2.606    u2/u20/ext_en
    SLICE_X41Y165        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.756 r  u2/u20/ext_cnt[0]_i_1__2/O
                         net (fo=32, routed)          0.691     3.447    u2/u20/ext_cnt_clr__0
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     6.608    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.722 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.830     8.552    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[28]/C
                         clock pessimism              0.225     8.777    
                         clock uncertainty           -0.046     8.731    
    SLICE_X42Y168        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     8.657    u2/u20/ext_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 u2/u20/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclk_out[0] rise@6.510ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.229ns (20.283%)  route 0.900ns (79.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 8.552 - 6.510 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.076ns (routing 1.052ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.954ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.076     2.318    u2/u20/u2/dest_clk
    SLICE_X41Y165        FDRE                                         r  u2/u20/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.397 r  u2/u20/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.209     2.606    u2/u20/ext_en
    SLICE_X41Y165        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.756 r  u2/u20/ext_cnt[0]_i_1__2/O
                         net (fo=32, routed)          0.691     3.447    u2/u20/ext_cnt_clr__0
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     6.608    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.722 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.830     8.552    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[29]/C
                         clock pessimism              0.225     8.777    
                         clock uncertainty           -0.046     8.731    
    SLICE_X42Y168        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     8.657    u2/u20/ext_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 u2/u20/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclk_out[0] rise@6.510ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.229ns (20.283%)  route 0.900ns (79.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 8.552 - 6.510 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.076ns (routing 1.052ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.954ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.076     2.318    u2/u20/u2/dest_clk
    SLICE_X41Y165        FDRE                                         r  u2/u20/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.397 r  u2/u20/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.209     2.606    u2/u20/ext_en
    SLICE_X41Y165        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.756 r  u2/u20/ext_cnt[0]_i_1__2/O
                         net (fo=32, routed)          0.691     3.447    u2/u20/ext_cnt_clr__0
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     6.608    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.722 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.830     8.552    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[30]/C
                         clock pessimism              0.225     8.777    
                         clock uncertainty           -0.046     8.731    
    SLICE_X42Y168        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074     8.657    u2/u20/ext_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 u2/u20/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclk_out[0] rise@6.510ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.229ns (20.283%)  route 0.900ns (79.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 8.552 - 6.510 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.076ns (routing 1.052ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.954ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.076     2.318    u2/u20/u2/dest_clk
    SLICE_X41Y165        FDRE                                         r  u2/u20/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.397 r  u2/u20/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.209     2.606    u2/u20/ext_en
    SLICE_X41Y165        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.756 r  u2/u20/ext_cnt[0]_i_1__2/O
                         net (fo=32, routed)          0.691     3.447    u2/u20/ext_cnt_clr__0
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     6.608    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.722 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.830     8.552    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[31]/C
                         clock pessimism              0.225     8.777    
                         clock uncertainty           -0.046     8.731    
    SLICE_X42Y168        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     8.657    u2/u20/ext_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 u2/u20/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclk_out[0] rise@6.510ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.229ns (23.929%)  route 0.728ns (76.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 8.549 - 6.510 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.076ns (routing 1.052ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.954ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.076     2.318    u2/u20/u2/dest_clk
    SLICE_X41Y165        FDRE                                         r  u2/u20/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.397 r  u2/u20/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.209     2.606    u2/u20/ext_en
    SLICE_X41Y165        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.756 r  u2/u20/ext_cnt[0]_i_1__2/O
                         net (fo=32, routed)          0.519     3.275    u2/u20/ext_cnt_clr__0
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     6.608    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.722 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.827     8.549    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[10]/C
                         clock pessimism              0.225     8.774    
                         clock uncertainty           -0.046     8.728    
    SLICE_X42Y166        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     8.654    u2/u20/ext_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 u2/u20/u2/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclk_out[0] rise@6.510ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.229ns (23.929%)  route 0.728ns (76.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 8.549 - 6.510 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.076ns (routing 1.052ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.954ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          2.076     2.318    u2/u20/u2/dest_clk
    SLICE_X41Y165        FDRE                                         r  u2/u20/u2/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.397 r  u2/u20/u2/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.209     2.606    u2/u20/ext_en
    SLICE_X41Y165        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.756 r  u2/u20/ext_cnt[0]_i_1__2/O
                         net (fo=32, routed)          0.519     3.275    u2/u20/ext_cnt_clr__0
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.098     6.608    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.722 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.827     8.549    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[11]/C
                         clock pessimism              0.225     8.774    
                         clock uncertainty           -0.046     8.728    
    SLICE_X42Y166        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     8.654    u2/u20/ext_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  5.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u2/u20/ext_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.132ns (routing 0.574ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.638ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.132     1.278    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.317 r  u2/u20/ext_cnt_reg[11]/Q
                         net (fo=2, routed)           0.048     1.365    u2/u20/ext_cnt_reg[11]
    SLICE_X42Y166        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.382 r  u2/u20/ext_cnt_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.007     1.389    u2/u20/ext_cnt_reg[8]_i_1__2_n_12
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.278     1.445    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[11]/C
                         clock pessimism             -0.161     1.284    
    SLICE_X42Y166        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.330    u2/u20/ext_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u2/u20/ext_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.132ns (routing 0.574ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.638ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.132     1.278    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y168        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.317 r  u2/u20/ext_cnt_reg[27]/Q
                         net (fo=2, routed)           0.048     1.365    u2/u20/ext_cnt_reg[27]
    SLICE_X42Y168        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.382 r  u2/u20/ext_cnt_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.007     1.389    u2/u20/ext_cnt_reg[24]_i_1__2_n_12
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.278     1.445    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[27]/C
                         clock pessimism             -0.161     1.284    
    SLICE_X42Y168        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.330    u2/u20/ext_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u2/u20/ext_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.132ns (routing 0.574ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.638ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.132     1.278    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y167        FDRE                                         r  u2/u20/ext_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y167        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.317 r  u2/u20/ext_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     1.366    u2/u20/ext_cnt_reg[17]
    SLICE_X42Y167        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.383 r  u2/u20/ext_cnt_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.007     1.390    u2/u20/ext_cnt_reg[16]_i_1__2_n_14
    SLICE_X42Y167        FDRE                                         r  u2/u20/ext_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.278     1.445    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y167        FDRE                                         r  u2/u20/ext_cnt_reg[17]/C
                         clock pessimism             -0.161     1.284    
    SLICE_X42Y167        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.330    u2/u20/ext_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u2/u20/ext_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.134ns (routing 0.574ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.638ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.134     1.280    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y165        FDRE                                         r  u2/u20/ext_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.319 r  u2/u20/ext_cnt_reg[1]/Q
                         net (fo=2, routed)           0.049     1.368    u2/u20/ext_cnt_reg[1]
    SLICE_X42Y165        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.385 r  u2/u20/ext_cnt_reg[0]_i_2__2/O[1]
                         net (fo=1, routed)           0.007     1.392    u2/u20/ext_cnt_reg[0]_i_2__2_n_14
    SLICE_X42Y165        FDRE                                         r  u2/u20/ext_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.281     1.448    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y165        FDRE                                         r  u2/u20/ext_cnt_reg[1]/C
                         clock pessimism             -0.162     1.286    
    SLICE_X42Y165        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.332    u2/u20/ext_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u2/u20/ext_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.132ns (routing 0.574ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.638ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.132     1.278    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y168        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.317 r  u2/u20/ext_cnt_reg[25]/Q
                         net (fo=2, routed)           0.049     1.366    u2/u20/ext_cnt_reg[25]
    SLICE_X42Y168        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.383 r  u2/u20/ext_cnt_reg[24]_i_1__2/O[1]
                         net (fo=1, routed)           0.007     1.390    u2/u20/ext_cnt_reg[24]_i_1__2_n_14
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.278     1.445    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[25]/C
                         clock pessimism             -0.161     1.284    
    SLICE_X42Y168        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.330    u2/u20/ext_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u2/u20/ext_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.132ns (routing 0.574ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.638ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.132     1.278    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.317 r  u2/u20/ext_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     1.366    u2/u20/ext_cnt_reg[9]
    SLICE_X42Y166        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.383 r  u2/u20/ext_cnt_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.007     1.390    u2/u20/ext_cnt_reg[8]_i_1__2_n_14
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.278     1.445    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[9]/C
                         clock pessimism             -0.161     1.284    
    SLICE_X42Y166        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.330    u2/u20/ext_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u2/u20/ext_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.132ns (routing 0.574ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.638ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.132     1.278    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.317 r  u2/u20/ext_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     1.367    u2/u20/ext_cnt_reg[10]
    SLICE_X42Y166        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.384 r  u2/u20/ext_cnt_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.007     1.391    u2/u20/ext_cnt_reg[8]_i_1__2_n_13
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.278     1.445    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y166        FDRE                                         r  u2/u20/ext_cnt_reg[10]/C
                         clock pessimism             -0.161     1.284    
    SLICE_X42Y166        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.330    u2/u20/ext_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u2/u20/ext_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.132ns (routing 0.574ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.638ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.132     1.278    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y167        FDRE                                         r  u2/u20/ext_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y167        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.317 r  u2/u20/ext_cnt_reg[18]/Q
                         net (fo=2, routed)           0.050     1.367    u2/u20/ext_cnt_reg[18]
    SLICE_X42Y167        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.384 r  u2/u20/ext_cnt_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.007     1.391    u2/u20/ext_cnt_reg[16]_i_1__2_n_13
    SLICE_X42Y167        FDRE                                         r  u2/u20/ext_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.278     1.445    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y167        FDRE                                         r  u2/u20/ext_cnt_reg[18]/C
                         clock pessimism             -0.161     1.284    
    SLICE_X42Y167        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.330    u2/u20/ext_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u2/u20/ext_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.132ns (routing 0.574ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.638ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.132     1.278    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y168        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.317 r  u2/u20/ext_cnt_reg[26]/Q
                         net (fo=2, routed)           0.050     1.367    u2/u20/ext_cnt_reg[26]
    SLICE_X42Y168        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.384 r  u2/u20/ext_cnt_reg[24]_i_1__2/O[2]
                         net (fo=1, routed)           0.007     1.391    u2/u20/ext_cnt_reg[24]_i_1__2_n_13
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.278     1.445    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y168        FDRE                                         r  u2/u20/ext_cnt_reg[26]/C
                         clock pessimism             -0.161     1.284    
    SLICE_X42Y168        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.330    u2/u20/ext_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u2/u20/ext_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u20/ext_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.134ns (routing 0.574ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.638ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.134     1.280    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y165        FDRE                                         r  u2/u20/ext_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.319 r  u2/u20/ext_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     1.369    u2/u20/ext_cnt_reg[2]
    SLICE_X42Y165        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.386 r  u2/u20/ext_cnt_reg[0]_i_2__2/O[2]
                         net (fo=1, routed)           0.007     1.393    u2/u20/ext_cnt_reg[0]_i_2__2_n_13
    SLICE_X42Y165        FDRE                                         r  u2/u20/ext_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=44, routed)          1.281     1.448    u2/u20/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X42Y165        FDRE                                         r  u2/u20/ext_cnt_reg[2]/C
                         clock pessimism             -0.162     1.286    
    SLICE_X42Y165        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.332    u2/u20/ext_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 3.255 }
Period(ns):         6.510
Sources:            { u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.510       4.556      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.510       4.556      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.510       5.220      BUFG_GT_X0Y52       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X17Y256       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X17Y256       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X17Y256       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X17Y256       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X17Y256       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X0Y296        u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         6.510       5.960      SLICE_X0Y296        u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X17Y256       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X17Y256       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X17Y256       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X17Y256       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X17Y256       u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a                      0.275         3.255       2.980      SLICE_X42Y165       u2/u20/ext_cnt_reg[0]/C
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.255       2.375      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X0Y296        u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
High Pulse Width  Fast    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X0Y296        u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
High Pulse Width  Slow    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X0Y296        u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
High Pulse Width  Fast    FDCE/C                   n/a                      0.275         3.255       2.980      SLICE_X0Y296        u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                      0.275         3.255       2.980      SLICE_X42Y165       u2/u20/ext_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                      0.275         3.255       2.980      SLICE_X42Y166       u2/u20/ext_cnt_reg[10]/C
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.009       0.594      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.020       0.717      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.759         0.009       0.750      GTHE4_CHANNEL_X0Y8  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclkpcs_out[0]
  To Clock:  rxoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.980ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclkpcs_out[0] rise@6.510ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.081ns (22.071%)  route 0.286ns (77.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.993ns = ( 7.503 - 6.510 ) 
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.339ns (routing 0.008ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.230ns (routing 0.005ns, distribution 0.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  u2/u12/O
                         net (fo=2, routed)           0.013     0.165    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.934 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.339     1.273    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.354 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.286     1.640    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.596 r  u2/u12/O
                         net (fo=2, routed)           0.010     6.606    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667     7.273 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.230     7.503    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.183     7.686    
                         clock uncertainty           -0.046     7.640    
    SLICE_X1Y305         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     7.566    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclkpcs_out[0] rise@6.510ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.081ns (22.071%)  route 0.286ns (77.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.993ns = ( 7.503 - 6.510 ) 
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.339ns (routing 0.008ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.230ns (routing 0.005ns, distribution 0.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  u2/u12/O
                         net (fo=2, routed)           0.013     0.165    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.934 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.339     1.273    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.354 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.286     1.640    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.596 r  u2/u12/O
                         net (fo=2, routed)           0.010     6.606    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667     7.273 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.230     7.503    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.183     7.686    
                         clock uncertainty           -0.046     7.640    
    SLICE_X1Y305         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074     7.566    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclkpcs_out[0] rise@6.510ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.169ns (35.957%)  route 0.301ns (64.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 7.502 - 6.510 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.374ns (routing 0.008ns, distribution 0.366ns)
  Clock Net Delay (Destination): 0.229ns (routing 0.005ns, distribution 0.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  u2/u12/O
                         net (fo=2, routed)           0.013     0.165    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.934 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.374     1.308    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y305         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.387 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.243     1.630    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X1Y305         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     1.720 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.058     1.778    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.596 r  u2/u12/O
                         net (fo=2, routed)           0.010     6.606    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667     7.273 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.229     7.502    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.307     7.809    
                         clock uncertainty           -0.046     7.763    
    SLICE_X1Y305         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.788    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclkpcs_out[0] rise@6.510ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.080ns (19.370%)  route 0.333ns (80.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 7.471 - 6.510 ) 
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.344ns (routing 0.008ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.198ns (routing 0.005ns, distribution 0.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  u2/u12/O
                         net (fo=2, routed)           0.013     0.165    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.934 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.344     1.278    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.358 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.333     1.691    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.596 r  u2/u12/O
                         net (fo=2, routed)           0.010     6.606    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667     7.273 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.198     7.471    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.277     7.748    
                         clock uncertainty           -0.046     7.702    
    SLICE_X0Y306         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.727    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -1.691    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclkpcs_out[0] rise@6.510ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.175ns (40.138%)  route 0.261ns (59.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 7.502 - 6.510 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.374ns (routing 0.008ns, distribution 0.366ns)
  Clock Net Delay (Destination): 0.229ns (routing 0.005ns, distribution 0.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  u2/u12/O
                         net (fo=2, routed)           0.013     0.165    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.934 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.374     1.308    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y305         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.387 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.243     1.630    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X1Y305         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096     1.726 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.018     1.744    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.596 r  u2/u12/O
                         net (fo=2, routed)           0.010     6.606    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667     7.273 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.229     7.502    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.307     7.809    
                         clock uncertainty           -0.046     7.763    
    SLICE_X1Y305         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     7.788    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclkpcs_out[0] rise@6.510ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.081ns (20.352%)  route 0.317ns (79.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 7.471 - 6.510 ) 
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.339ns (routing 0.008ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.198ns (routing 0.005ns, distribution 0.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  u2/u12/O
                         net (fo=2, routed)           0.013     0.165    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.934 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.339     1.273    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.354 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.317     1.671    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.596 r  u2/u12/O
                         net (fo=2, routed)           0.010     6.606    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667     7.273 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.198     7.471    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.304     7.775    
                         clock uncertainty           -0.046     7.729    
    SLICE_X0Y306         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     7.754    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclkpcs_out[0] rise@6.510ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.080ns (20.888%)  route 0.303ns (79.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 7.471 - 6.510 ) 
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.339ns (routing 0.008ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.198ns (routing 0.005ns, distribution 0.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  u2/u12/O
                         net (fo=2, routed)           0.013     0.165    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.934 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.339     1.273    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.353 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.303     1.656    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.596 r  u2/u12/O
                         net (fo=2, routed)           0.010     6.606    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667     7.273 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.198     7.471    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.304     7.775    
                         clock uncertainty           -0.046     7.729    
    SLICE_X0Y306         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.754    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.510ns  (rxoutclkpcs_out[0] rise@6.510ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.080ns (24.024%)  route 0.253ns (75.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 7.471 - 6.510 ) 
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.339ns (routing 0.008ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.198ns (routing 0.005ns, distribution 0.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  u2/u12/O
                         net (fo=2, routed)           0.013     0.165    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.934 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.339     1.273    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.353 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.253     1.606    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      6.510     6.510 r  
    GTHE4_COMMON_X0Y2                                 0.000     6.510 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.510    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.596 r  u2/u12/O
                         net (fo=2, routed)           0.010     6.606    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667     7.273 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.198     7.471    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.304     7.775    
                         clock uncertainty           -0.046     7.729    
    SLICE_X0Y306         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     7.754    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  6.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.061ns (28.505%)  route 0.153ns (71.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      0.198ns (routing 0.005ns, distribution 0.193ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.008ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  u2/u12/O
                         net (fo=2, routed)           0.010     0.096    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667     0.763 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.198     0.961    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.022 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.153     1.175    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  u2/u12/O
                         net (fo=2, routed)           0.013     0.165    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.934 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.375     1.309    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.183     1.126    
    SLICE_X1Y305         FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.015     1.111    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.061ns (28.505%)  route 0.153ns (71.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      0.198ns (routing 0.005ns, distribution 0.193ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.008ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  u2/u12/O
                         net (fo=2, routed)           0.010     0.096    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667     0.763 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.198     0.961    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.022 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.153     1.175    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  u2/u12/O
                         net (fo=2, routed)           0.013     0.165    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.934 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.375     1.309    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.183     1.126    
    SLICE_X1Y305         FDRE (Hold_CFF2_SLICEM_C_R)
                                                     -0.015     1.111    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.062ns (44.604%)  route 0.077ns (55.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.168ns (routing 0.005ns, distribution 0.163ns)
  Clock Net Delay (Destination): 0.212ns (routing 0.006ns, distribution 0.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  u2/u12/O
                         net (fo=2, routed)           0.008     0.091    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.523 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.168     0.691    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y305         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.732 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.071     0.803    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X1Y305         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     0.824 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     0.830    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  u2/u12/O
                         net (fo=2, routed)           0.010     0.137    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.633 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.212     0.845    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.142     0.703    
    SLICE_X1Y305         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.750    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.040ns (27.972%)  route 0.103ns (72.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.147ns (routing 0.005ns, distribution 0.142ns)
  Clock Net Delay (Destination): 0.186ns (routing 0.006ns, distribution 0.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  u2/u12/O
                         net (fo=2, routed)           0.008     0.091    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.523 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.147     0.670    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.710 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.103     0.813    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  u2/u12/O
                         net (fo=2, routed)           0.010     0.137    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.633 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.186     0.819    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.143     0.676    
    SLICE_X0Y306         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.723    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.027%)  route 0.108ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.147ns (routing 0.005ns, distribution 0.142ns)
  Clock Net Delay (Destination): 0.186ns (routing 0.006ns, distribution 0.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  u2/u12/O
                         net (fo=2, routed)           0.008     0.091    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.523 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.147     0.670    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.710 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.108     0.818    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  u2/u12/O
                         net (fo=2, routed)           0.010     0.137    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.633 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.186     0.819    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.143     0.676    
    SLICE_X0Y306         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.723    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.064ns (41.026%)  route 0.092ns (58.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.168ns (routing 0.005ns, distribution 0.163ns)
  Clock Net Delay (Destination): 0.212ns (routing 0.006ns, distribution 0.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  u2/u12/O
                         net (fo=2, routed)           0.008     0.091    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.523 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.168     0.691    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y305         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.732 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.071     0.803    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X1Y305         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.826 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.021     0.847    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  u2/u12/O
                         net (fo=2, routed)           0.010     0.137    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.633 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.212     0.845    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y305         FDRE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.142     0.703    
    SLICE_X1Y305         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.749    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.150ns (routing 0.005ns, distribution 0.145ns)
  Clock Net Delay (Destination): 0.186ns (routing 0.006ns, distribution 0.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  u2/u12/O
                         net (fo=2, routed)           0.008     0.091    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.523 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.150     0.673    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.712 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.129     0.841    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  u2/u12/O
                         net (fo=2, routed)           0.010     0.137    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.633 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.186     0.819    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.138     0.681    
    SLICE_X0Y306         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.728    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.040ns (21.978%)  route 0.142ns (78.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.147ns (routing 0.005ns, distribution 0.142ns)
  Clock Net Delay (Destination): 0.186ns (routing 0.006ns, distribution 0.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  u2/u12/O
                         net (fo=2, routed)           0.008     0.091    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.523 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.147     0.670    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y306         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.710 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.142     0.852    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  xvr_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u2/xvr_refclk_in_p
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  u2/u12/O
                         net (fo=2, routed)           0.010     0.137    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.633 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X0Y5 (CLOCK_ROOT)    net (fo=10, routed)          0.186     0.819    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y306         FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.143     0.676    
    SLICE_X0Y306         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.723    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclkpcs_out[0]
Waveform(ns):       { 0.000 3.255 }
Period(ns):         6.510
Sources:            { u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.510       5.960      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.510       5.960      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.510       5.960      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.510       5.960      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.510       5.960      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.510       5.960      SLICE_X0Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.510       5.960      SLICE_X1Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.510       5.960      SLICE_X1Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.510       5.960      SLICE_X1Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.510       5.960      SLICE_X1Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.255       2.980      SLICE_X1Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.255       2.980      SLICE_X1Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y306  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.255       2.980      SLICE_X0Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.255       2.980      SLICE_X1Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.255       2.980      SLICE_X1Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.255       2.980      SLICE_X1Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.255       2.980      SLICE_X1Y305  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.037ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.988ns  (logic 0.079ns (7.996%)  route 0.909ns (92.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y197                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/C
    SLICE_X21Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/Q
                         net (fo=24, routed)          0.909     0.988    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id0_in[1]
    SLICE_X20Y200        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X20Y200        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.771ns  (logic 0.080ns (10.376%)  route 0.691ns (89.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y197                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/C
    SLICE_X22Y197        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/Q
                         net (fo=23, routed)          0.691     0.771    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id0_in[0]
    SLICE_X20Y196        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X20Y196        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.767ns  (logic 0.078ns (10.169%)  route 0.689ns (89.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y197                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
    SLICE_X22Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/Q
                         net (fo=24, routed)          0.689     0.767    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id0_in[3]
    SLICE_X20Y200        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X20Y200        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.728ns  (logic 0.079ns (10.852%)  route 0.649ns (89.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
    SLICE_X24Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/Q
                         net (fo=10, routed)          0.649     0.728    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/dbg_ids0[0]
    SLICE_X24Y215        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X24Y215        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.690ns  (logic 0.078ns (11.304%)  route 0.612ns (88.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y197                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/C
    SLICE_X22Y197        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/Q
                         net (fo=24, routed)          0.612     0.690    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id0_in[4]
    SLICE_X20Y200        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X20Y200        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.675ns  (logic 0.079ns (11.704%)  route 0.596ns (88.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y186                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
    SLICE_X35Y186        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/Q
                         net (fo=24, routed)          0.596     0.675    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id0_in[3]
    SLICE_X35Y191        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X35Y191        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.649ns  (logic 0.078ns (12.018%)  route 0.571ns (87.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y186                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[5]/C
    SLICE_X35Y186        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[5]/Q
                         net (fo=24, routed)          0.571     0.649    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/dbg_ids0[0]
    SLICE_X35Y190        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X35Y190        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.602ns  (logic 0.078ns (12.957%)  route 0.524ns (87.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y197                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/C
    SLICE_X22Y197        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/Q
                         net (fo=24, routed)          0.524     0.602    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id0_in[2]
    SLICE_X21Y201        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X21Y201        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.594ns  (logic 0.079ns (13.300%)  route 0.515ns (86.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[4]/C
    SLICE_X24Y212        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[4]/Q
                         net (fo=10, routed)          0.515     0.594    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id0_in[3]
    SLICE_X26Y214        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y214        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.543ns  (logic 0.078ns (14.365%)  route 0.465ns (85.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y197                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[5]/C
    SLICE_X22Y197        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[5]/Q
                         net (fo=24, routed)          0.465     0.543    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/dbg_ids0[0]
    SLICE_X20Y200        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X20Y200        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  3.482    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       49.591ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.434ns  (logic 0.079ns (18.203%)  route 0.355ns (81.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y130                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X47Y130        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.355     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X44Y130        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 49.591    

Slack (MET) :             49.626ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.399ns  (logic 0.079ns (19.799%)  route 0.320ns (80.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y130                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X47Y130        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.320     0.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X44Y130        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                 49.626    

Slack (MET) :             49.633ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.392ns  (logic 0.076ns (19.388%)  route 0.316ns (80.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X44Y121        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.316     0.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X43Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X43Y121        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                 49.633    

Slack (MET) :             49.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.341ns  (logic 0.078ns (22.874%)  route 0.263ns (77.126%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y121        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.263     0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X43Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X43Y121        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                 49.684    

Slack (MET) :             49.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.319ns  (logic 0.079ns (24.765%)  route 0.240ns (75.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X45Y122        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.240     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X43Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X43Y122        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                 49.706    

Slack (MET) :             49.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.315ns  (logic 0.079ns (25.079%)  route 0.236ns (74.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y130                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y130        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.236     0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X44Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X44Y130        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                 49.710    

Slack (MET) :             49.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.284ns  (logic 0.081ns (28.521%)  route 0.203ns (71.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y131        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.203     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X47Y129        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                 49.741    

Slack (MET) :             49.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.251ns  (logic 0.079ns (31.474%)  route 0.172ns (68.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y121        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.172     0.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X43Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X43Y121        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                 49.774    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.643ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.382ns  (logic 0.081ns (21.204%)  route 0.301ns (78.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y200                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X24Y200        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=3, routed)           0.301     0.382    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]_0
    SLICE_X24Y200        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X24Y200        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             9.134ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/frame_align_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/up_status_latency_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.891ns  (logic 0.079ns (8.866%)  route 0.812ns (91.134%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y252                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/frame_align_reg[1]/C
    SLICE_X8Y252         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/frame_align_reg[1]/Q
                         net (fo=37, routed)          0.812     0.891    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/core_status_lane_latency[1]
    SLICE_X11Y241        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/up_status_latency_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y241        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/up_status_latency_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  9.134    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.878ns  (logic 0.307ns (34.966%)  route 0.571ns (65.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y238                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC_D1/CLK
    SLICE_X16Y238        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.571     0.878    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0[5]
    SLICE_X19Y241        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y241        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  9.147    

Slack (MET) :             9.243ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.782ns  (logic 0.288ns (36.829%)  route 0.494ns (63.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y238                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC/CLK
    SLICE_X16Y238        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     0.288 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC/O
                         net (fo=1, routed)           0.494     0.782    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0[4]
    SLICE_X15Y240        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y240        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  9.243    

Slack (MET) :             9.246ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.779ns  (logic 0.301ns (38.639%)  route 0.478ns (61.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y240                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAMD_D1/CLK
    SLICE_X19Y240        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     0.301 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAMD_D1/O
                         net (fo=1, routed)           0.478     0.779    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0[21]
    SLICE_X18Y243        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y243        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  9.246    

Slack (MET) :             9.257ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.768ns  (logic 0.288ns (37.500%)  route 0.480ns (62.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y240                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAME/CLK
    SLICE_X13Y240        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     0.288 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAME/O
                         net (fo=1, routed)           0.480     0.768    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata0__0[8]
    SLICE_X15Y239        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y239        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  9.257    

Slack (MET) :             9.268ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.757ns  (logic 0.307ns (40.555%)  route 0.450ns (59.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y240                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMB_D1/CLK
    SLICE_X16Y240        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMB_D1/O
                         net (fo=1, routed)           0.450     0.757    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0[31]
    SLICE_X20Y241        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y241        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  9.268    

Slack (MET) :             9.303ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.722ns  (logic 0.289ns (40.028%)  route 0.433ns (59.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y238                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMA/CLK
    SLICE_X16Y238        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     0.289 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMA/O
                         net (fo=1, routed)           0.433     0.722    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0[0]
    SLICE_X18Y239        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y239        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  9.303    

Slack (MET) :             9.319ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.706ns  (logic 0.289ns (40.935%)  route 0.417ns (59.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y240                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMA/CLK
    SLICE_X13Y240        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     0.289 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMA/O
                         net (fo=1, routed)           0.417     0.706    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata0__0[0]
    SLICE_X18Y239        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y239        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  9.319    

Slack (MET) :             9.324ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.701ns  (logic 0.302ns (43.081%)  route 0.399ns (56.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y240                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAME_D1/CLK
    SLICE_X19Y240        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAME_D1/O
                         net (fo=1, routed)           0.399     0.701    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0[23]
    SLICE_X21Y241        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y241        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  9.324    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.645ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.380ns  (logic 0.081ns (21.316%)  route 0.299ns (78.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y189                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X38Y189        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=3, routed)           0.299     0.380    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]_0
    SLICE_X34Y191        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X34Y191        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.072ns  (logic 0.295ns (27.519%)  route 0.777ns (72.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y271                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMF/CLK
    SLICE_X25Y271        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMF/O
                         net (fo=1, routed)           0.777     1.072    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0[10]
    SLICE_X24Y264        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y264        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.018ns  (logic 0.305ns (29.961%)  route 0.713ns (70.039%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y270                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMA_D1/CLK
    SLICE_X22Y270        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     0.305 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMA_D1/O
                         net (fo=1, routed)           0.713     1.018    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata0__0[29]
    SLICE_X27Y264        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y264        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.996ns  (logic 0.292ns (29.317%)  route 0.704ns (70.683%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y269                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMB/CLK
    SLICE_X22Y269        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     0.292 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMB/O
                         net (fo=1, routed)           0.704     0.996    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata0__0[2]
    SLICE_X27Y267        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y267        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.085ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.940ns  (logic 0.292ns (31.064%)  route 0.648ns (68.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y270                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMB/CLK
    SLICE_X22Y270        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     0.292 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_28_31/RAMB/O
                         net (fo=1, routed)           0.648     0.940    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata0__0[30]
    SLICE_X28Y267        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y267        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  9.085    

Slack (MET) :             9.114ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.911ns  (logic 0.288ns (31.614%)  route 0.623ns (68.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y271                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC/CLK
    SLICE_X25Y271        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     0.288 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC/O
                         net (fo=1, routed)           0.623     0.911    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0[4]
    SLICE_X26Y263        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y263        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  9.114    

Slack (MET) :             9.152ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.873ns  (logic 0.304ns (34.822%)  route 0.569ns (65.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y270                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAMF_D1/CLK
    SLICE_X26Y270        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.304     0.304 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_14_27/RAMF_D1/O
                         net (fo=1, routed)           0.569     0.873    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0[25]
    SLICE_X28Y266        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y266        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  9.152    

Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.836ns  (logic 0.307ns (36.722%)  route 0.529ns (63.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y269                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMB_D1/CLK
    SLICE_X22Y269        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.529     0.836    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata0__0[3]
    SLICE_X26Y264        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y264        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/up_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.834ns  (logic 0.307ns (36.811%)  route 0.527ns (63.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y271                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC_D1/CLK
    SLICE_X25Y271        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.527     0.834    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0[5]
    SLICE_X27Y267        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y267        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  9.191    

Slack (MET) :             9.201ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.824ns  (logic 0.295ns (35.801%)  route 0.529ns (64.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y271                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMG_D1/CLK
    SLICE_X25Y271        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg_0_3_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.529     0.824    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata0[13]
    SLICE_X28Y266        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y266        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/up_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  9.201    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_2
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.687ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.687ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.338ns  (logic 0.080ns (23.669%)  route 0.258ns (76.331%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y353                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
    SLICE_X1Y353         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/Q
                         net (fo=1, routed)           0.258     0.338    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg_n_0_[0]
    SLICE_X1Y351         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y351         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  9.687    

Slack (MET) :             9.708ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.317ns  (logic 0.077ns (24.290%)  route 0.240ns (75.710%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y353                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[1]/C
    SLICE_X1Y353         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[1]/Q
                         net (fo=1, routed)           0.240     0.317    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg_n_0_[1]
    SLICE_X1Y351         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y351         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  9.708    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        3.072ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.854ns  (logic 0.346ns (40.515%)  route 0.508ns (59.485%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y214                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X25Y214        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 f  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=8, routed)           0.349     0.644    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/src_address_eot
    SLICE_X23Y209        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     0.695 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.159     0.854    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X23Y209        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X23Y209        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.854ns  (logic 0.346ns (40.515%)  route 0.508ns (59.485%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y214                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X25Y214        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 f  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=8, routed)           0.349     0.644    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/src_address_eot
    SLICE_X23Y209        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     0.695 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.159     0.854    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X23Y209        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X23Y209        FDSE (Setup_EFF2_SLICEL_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[1]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.854ns  (logic 0.346ns (40.515%)  route 0.508ns (59.485%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y214                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X25Y214        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 f  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=8, routed)           0.349     0.644    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/src_address_eot
    SLICE_X23Y209        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     0.695 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.159     0.854    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X23Y209        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X23Y209        FDSE (Setup_FFF_SLICEL_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[2]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.854ns  (logic 0.346ns (40.515%)  route 0.508ns (59.485%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y214                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X25Y214        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 f  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=8, routed)           0.349     0.644    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/src_address_eot
    SLICE_X23Y209        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     0.695 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.159     0.854    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X23Y209        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X23Y209        FDSE (Setup_FFF2_SLICEL_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[3]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/addr_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.925ns  (logic 0.542ns (58.595%)  route 0.383ns (41.405%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y214                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X25Y214        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 f  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=8, routed)           0.287     0.582    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/src_address_eot
    SLICE_X23Y210        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     0.730 f  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/addr_valid_i_2/O
                         net (fo=1, routed)           0.045     0.775    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/addr_valid_i_2_n_0
    SLICE_X23Y210        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     0.874 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/addr_valid_i_1/O
                         net (fo=1, routed)           0.051     0.925    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/addr_valid_i_1_n_0
    SLICE_X23Y210        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/addr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X23Y210        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/addr_valid_reg
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.857ns  (logic 0.531ns (61.960%)  route 0.326ns (38.040%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y213                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/C
    SLICE_X26Y213        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/Q
                         net (fo=1, routed)           0.258     0.334    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0[16]
    SLICE_X25Y211        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     0.483 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_8/O
                         net (fo=1, routed)           0.016     0.499    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_8_n_0
    SLICE_X25Y211        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.689 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.715    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X25Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     0.831 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_i_2/O[7]
                         net (fo=1, routed)           0.026     0.857    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_i_2_n_8
    SLICE_X25Y212        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X25Y212        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.856ns  (logic 0.531ns (62.033%)  route 0.325ns (37.967%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y213                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/C
    SLICE_X26Y213        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/Q
                         net (fo=1, routed)           0.258     0.334    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0[16]
    SLICE_X25Y211        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     0.483 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_8/O
                         net (fo=1, routed)           0.016     0.499    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_8_n_0
    SLICE_X25Y211        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.689 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.715    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X25Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     0.831 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_i_2/O[5]
                         net (fo=1, routed)           0.025     0.856    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_i_2_n_10
    SLICE_X25Y212        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X25Y212        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[24]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.844ns  (logic 0.518ns (61.374%)  route 0.326ns (38.626%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y213                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/C
    SLICE_X26Y213        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/Q
                         net (fo=1, routed)           0.258     0.334    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0[16]
    SLICE_X25Y211        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     0.483 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_8/O
                         net (fo=1, routed)           0.016     0.499    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_8_n_0
    SLICE_X25Y211        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.689 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.715    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X25Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     0.818 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_i_2/O[6]
                         net (fo=1, routed)           0.026     0.844    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_i_2_n_9
    SLICE_X25Y212        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X25Y212        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[25]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.826ns  (logic 0.501ns (60.654%)  route 0.325ns (39.346%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y213                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/C
    SLICE_X26Y213        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/Q
                         net (fo=1, routed)           0.258     0.334    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0[16]
    SLICE_X25Y211        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     0.483 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_8/O
                         net (fo=1, routed)           0.016     0.499    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_8_n_0
    SLICE_X25Y211        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.689 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.715    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X25Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     0.801 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_i_2/O[4]
                         net (fo=1, routed)           0.025     0.826    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_i_2_n_11
    SLICE_X25Y212        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X25Y212        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[23]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.823ns  (logic 0.497ns (60.389%)  route 0.326ns (39.611%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y213                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/C
    SLICE_X26Y213        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[22]/Q
                         net (fo=1, routed)           0.258     0.334    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0[16]
    SLICE_X25Y211        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     0.483 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_8/O
                         net (fo=1, routed)           0.016     0.499    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_8_n_0
    SLICE_X25Y211        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     0.689 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.715    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X25Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     0.797 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_i_2/O[3]
                         net (fo=1, routed)           0.026     0.823    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_i_2_n_12
    SLICE_X25Y212        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X25Y212        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[22]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  3.202    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        2.980ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.946ns  (logic 0.390ns (41.226%)  route 0.556ns (58.774%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y199                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
    SLICE_X22Y199        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 f  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, routed)           0.301     0.603    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X26Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     0.691 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.255     0.946    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X26Y197        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y197        FDSE (Setup_AFF_SLICEM_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.946ns  (logic 0.390ns (41.226%)  route 0.556ns (58.774%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y199                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
    SLICE_X22Y199        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 f  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, routed)           0.301     0.603    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X26Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     0.691 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.255     0.946    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X26Y197        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y197        FDSE (Setup_AFF2_SLICEM_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.946ns  (logic 0.390ns (41.226%)  route 0.556ns (58.774%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y199                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
    SLICE_X22Y199        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 f  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, routed)           0.301     0.603    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X26Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     0.691 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.255     0.946    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X26Y197        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y197        FDSE (Setup_BFF_SLICEM_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.946ns  (logic 0.390ns (41.226%)  route 0.556ns (58.774%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y199                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
    SLICE_X22Y199        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 f  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, routed)           0.301     0.603    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X26Y197        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     0.691 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.255     0.946    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X26Y197        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y197        FDSE (Setup_BFF2_SLICEM_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.869ns  (logic 0.441ns (50.748%)  route 0.428ns (49.252%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y199                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
    SLICE_X22Y199        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 f  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, routed)           0.297     0.599    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X27Y199        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     0.649 f  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_2/O
                         net (fo=1, routed)           0.082     0.731    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_2_n_0
    SLICE_X27Y198        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     0.820 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_1/O
                         net (fo=1, routed)           0.049     0.869    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_1_n_0
    SLICE_X27Y198        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X27Y198        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.824ns  (logic 0.454ns (55.097%)  route 0.370ns (44.903%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y199                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
    SLICE_X22Y199        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, routed)           0.312     0.614    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X25Y199        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.766 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_i_1/O
                         net (fo=1, routed)           0.058     0.824    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_i_1_n_0
    SLICE_X25Y199        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X25Y199        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/last_reg
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.796ns  (logic 0.552ns (69.347%)  route 0.244ns (30.653%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y202                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
    SLICE_X27Y202        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/Q
                         net (fo=1, routed)           0.153     0.232    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0[3]
    SLICE_X26Y200        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.382 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10/O
                         net (fo=1, routed)           0.013     0.395    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10_n_0
    SLICE_X26Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     0.587 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.613    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X26Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.628 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.654    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X26Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     0.770 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2/O[7]
                         net (fo=1, routed)           0.026     0.796    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2_n_8
    SLICE_X26Y202        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y202        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.795ns  (logic 0.552ns (69.434%)  route 0.243ns (30.566%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y202                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
    SLICE_X27Y202        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/Q
                         net (fo=1, routed)           0.153     0.232    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0[3]
    SLICE_X26Y200        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.382 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10/O
                         net (fo=1, routed)           0.013     0.395    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10_n_0
    SLICE_X26Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     0.587 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.613    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X26Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.628 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.654    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X26Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     0.770 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2/O[5]
                         net (fo=1, routed)           0.025     0.795    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2_n_10
    SLICE_X26Y202        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y202        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[24]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.783ns  (logic 0.539ns (68.838%)  route 0.244ns (31.162%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y202                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
    SLICE_X27Y202        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/Q
                         net (fo=1, routed)           0.153     0.232    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0[3]
    SLICE_X26Y200        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.382 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10/O
                         net (fo=1, routed)           0.013     0.395    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10_n_0
    SLICE_X26Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     0.587 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.613    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X26Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.628 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.654    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X26Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     0.757 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2/O[6]
                         net (fo=1, routed)           0.026     0.783    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2_n_9
    SLICE_X26Y202        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y202        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.765ns  (logic 0.522ns (68.235%)  route 0.243ns (31.765%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y202                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
    SLICE_X27Y202        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/Q
                         net (fo=1, routed)           0.153     0.232    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0[3]
    SLICE_X26Y200        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.382 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10/O
                         net (fo=1, routed)           0.013     0.395    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10_n_0
    SLICE_X26Y200        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     0.587 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.613    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X26Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.628 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.654    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X26Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     0.740 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2/O[4]
                         net (fo=1, routed)           0.025     0.765    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2_n_11
    SLICE_X26Y202        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y202        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[23]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  3.260    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        3.059ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.867ns  (logic 0.399ns (46.021%)  route 0.468ns (53.979%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y189                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
    SLICE_X37Y189        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 f  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, routed)           0.162     0.464    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X38Y185        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     0.561 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.306     0.867    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X39Y185        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y185        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.867ns  (logic 0.399ns (46.021%)  route 0.468ns (53.979%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y189                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
    SLICE_X37Y189        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 f  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, routed)           0.162     0.464    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X38Y185        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     0.561 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.306     0.867    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X39Y185        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y185        FDSE (Setup_EFF2_SLICEL_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.867ns  (logic 0.399ns (46.021%)  route 0.468ns (53.979%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y189                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
    SLICE_X37Y189        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 f  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, routed)           0.162     0.464    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X38Y185        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     0.561 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.306     0.867    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X39Y185        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y185        FDSE (Setup_FFF_SLICEL_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.867ns  (logic 0.399ns (46.021%)  route 0.468ns (53.979%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y189                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
    SLICE_X37Y189        RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     0.302 f  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, routed)           0.162     0.464    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X38Y185        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     0.561 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.306     0.867    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0
    SLICE_X39Y185        FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y185        FDSE (Setup_FFF2_SLICEL_C_S)
                                                     -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.922ns  (logic 0.549ns (59.544%)  route 0.373ns (40.456%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
    SLICE_X38Y193        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/Q
                         net (fo=1, routed)           0.286     0.365    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0[3]
    SLICE_X36Y191        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.514 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10/O
                         net (fo=1, routed)           0.009     0.523    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10_n_0
    SLICE_X36Y191        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.713 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.739    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X36Y192        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.754 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.780    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X36Y193        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     0.896 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2/O[7]
                         net (fo=1, routed)           0.026     0.922    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2_n_8
    SLICE_X36Y193        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X36Y193        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.921ns  (logic 0.549ns (59.609%)  route 0.372ns (40.391%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
    SLICE_X38Y193        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/Q
                         net (fo=1, routed)           0.286     0.365    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0[3]
    SLICE_X36Y191        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.514 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10/O
                         net (fo=1, routed)           0.009     0.523    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10_n_0
    SLICE_X36Y191        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.713 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.739    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X36Y192        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.754 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.780    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X36Y193        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     0.896 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2/O[5]
                         net (fo=1, routed)           0.025     0.921    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2_n_10
    SLICE_X36Y193        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X36Y193        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[24]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.909ns  (logic 0.536ns (58.966%)  route 0.373ns (41.034%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
    SLICE_X38Y193        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/Q
                         net (fo=1, routed)           0.286     0.365    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0[3]
    SLICE_X36Y191        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.514 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10/O
                         net (fo=1, routed)           0.009     0.523    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10_n_0
    SLICE_X36Y191        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.713 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.739    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X36Y192        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.754 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.780    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X36Y193        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     0.883 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2/O[6]
                         net (fo=1, routed)           0.026     0.909    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2_n_9
    SLICE_X36Y193        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X36Y193        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.891ns  (logic 0.519ns (58.249%)  route 0.372ns (41.751%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
    SLICE_X38Y193        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/Q
                         net (fo=1, routed)           0.286     0.365    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0[3]
    SLICE_X36Y191        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.514 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10/O
                         net (fo=1, routed)           0.009     0.523    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10_n_0
    SLICE_X36Y191        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.713 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.739    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X36Y192        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.754 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.780    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X36Y193        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     0.866 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2/O[4]
                         net (fo=1, routed)           0.025     0.891    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2_n_11
    SLICE_X36Y193        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X36Y193        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[23]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.888ns  (logic 0.515ns (57.995%)  route 0.373ns (42.005%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
    SLICE_X38Y193        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/Q
                         net (fo=1, routed)           0.286     0.365    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0[3]
    SLICE_X36Y191        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.514 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10/O
                         net (fo=1, routed)           0.009     0.523    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10_n_0
    SLICE_X36Y191        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.713 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.739    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X36Y192        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     0.754 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.780    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X36Y193        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     0.862 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2/O[3]
                         net (fo=1, routed)           0.026     0.888    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_i_2_n_12
    SLICE_X36Y193        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X36Y193        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[22]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.881ns  (logic 0.534ns (60.613%)  route 0.347ns (39.387%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
    SLICE_X38Y193        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/Q
                         net (fo=1, routed)           0.286     0.365    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0[3]
    SLICE_X36Y191        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.514 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10/O
                         net (fo=1, routed)           0.009     0.523    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_10_n_0
    SLICE_X36Y191        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.713 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.739    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X36Y192        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     0.855 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/O[7]
                         net (fo=1, routed)           0.026     0.881    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_8
    SLICE_X36Y192        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X36Y192        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  3.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.298ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.727ns  (logic 0.080ns (11.004%)  route 0.647ns (88.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y129        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.647     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X47Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y130        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  9.298    

Slack (MET) :             9.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.530ns  (logic 0.077ns (14.528%)  route 0.453ns (85.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X43Y122        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X45Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y122        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  9.495    

Slack (MET) :             9.523ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.502ns  (logic 0.079ns (15.737%)  route 0.423ns (84.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X47Y129        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.423     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X47Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y130        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  9.523    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.371ns  (logic 0.076ns (20.485%)  route 0.295ns (79.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X43Y121        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.295     0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y121        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.340ns  (logic 0.080ns (23.529%)  route 0.260ns (76.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X43Y121        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.260     0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X44Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y121        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  9.685    

Slack (MET) :             9.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.311ns  (logic 0.079ns (25.402%)  route 0.232ns (74.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y129        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.232     0.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X47Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y130        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  9.714    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.310ns  (logic 0.076ns (24.516%)  route 0.234ns (75.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X43Y121        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.234     0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y121        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.232ns  (logic 0.079ns (34.052%)  route 0.153ns (65.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y129        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.153     0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y130        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  9.793    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        2.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.367ns  (logic 0.563ns (41.185%)  route 0.804ns (58.815%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X20Y201        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.284     0.579    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X24Y199        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.702 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.096     0.798    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X24Y200        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.098     0.931    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/m_axis_raddr0
    SLICE_X25Y200        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     1.041 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_dest_valid_hs_i_1/O
                         net (fo=1, routed)           0.326     1.367    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo_n_3
    SLICE_X25Y200        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X25Y200        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.253ns  (logic 0.453ns (36.153%)  route 0.800ns (63.847%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X20Y201        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.284     0.579    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X24Y199        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.702 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.096     0.798    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X24Y200        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.420     1.253    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X28Y201        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X28Y201        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[10]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.253ns  (logic 0.453ns (36.153%)  route 0.800ns (63.847%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X20Y201        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.284     0.579    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X24Y199        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.702 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.096     0.798    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X24Y200        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.420     1.253    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X28Y201        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X28Y201        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[16]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.253ns  (logic 0.453ns (36.153%)  route 0.800ns (63.847%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X20Y201        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.284     0.579    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X24Y199        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.702 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.096     0.798    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X24Y200        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.420     1.253    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X28Y201        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X28Y201        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[1]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.253ns  (logic 0.453ns (36.153%)  route 0.800ns (63.847%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X20Y201        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.284     0.579    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X24Y199        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.702 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.096     0.798    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X24Y200        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.420     1.253    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X28Y201        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X28Y201        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[2]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.327ns  (logic 0.740ns (55.765%)  route 0.587ns (44.235%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X20Y201        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.220     0.515    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X23Y199        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     0.639 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fwd_data[1]_i_1/O
                         net (fo=4, routed)           0.114     0.753    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg_0
    SLICE_X21Y199        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     0.875 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id[1]_i_1/O
                         net (fo=2, routed)           0.148     1.023    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[1]
    SLICE_X21Y199        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.074 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2/O
                         net (fo=1, routed)           0.056     1.130    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2_n_0
    SLICE_X21Y199        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     1.278 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.049     1.327    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
    SLICE_X21Y199        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X21Y199        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.231ns  (logic 0.453ns (36.799%)  route 0.778ns (63.201%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X20Y201        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.284     0.579    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X24Y199        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.702 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.096     0.798    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X24Y200        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.398     1.231    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X26Y205        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y205        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.231ns  (logic 0.453ns (36.799%)  route 0.778ns (63.201%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X20Y201        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.284     0.579    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X24Y199        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.702 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.096     0.798    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X24Y200        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.398     1.231    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X26Y205        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y205        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.231ns  (logic 0.453ns (36.799%)  route 0.778ns (63.201%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X20Y201        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.284     0.579    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X24Y199        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.702 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.096     0.798    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X24Y200        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.398     1.231    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X26Y205        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y205        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.231ns  (logic 0.453ns (36.799%)  route 0.778ns (63.201%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X20Y201        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.284     0.579    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X24Y199        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     0.702 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.096     0.798    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X24Y200        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.398     1.231    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X26Y205        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y205        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  2.708    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        3.048ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.977ns  (logic 0.078ns (7.984%)  route 0.899ns (92.016%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y198                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
    SLICE_X19Y198        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=22, routed)          0.899     0.977    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[3]
    SLICE_X21Y199        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X21Y199        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.754ns  (logic 0.078ns (10.345%)  route 0.676ns (89.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y198                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
    SLICE_X19Y198        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=22, routed)          0.676     0.754    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[2]
    SLICE_X22Y199        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X22Y199        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.713ns  (logic 0.079ns (11.080%)  route 0.634ns (88.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y197                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[4]/C
    SLICE_X21Y197        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[4]/Q
                         net (fo=20, routed)          0.634     0.713    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[4]
    SLICE_X21Y199        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X21Y199        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.585ns  (logic 0.079ns (13.504%)  route 0.506ns (86.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y197                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
    SLICE_X18Y197        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/Q
                         net (fo=22, routed)          0.506     0.585    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[1]
    SLICE_X21Y200        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X21Y200        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.483ns  (logic 0.081ns (16.770%)  route 0.402ns (83.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y197                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
    SLICE_X18Y197        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/Q
                         net (fo=22, routed)          0.402     0.483    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[0]
    SLICE_X22Y199        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X22Y199        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.315ns  (logic 0.078ns (24.762%)  route 0.237ns (75.238%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y199                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/C
    SLICE_X25Y199        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/Q
                         net (fo=3, routed)           0.237     0.315    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]_1
    SLICE_X25Y200        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X25Y200        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.289ns  (logic 0.079ns (27.336%)  route 0.210ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y197                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[5]/C
    SLICE_X21Y197        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[5]/Q
                         net (fo=20, routed)          0.210     0.289    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[5]
    SLICE_X21Y200        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X21Y200        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.243ns  (logic 0.079ns (32.510%)  route 0.164ns (67.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y199                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/m_axis_raddr_reg/C
    SLICE_X27Y199        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/m_axis_raddr_reg/Q
                         net (fo=4, routed)           0.164     0.243    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]_1
    SLICE_X26Y199        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y199        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  3.782    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        2.626ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.314ns  (logic 0.419ns (31.887%)  route 0.895ns (68.113%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y190                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X35Y190        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.227     0.522    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X39Y190        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.557 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.187     0.744    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X38Y189        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.481     1.314    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X33Y198        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X33Y198        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     3.940    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.314ns  (logic 0.419ns (31.887%)  route 0.895ns (68.113%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y190                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X35Y190        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.227     0.522    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X39Y190        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.557 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.187     0.744    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X38Y189        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.481     1.314    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X33Y198        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X33Y198        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     3.940    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[15]
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.314ns  (logic 0.419ns (31.887%)  route 0.895ns (68.113%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y190                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X35Y190        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.227     0.522    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X39Y190        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.557 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.187     0.744    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X38Y189        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.481     1.314    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X33Y198        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X33Y198        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     3.940    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.314ns  (logic 0.419ns (31.887%)  route 0.895ns (68.113%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y190                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X35Y190        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.227     0.522    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X39Y190        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.557 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.187     0.744    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X38Y189        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.481     1.314    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X33Y198        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X33Y198        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     3.940    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[26]
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.250ns  (logic 0.419ns (33.520%)  route 0.831ns (66.480%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y190                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X35Y190        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.227     0.522    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X39Y190        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.557 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.187     0.744    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X38Y189        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.417     1.250    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X35Y197        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X35Y197        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.250ns  (logic 0.419ns (33.520%)  route 0.831ns (66.480%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y190                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X35Y190        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.227     0.522    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X39Y190        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.557 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.187     0.744    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X38Y189        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.417     1.250    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X35Y197        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X35Y197        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[13]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.250ns  (logic 0.419ns (33.520%)  route 0.831ns (66.480%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y190                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X35Y190        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.227     0.522    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X39Y190        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.557 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.187     0.744    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X38Y189        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.417     1.250    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X35Y197        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X35Y197        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[7]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.250ns  (logic 0.419ns (33.520%)  route 0.831ns (66.480%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y190                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X35Y190        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.227     0.522    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X39Y190        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.557 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.187     0.744    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X38Y189        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.417     1.250    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X35Y197        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X35Y197        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     3.939    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[9]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.250ns  (logic 0.419ns (33.520%)  route 0.831ns (66.480%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y190                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X35Y190        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.227     0.522    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X39Y190        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.557 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.187     0.744    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X38Y189        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.417     1.250    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X36Y197        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X36Y197        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     3.940    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.250ns  (logic 0.419ns (33.520%)  route 0.831ns (66.480%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y190                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
    SLICE_X35Y190        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, routed)          0.227     0.522    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X39Y190        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     0.557 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_minus_one[4]_i_1/O
                         net (fo=18, routed)          0.187     0.744    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/SS[0]
    SLICE_X38Y189        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.833 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[26]_i_1/O
                         net (fo=30, routed)          0.417     1.250    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X36Y197        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X36Y197        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     3.940    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  2.690    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        3.277ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.748ns  (logic 0.079ns (10.561%)  route 0.669ns (89.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y184                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
    SLICE_X38Y184        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=22, routed)          0.669     0.748    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[3]
    SLICE_X39Y189        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y189        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.675ns  (logic 0.077ns (11.407%)  route 0.598ns (88.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y182                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
    SLICE_X37Y182        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/Q
                         net (fo=22, routed)          0.598     0.675    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[0]
    SLICE_X39Y190        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y190        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.631ns  (logic 0.080ns (12.678%)  route 0.551ns (87.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y182                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
    SLICE_X37Y182        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/Q
                         net (fo=22, routed)          0.551     0.631    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[1]
    SLICE_X39Y190        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y190        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.620ns  (logic 0.081ns (13.065%)  route 0.539ns (86.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y186                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[5]/C
    SLICE_X38Y186        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[5]/Q
                         net (fo=20, routed)          0.539     0.620    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[5]
    SLICE_X39Y191        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y191        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.507ns  (logic 0.078ns (15.385%)  route 0.429ns (84.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y182                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
    SLICE_X37Y182        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=22, routed)          0.429     0.507    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[2]
    SLICE_X39Y189        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X39Y189        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.475ns  (logic 0.080ns (16.842%)  route 0.395ns (83.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y186                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[4]/C
    SLICE_X38Y186        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[4]/Q
                         net (fo=20, routed)          0.395     0.475    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[4]
    SLICE_X38Y188        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X38Y188        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.335ns  (logic 0.079ns (23.582%)  route 0.256ns (76.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/C
    SLICE_X38Y185        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/Q
                         net (fo=3, routed)           0.256     0.335    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]_1
    SLICE_X38Y189        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X38Y189        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.335ns  (logic 0.079ns (23.582%)  route 0.256ns (76.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y185                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/m_axis_raddr_reg/C
    SLICE_X38Y185        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/m_axis_raddr_reg/Q
                         net (fo=4, routed)           0.256     0.335    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]_1
    SLICE_X38Y188        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X38Y188        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  3.690    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        3.339ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_lid_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[98]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.686ns  (logic 0.204ns (29.738%)  route 0.482ns (70.262%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y357                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_lid_reg[3][2]/C
    SLICE_X7Y357         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_lid_reg[3][2]/Q
                         net (fo=2, routed)           0.433     0.513    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[3][1][2]
    SLICE_X9Y364         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     0.637 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[98]_i_1/O
                         net (fo=1, routed)           0.049     0.686    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[98]_i_1_n_0
    SLICE_X9Y364         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X9Y364         FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[98]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.665ns  (logic 0.231ns (34.737%)  route 0.434ns (65.263%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y360                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[4]/C
    SLICE_X9Y360         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[4]/Q
                         net (fo=5, routed)           0.383     0.464    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][2][28]
    SLICE_X9Y361         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     0.614 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[124]_i_1/O
                         net (fo=1, routed)           0.051     0.665    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[124]_i_1_n_0
    SLICE_X9Y361         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X9Y361         FDSE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[124]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[92]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.653ns  (logic 0.228ns (34.916%)  route 0.425ns (65.084%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y360                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[4]/C
    SLICE_X9Y360         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[4]/Q
                         net (fo=5, routed)           0.379     0.460    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][2][28]
    SLICE_X9Y361         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     0.607 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[92]_i_1/O
                         net (fo=1, routed)           0.046     0.653    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[92]_i_1_n_0
    SLICE_X9Y361         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X9Y361         FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[92]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/up_cfg_beats_per_multiframe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/core_cfg_beats_per_multiframe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.587ns  (logic 0.080ns (13.629%)  route 0.507ns (86.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y346                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/up_cfg_beats_per_multiframe_reg[2]/C
    SLICE_X6Y346         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/up_cfg_beats_per_multiframe_reg[2]/Q
                         net (fo=2, routed)           0.507     0.587    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/up_cfg_octets_per_frame_reg[7]_0[2]
    SLICE_X6Y346         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/core_cfg_beats_per_multiframe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X6Y346         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/core_cfg_beats_per_multiframe_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/core_extra_cfg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.572ns  (logic 0.079ns (13.811%)  route 0.493ns (86.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y347                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[5]/C
    SLICE_X7Y347         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_sysref/up_cfg_lmfc_offset_reg[5]/Q
                         net (fo=2, routed)           0.493     0.572    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/D[5]
    SLICE_X6Y345         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/core_extra_cfg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X6Y345         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/core_extra_cfg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_lid_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[66]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.572ns  (logic 0.112ns (19.580%)  route 0.460ns (80.420%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y355                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_lid_reg[2][2]/C
    SLICE_X7Y355         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_lid_reg[2][2]/Q
                         net (fo=2, routed)           0.410     0.487    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_lid_reg[2][2]
    SLICE_X9Y364         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     0.522 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[66]_i_1/O
                         net (fo=1, routed)           0.050     0.572    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[66]_i_1_n_0
    SLICE_X9Y364         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X9Y364         FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[66]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_f_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.564ns  (logic 0.116ns (20.567%)  route 0.448ns (79.433%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y349                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_f_reg[3]/C
    SLICE_X7Y349         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_f_reg[3]/Q
                         net (fo=2, routed)           0.389     0.468    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[3][1][19]
    SLICE_X7Y349         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     0.505 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[115]_i_1/O
                         net (fo=1, routed)           0.059     0.564    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/p_0_out[115]
    SLICE_X7Y349         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X7Y349         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[115]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.561ns  (logic 0.177ns (31.551%)  route 0.384ns (68.449%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y360                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[2]/C
    SLICE_X12Y360        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[2]/Q
                         net (fo=5, routed)           0.335     0.414    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][2][26]
    SLICE_X12Y362        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     0.512 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[58]_i_1/O
                         net (fo=1, routed)           0.049     0.561    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/p_0_out[58]
    SLICE_X12Y362        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X12Y362        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[58]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.554ns  (logic 0.169ns (30.505%)  route 0.385ns (69.495%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y360                                     0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[2]/C
    SLICE_X12Y360        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[2]/Q
                         net (fo=5, routed)           0.337     0.416    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][2][26]
    SLICE_X12Y362        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     0.506 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[90]_i_1/O
                         net (fo=1, routed)           0.048     0.554    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/p_0_out[90]
    SLICE_X12Y362        FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X12Y362        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[90]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_fchk_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[125]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.551ns  (logic 0.202ns (36.661%)  route 0.349ns (63.339%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y362                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_fchk_reg[3][5]/C
    SLICE_X8Y362         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_fchk_reg[3][5]/Q
                         net (fo=2, routed)           0.300     0.380    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[3][3][29]
    SLICE_X8Y362         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     0.502 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[125]_i_1/O
                         net (fo=1, routed)           0.049     0.551    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[125]_i_1_n_0
    SLICE_X8Y362         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X8Y362         FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[125]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  3.474    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_wdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.105ns (3.027%)  route 3.364ns (96.973%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.397ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.357ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.866     2.029    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y191        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.234     3.340    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.368 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=9730, routed)        2.130     5.498    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/p_0_in
    SLICE_X37Y47         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_wdata_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.603    11.733    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/s_axi_aclk
    SLICE_X37Y47         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_wdata_reg[1]/C
                         clock pessimism              0.077    11.810    
                         clock uncertainty           -0.130    11.680    
    SLICE_X37Y47         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.614    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_wdata_reg[31]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.105ns (3.027%)  route 3.364ns (96.973%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.397ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.357ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.866     2.029    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y191        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.234     3.340    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.368 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=9730, routed)        2.130     5.498    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/p_0_in
    SLICE_X37Y47         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_wdata_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.603    11.733    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/s_axi_aclk
    SLICE_X37Y47         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_wdata_reg[31]/C
                         clock pessimism              0.077    11.810    
                         clock uncertainty           -0.130    11.680    
    SLICE_X37Y47         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.614    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.105ns (3.029%)  route 3.361ns (96.971%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.397ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.357ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.866     2.029    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y191        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.234     3.340    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.368 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=9730, routed)        2.127     5.495    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/p_0_in
    SLICE_X37Y47         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.602    11.732    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/s_axi_aclk
    SLICE_X37Y47         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[13]/C
                         clock pessimism              0.077    11.809    
                         clock uncertainty           -0.130    11.679    
    SLICE_X37Y47         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.613    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[13]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.105ns (3.029%)  route 3.361ns (96.971%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.397ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.357ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.866     2.029    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y191        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.234     3.340    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.368 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=9730, routed)        2.127     5.495    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/p_0_in
    SLICE_X37Y47         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.602    11.732    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/s_axi_aclk
    SLICE_X37Y47         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[1]/C
                         clock pessimism              0.077    11.809    
                         clock uncertainty           -0.130    11.679    
    SLICE_X37Y47         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    11.613    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.105ns (3.029%)  route 3.361ns (96.971%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.397ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.357ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.866     2.029    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y191        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.234     3.340    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.368 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=9730, routed)        2.127     5.495    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/p_0_in
    SLICE_X37Y47         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.602    11.732    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/s_axi_aclk
    SLICE_X37Y47         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[3]/C
                         clock pessimism              0.077    11.809    
                         clock uncertainty           -0.130    11.679    
    SLICE_X37Y47         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    11.613    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.105ns (3.029%)  route 3.361ns (96.971%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.397ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.357ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.866     2.029    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y191        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.234     3.340    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.368 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=9730, routed)        2.127     5.495    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/p_0_in
    SLICE_X37Y47         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.602    11.732    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/s_axi_aclk
    SLICE_X37Y47         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[7]/C
                         clock pessimism              0.077    11.809    
                         clock uncertainty           -0.130    11.679    
    SLICE_X37Y47         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.613    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_edata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.105ns (3.029%)  route 3.361ns (96.971%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.397ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.357ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.866     2.029    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y191        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.234     3.340    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.368 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=9730, routed)        2.127     5.495    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/p_0_in
    SLICE_X37Y47         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.602    11.732    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/s_axi_aclk
    SLICE_X37Y47         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[13]/C
                         clock pessimism              0.077    11.809    
                         clock uncertainty           -0.130    11.679    
    SLICE_X37Y47         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.613    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[13]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.105ns (3.029%)  route 3.361ns (96.971%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.397ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.357ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.866     2.029    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y191        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.234     3.340    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.368 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=9730, routed)        2.127     5.495    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/p_0_in
    SLICE_X37Y47         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.602    11.732    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/s_axi_aclk
    SLICE_X37Y47         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[15]/C
                         clock pessimism              0.077    11.809    
                         clock uncertainty           -0.130    11.679    
    SLICE_X37Y47         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.613    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[15]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.105ns (3.029%)  route 3.361ns (96.971%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.397ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.357ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.866     2.029    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y191        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.234     3.340    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.368 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=9730, routed)        2.127     5.495    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/p_0_in
    SLICE_X37Y47         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.602    11.732    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/s_axi_aclk
    SLICE_X37Y47         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[1]/C
                         clock pessimism              0.077    11.809    
                         clock uncertainty           -0.130    11.679    
    SLICE_X37Y47         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    11.613    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.105ns (3.029%)  route 3.361ns (96.971%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.397ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.357ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.866     2.029    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X67Y191        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.106 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.234     3.340    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.368 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=9730, routed)        2.127     5.495    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/p_0_in
    SLICE_X37Y47         FDCE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.602    11.732    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/s_axi_aclk
    SLICE_X37Y47         FDCE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[3]/C
                         clock pessimism              0.077    11.809    
                         clock uncertainty           -0.130    11.679    
    SLICE_X37Y47         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.613    i_system_wrapper/system_i/axi_adrv9009_rx_xcvr/inst/i_es/up_sdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  6.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.987ns (routing 0.217ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.247ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       0.987     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.119 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.098     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X51Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.122     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X51Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.105     1.133    
    SLICE_X51Y125        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.040ns (35.714%)  route 0.072ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.989ns (routing 0.217ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.247ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       0.989     1.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.072     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X44Y118        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.130     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.145     1.101    
    SLICE_X44Y118        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.974ns (routing 0.217ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.247ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       0.974     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y130        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X43Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.109     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.105     1.120    
    SLICE_X43Y129        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.974ns (routing 0.217ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.247ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       0.974     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y130        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X43Y129        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.109     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.105     1.120    
    SLICE_X43Y129        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.974ns (routing 0.217ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.247ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       0.974     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y130        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X43Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.109     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.105     1.120    
    SLICE_X43Y129        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.974ns (routing 0.217ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.247ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       0.974     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y130        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X43Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.109     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.105     1.120    
    SLICE_X43Y129        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.974ns (routing 0.217ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.247ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       0.974     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y130        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X43Y129        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.108     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y129        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.105     1.119    
    SLICE_X43Y129        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.974ns (routing 0.217ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.247ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       0.974     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y130        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X43Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.108     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.105     1.119    
    SLICE_X43Y129        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.974ns (routing 0.217ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.247ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       0.974     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y130        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X43Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.108     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.105     1.119    
    SLICE_X43Y129        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.974ns (routing 0.217ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.247ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       0.974     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y130        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.106 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X43Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=24314, routed)       1.108     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.105     1.119    
    SLICE_X43Y129        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.380ns (21.690%)  route 1.372ns (78.311%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 52.496 - 50.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.666ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.609ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y108        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.347     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y109        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     7.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.827     8.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.353    52.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.177    56.673    
                         clock uncertainty           -0.035    56.638    
    SLICE_X56Y122        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    56.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.572    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 47.956    

Slack (MET) :             47.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.380ns (21.690%)  route 1.372ns (78.311%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 52.496 - 50.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.666ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.609ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y108        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.347     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y109        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     7.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.827     8.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.353    52.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.177    56.673    
                         clock uncertainty           -0.035    56.638    
    SLICE_X56Y122        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    56.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.572    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 47.956    

Slack (MET) :             47.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.380ns (21.727%)  route 1.369ns (78.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 52.495 - 50.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.666ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.609ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y108        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.347     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y109        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     7.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.824     8.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.352    52.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.177    56.672    
                         clock uncertainty           -0.035    56.637    
    SLICE_X56Y122        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.571    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 47.958    

Slack (MET) :             47.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.380ns (21.727%)  route 1.369ns (78.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 52.495 - 50.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.666ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.609ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y108        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.347     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y109        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     7.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.824     8.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.352    52.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.177    56.672    
                         clock uncertainty           -0.035    56.637    
    SLICE_X56Y122        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.571    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 47.958    

Slack (MET) :             47.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.380ns (21.727%)  route 1.369ns (78.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 52.495 - 50.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.666ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.609ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y108        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.347     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y109        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     7.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.824     8.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.352    52.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.177    56.672    
                         clock uncertainty           -0.035    56.637    
    SLICE_X56Y122        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    56.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.571    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 47.958    

Slack (MET) :             47.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.380ns (21.727%)  route 1.369ns (78.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 52.495 - 50.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.666ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.609ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y108        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.347     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y109        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     7.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.824     8.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.352    52.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.177    56.672    
                         clock uncertainty           -0.035    56.637    
    SLICE_X56Y122        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    56.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.571    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 47.958    

Slack (MET) :             47.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.380ns (21.727%)  route 1.369ns (78.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 52.495 - 50.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.666ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.609ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y108        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.347     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y109        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     7.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.824     8.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.352    52.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.177    56.672    
                         clock uncertainty           -0.035    56.637    
    SLICE_X56Y122        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    56.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.571    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 47.958    

Slack (MET) :             47.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.380ns (21.727%)  route 1.369ns (78.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 52.495 - 50.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.666ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.609ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y108        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.347     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y109        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     7.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.824     8.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.352    52.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.177    56.672    
                         clock uncertainty           -0.035    56.637    
    SLICE_X56Y122        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    56.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.571    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 47.958    

Slack (MET) :             47.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.380ns (21.727%)  route 1.369ns (78.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 52.495 - 50.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.666ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.609ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y108        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.347     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y109        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     7.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.824     8.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.352    52.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.177    56.672    
                         clock uncertainty           -0.035    56.637    
    SLICE_X56Y122        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    56.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.571    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 47.958    

Slack (MET) :             47.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.380ns (21.727%)  route 1.369ns (78.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.495ns = ( 52.495 - 50.000 ) 
    Source Clock Delay      (SCD):    6.864ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.666ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.609ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.601     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.198     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y108        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.347     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y109        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     7.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.824     8.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654    51.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.352    52.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.177    56.672    
                         clock uncertainty           -0.035    56.637    
    SLICE_X56Y122        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    56.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.571    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 47.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.893ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      1.369ns (routing 0.609ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.666ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.369     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.163     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y121        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.630     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.177     2.716    
    SLICE_X45Y121        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.032     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.893ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      1.369ns (routing 0.609ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.666ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.369     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.163     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.630     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.177     2.716    
    SLICE_X45Y121        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.032     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.893ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      1.369ns (routing 0.609ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.666ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.369     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.163     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.630     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.177     2.716    
    SLICE_X45Y121        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.032     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.893ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      1.369ns (routing 0.609ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.666ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.369     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.163     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.630     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.177     2.716    
    SLICE_X45Y121        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.032     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.893ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      1.369ns (routing 0.609ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.666ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.369     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.163     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.630     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.177     2.716    
    SLICE_X45Y121        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.032     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.893ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      1.369ns (routing 0.609ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.666ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.369     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.163     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.630     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.177     2.716    
    SLICE_X45Y121        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.032     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.893ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      1.369ns (routing 0.609ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.666ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.369     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.163     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.630     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.177     2.716    
    SLICE_X45Y121        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.032     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.893ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      1.369ns (routing 0.609ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.666ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.369     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.163     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.630     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -4.177     2.716    
    SLICE_X45Y121        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.032     2.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.888ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      1.369ns (routing 0.609ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.666ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.369     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.163     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.625     6.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.177     2.711    
    SLICE_X45Y121        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.032     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.888ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      1.369ns (routing 0.609ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.666ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.654     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.369     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.163     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y121        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.625     6.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -4.177     2.711    
    SLICE_X45Y121        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.032     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        2.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.079ns (7.136%)  route 1.028ns (92.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 6.509 - 4.000 ) 
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.816ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.748ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.161     2.526    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.605 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.028     3.633    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_rst
    SLICE_X12Y231        FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.913     6.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_clk
    SLICE_X12Y231        FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism             -0.093     6.416    
                         clock uncertainty           -0.058     6.358    
    SLICE_X12Y231        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     6.292    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.079ns (7.136%)  route 1.028ns (92.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 6.509 - 4.000 ) 
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.816ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.748ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.161     2.526    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.605 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.028     3.633    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_rst
    SLICE_X12Y231        FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.913     6.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_clk
    SLICE_X12Y231        FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg/C
                         clock pessimism             -0.093     6.416    
                         clock uncertainty           -0.058     6.358    
    SLICE_X12Y231        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     6.292    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.079ns (7.136%)  route 1.028ns (92.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 6.509 - 4.000 ) 
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.816ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.748ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.161     2.526    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.605 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.028     3.633    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_rst
    SLICE_X12Y231        FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.913     6.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_clk
    SLICE_X12Y231        FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg/C
                         clock pessimism             -0.093     6.416    
                         clock uncertainty           -0.058     6.358    
    SLICE_X12Y231        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     6.292    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.079ns (7.791%)  route 0.935ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 6.509 - 4.000 ) 
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.816ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.748ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.161     2.526    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.605 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.935     3.540    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X12Y228        FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.913     6.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X12Y228        FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism             -0.093     6.416    
                         clock uncertainty           -0.058     6.358    
    SLICE_X12Y228        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     6.292    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.079ns (7.791%)  route 0.935ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 6.509 - 4.000 ) 
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.816ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.748ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.161     2.526    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.605 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.935     3.540    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X12Y228        FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.913     6.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X12Y228        FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism             -0.093     6.416    
                         clock uncertainty           -0.058     6.358    
    SLICE_X12Y228        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     6.292    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.079ns (7.791%)  route 0.935ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 6.509 - 4.000 ) 
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.816ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.748ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.161     2.526    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.605 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.935     3.540    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X12Y228        FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.913     6.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X12Y228        FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism             -0.093     6.416    
                         clock uncertainty           -0.058     6.358    
    SLICE_X12Y228        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     6.292    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.079ns (7.791%)  route 0.935ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 6.509 - 4.000 ) 
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.816ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.748ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.161     2.526    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.605 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.935     3.540    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X12Y228        FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.913     6.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X12Y228        FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/C
                         clock pessimism             -0.093     6.416    
                         clock uncertainty           -0.058     6.358    
    SLICE_X12Y228        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     6.292    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.079ns (7.791%)  route 0.935ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 6.509 - 4.000 ) 
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.816ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.748ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.161     2.526    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.605 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.935     3.540    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X12Y228        FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.913     6.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X12Y228        FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism             -0.093     6.416    
                         clock uncertainty           -0.058     6.358    
    SLICE_X12Y228        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     6.292    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.079ns (8.069%)  route 0.900ns (91.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 6.506 - 4.000 ) 
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.816ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.748ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.161     2.526    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.605 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.900     3.505    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X11Y222        FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.910     6.506    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X11Y222        FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]/C
                         clock pessimism             -0.093     6.413    
                         clock uncertainty           -0.058     6.355    
    SLICE_X11Y222        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     6.289    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]
  -------------------------------------------------------------------
                         required time                          6.289    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.079ns (8.069%)  route 0.900ns (91.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 6.506 - 4.000 ) 
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.816ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.748ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.373     2.617    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.525     0.092 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.337    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.365 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        2.161     2.526    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.605 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.900     3.505    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X11Y222        FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.135     6.349    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.992     4.357 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.572    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.596 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.910     6.506    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X11Y222        FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/C
                         clock pessimism             -0.093     6.413    
                         clock uncertainty           -0.058     6.355    
    SLICE_X11Y222        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     6.289    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]
  -------------------------------------------------------------------
                         required time                          6.289    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                  2.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Net Delay (Source):      1.184ns (routing 0.444ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.491ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.295     1.442    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.246     0.196 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.342    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.359 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.184     1.543    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.582 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.096     1.678    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_rst
    SLICE_X5Y233         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.445     1.613    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.609     0.004 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.170    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.189 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.325     1.514    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_clk
    SLICE_X5Y233         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.040     1.554    
    SLICE_X5Y233         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.534    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Net Delay (Source):      1.184ns (routing 0.444ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.491ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.295     1.442    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.246     0.196 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.342    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.359 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.184     1.543    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.582 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.096     1.678    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_rst
    SLICE_X5Y233         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.445     1.613    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.609     0.004 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.170    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.189 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.325     1.514    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_clk
    SLICE_X5Y233         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.040     1.554    
    SLICE_X5Y233         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.534    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Net Delay (Source):      1.184ns (routing 0.444ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.491ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.295     1.442    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.246     0.196 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.342    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.359 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.184     1.543    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.582 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.096     1.678    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_rst
    SLICE_X5Y233         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.445     1.613    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.609     0.004 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.170    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.189 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.325     1.514    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_clk
    SLICE_X5Y233         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.040     1.554    
    SLICE_X5Y233         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.534    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Net Delay (Source):      1.184ns (routing 0.444ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.491ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.295     1.442    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.246     0.196 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.342    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.359 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.184     1.543    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.582 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.096     1.678    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_rst
    SLICE_X5Y233         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.445     1.613    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.609     0.004 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.170    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.189 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.325     1.514    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_clk
    SLICE_X5Y233         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism              0.040     1.554    
    SLICE_X5Y233         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.534    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.039ns (15.294%)  route 0.216ns (84.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      1.184ns (routing 0.444ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.491ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.295     1.442    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.246     0.196 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.342    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.359 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.184     1.543    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.582 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.216     1.798    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X4Y226         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.445     1.613    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.609     0.004 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.170    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.189 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.320     1.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X4Y226         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism              0.080     1.589    
    SLICE_X4Y226         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.569    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.039ns (15.294%)  route 0.216ns (84.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      1.184ns (routing 0.444ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.491ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.295     1.442    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.246     0.196 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.342    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.359 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.184     1.543    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.582 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.216     1.798    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X4Y226         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.445     1.613    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.609     0.004 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.170    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.189 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.320     1.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X4Y226         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism              0.080     1.589    
    SLICE_X4Y226         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.569    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.039ns (15.294%)  route 0.216ns (84.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      1.184ns (routing 0.444ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.491ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.295     1.442    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.246     0.196 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.342    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.359 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.184     1.543    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.582 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.216     1.798    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X4Y226         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.445     1.613    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.609     0.004 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.170    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.189 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.320     1.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X4Y226         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[2]/C
                         clock pessimism              0.080     1.589    
    SLICE_X4Y226         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.569    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_acc_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.039ns (15.294%)  route 0.216ns (84.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      1.184ns (routing 0.444ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.491ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.295     1.442    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.246     0.196 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.342    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.359 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.184     1.543    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.582 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.216     1.798    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X4Y226         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.445     1.613    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.609     0.004 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.170    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.189 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.320     1.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X4Y226         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism              0.080     1.589    
    SLICE_X4Y226         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.569    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.039ns (15.294%)  route 0.216ns (84.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      1.184ns (routing 0.444ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.491ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.295     1.442    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.246     0.196 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.342    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.359 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.184     1.543    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.582 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.216     1.798    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X4Y226         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.445     1.613    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.609     0.004 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.170    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.189 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.320     1.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X4Y226         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism              0.080     1.589    
    SLICE_X4Y226         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.569    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.039ns (15.294%)  route 0.216ns (84.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      1.184ns (routing 0.444ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.491ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.295     1.442    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.246     0.196 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.342    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.359 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.184     1.543    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X6Y233         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.582 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.216     1.798    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X4Y226         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y74        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.445     1.613    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.609     0.004 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.170    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y85         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.189 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=6183, routed)        1.320     1.509    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X4Y226         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism              0.080     1.589    
    SLICE_X4Y226         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.569    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        2.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.076ns (5.304%)  route 1.357ns (94.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.498 - 4.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.199ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.093ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.390     2.582    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.658 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.357     4.015    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X43Y227        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.142     6.498    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X43Y227        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism              0.009     6.507    
                         clock uncertainty           -0.058     6.449    
    SLICE_X43Y227        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     6.383    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -4.015    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.076ns (5.304%)  route 1.357ns (94.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.498 - 4.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.199ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.093ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.390     2.582    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.658 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.357     4.015    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X43Y227        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.142     6.498    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X43Y227        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism              0.009     6.507    
                         clock uncertainty           -0.058     6.449    
    SLICE_X43Y227        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.383    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -4.015    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.076ns (5.304%)  route 1.357ns (94.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.498 - 4.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.199ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.093ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.390     2.582    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.658 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.357     4.015    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X43Y227        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.142     6.498    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X43Y227        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism              0.009     6.507    
                         clock uncertainty           -0.058     6.449    
    SLICE_X43Y227        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.383    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -4.015    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.076ns (5.304%)  route 1.357ns (94.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.498 - 4.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.199ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.093ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.390     2.582    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.658 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.357     4.015    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X43Y227        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.142     6.498    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X43Y227        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism              0.009     6.507    
                         clock uncertainty           -0.058     6.449    
    SLICE_X43Y227        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     6.383    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -4.015    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.076ns (5.304%)  route 1.357ns (94.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.498 - 4.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.199ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.093ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.390     2.582    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.658 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.357     4.015    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X43Y227        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.142     6.498    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X43Y227        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism              0.009     6.507    
                         clock uncertainty           -0.058     6.449    
    SLICE_X43Y227        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     6.383    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -4.015    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.076ns (5.304%)  route 1.357ns (94.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.498 - 4.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.199ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.093ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.390     2.582    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.658 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.357     4.015    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_rst
    SLICE_X43Y227        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.142     6.498    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_clk
    SLICE_X43Y227        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism              0.009     6.507    
                         clock uncertainty           -0.058     6.449    
    SLICE_X43Y227        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     6.383    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -4.015    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.076ns (5.592%)  route 1.283ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.498 - 4.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.199ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.093ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.390     2.582    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.658 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.283     3.941    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X42Y227        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.142     6.498    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X42Y227        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism              0.009     6.507    
                         clock uncertainty           -0.058     6.449    
    SLICE_X42Y227        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     6.383    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.076ns (5.592%)  route 1.283ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.498 - 4.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.199ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.093ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.390     2.582    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.658 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.283     3.941    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X42Y227        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.142     6.498    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X42Y227        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism              0.009     6.507    
                         clock uncertainty           -0.058     6.449    
    SLICE_X42Y227        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     6.383    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.076ns (5.592%)  route 1.283ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.498 - 4.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.199ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.093ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.390     2.582    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.658 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.283     3.941    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X42Y227        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.142     6.498    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X42Y227        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism              0.009     6.507    
                         clock uncertainty           -0.058     6.449    
    SLICE_X42Y227        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     6.383    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.076ns (5.592%)  route 1.283ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.498 - 4.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.199ns, distribution 1.191ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.093ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.112     0.112    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.580     2.822    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.903    -0.081 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.192 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.390     2.582    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.658 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         1.283     3.941    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X42Y227        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.098     4.098    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.212 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.322     6.534    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.417     4.117 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     4.332    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.356 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        2.142     6.498    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X42Y227        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism              0.009     6.507    
                         clock uncertainty           -0.058     6.449    
    SLICE_X42Y227        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     6.383    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                  2.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.038ns (24.516%)  route 0.117ns (75.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      1.315ns (routing 0.655ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.729ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.315     1.508    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.546 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.117     1.663    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X39Y221        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.482     1.561    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X39Y221        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.004     1.557    
    SLICE_X39Y221        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.537    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.038ns (24.516%)  route 0.117ns (75.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      1.315ns (routing 0.655ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.729ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.315     1.508    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.546 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.117     1.663    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X39Y221        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.482     1.561    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X39Y221        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.004     1.557    
    SLICE_X39Y221        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.537    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.038ns (24.516%)  route 0.117ns (75.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      1.315ns (routing 0.655ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.729ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.315     1.508    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.546 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.117     1.663    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X39Y221        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.482     1.561    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X39Y221        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.004     1.557    
    SLICE_X39Y221        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.537    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.038ns (23.030%)  route 0.127ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      1.315ns (routing 0.655ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.729ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.315     1.508    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.546 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.127     1.673    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X42Y222        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.488     1.567    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X42Y222        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism             -0.004     1.563    
    SLICE_X42Y222        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.543    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.038ns (23.030%)  route 0.127ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      1.315ns (routing 0.655ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.729ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.315     1.508    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.546 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.127     1.673    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X42Y222        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.488     1.567    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X42Y222        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism             -0.004     1.563    
    SLICE_X42Y222        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.543    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.038ns (22.093%)  route 0.134ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      1.315ns (routing 0.655ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.729ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.315     1.508    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.546 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.134     1.680    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X41Y222        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.489     1.568    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X41Y222        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.004     1.564    
    SLICE_X41Y222        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.544    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.038ns (22.093%)  route 0.134ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      1.315ns (routing 0.655ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.729ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.315     1.508    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.546 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.134     1.680    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X41Y222        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.489     1.568    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X41Y222        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.004     1.564    
    SLICE_X41Y222        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.544    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.038ns (22.093%)  route 0.134ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      1.315ns (routing 0.655ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.729ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.315     1.508    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.546 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.134     1.680    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X41Y222        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.489     1.568    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X41Y222        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.004     1.564    
    SLICE_X41Y222        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.544    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.038ns (22.222%)  route 0.133ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      1.315ns (routing 0.655ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.729ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.315     1.508    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.546 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.133     1.679    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X41Y222        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.487     1.566    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X41Y222        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]/C
                         clock pessimism             -0.004     1.562    
    SLICE_X41Y222        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.542    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.038ns (22.222%)  route 0.133ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      1.315ns (routing 0.655ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.729ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.407     1.553    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.523     0.030 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.176    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.193 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.315     1.508    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X40Y221        FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.546 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=132, routed)         0.133     1.679    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X41Y222        FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.576     1.743    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.849    -0.106 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.060    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y64         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y4 (CLOCK_ROOT)    net (fo=1611, routed)        1.487     1.566    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X41Y222        FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.004     1.562    
    SLICE_X41Y222        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.542    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_2
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        1.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[36]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.079ns (2.989%)  route 2.564ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 6.864 - 4.000 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.488ns (routing 1.204ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.310ns (routing 1.094ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.488     2.897    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.976 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         2.564     5.540    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X21Y388        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.310     6.864    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X21Y388        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[36]/C
                         clock pessimism             -0.009     6.855    
                         clock uncertainty           -0.058     6.797    
    SLICE_X21Y388        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     6.731    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[36]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[40]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.079ns (2.989%)  route 2.564ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 6.864 - 4.000 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.488ns (routing 1.204ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.310ns (routing 1.094ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.488     2.897    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.976 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         2.564     5.540    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X21Y388        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.310     6.864    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X21Y388        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[40]/C
                         clock pessimism             -0.009     6.855    
                         clock uncertainty           -0.058     6.797    
    SLICE_X21Y388        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     6.731    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[40]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[43]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.079ns (2.989%)  route 2.564ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 6.864 - 4.000 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.488ns (routing 1.204ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.310ns (routing 1.094ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.488     2.897    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.976 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         2.564     5.540    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X21Y388        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.310     6.864    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X21Y388        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[43]/C
                         clock pessimism             -0.009     6.855    
                         clock uncertainty           -0.058     6.797    
    SLICE_X21Y388        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     6.731    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[43]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[57]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.079ns (2.989%)  route 2.564ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 6.864 - 4.000 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.488ns (routing 1.204ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.310ns (routing 1.094ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.488     2.897    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.976 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         2.564     5.540    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X21Y388        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.310     6.864    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X21Y388        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[57]/C
                         clock pessimism             -0.009     6.855    
                         clock uncertainty           -0.058     6.797    
    SLICE_X21Y388        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     6.731    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[57]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[91]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.079ns (2.989%)  route 2.564ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 6.864 - 4.000 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.488ns (routing 1.204ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.310ns (routing 1.094ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.488     2.897    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.976 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         2.564     5.540    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X21Y388        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.310     6.864    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X21Y388        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[91]/C
                         clock pessimism             -0.009     6.855    
                         clock uncertainty           -0.058     6.797    
    SLICE_X21Y388        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     6.731    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[91]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[93]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.079ns (2.989%)  route 2.564ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 6.864 - 4.000 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.488ns (routing 1.204ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.310ns (routing 1.094ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.488     2.897    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.976 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         2.564     5.540    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X21Y388        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.310     6.864    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X21Y388        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[93]/C
                         clock pessimism             -0.009     6.855    
                         clock uncertainty           -0.058     6.797    
    SLICE_X21Y388        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     6.731    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[93]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[95]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.079ns (2.989%)  route 2.564ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 6.864 - 4.000 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.488ns (routing 1.204ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.310ns (routing 1.094ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.488     2.897    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.976 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         2.564     5.540    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X21Y388        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.310     6.864    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X21Y388        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[95]/C
                         clock pessimism             -0.009     6.855    
                         clock uncertainty           -0.058     6.797    
    SLICE_X21Y388        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.731    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[95]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[98]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.079ns (2.989%)  route 2.564ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 6.864 - 4.000 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.488ns (routing 1.204ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.310ns (routing 1.094ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.488     2.897    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.976 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         2.564     5.540    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X21Y388        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[98]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.310     6.864    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X21Y388        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[98]/C
                         clock pessimism             -0.009     6.855    
                         clock uncertainty           -0.058     6.797    
    SLICE_X21Y388        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.731    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[98]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.079ns (3.049%)  route 2.512ns (96.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 6.873 - 4.000 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.488ns (routing 1.204ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.319ns (routing 1.094ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.488     2.897    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.976 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         2.512     5.488    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X19Y389        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.319     6.873    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X19Y389        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]/C
                         clock pessimism             -0.009     6.864    
                         clock uncertainty           -0.058     6.806    
    SLICE_X19Y389        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     6.740    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[118]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[119]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.079ns (3.049%)  route 2.512ns (96.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 6.873 - 4.000 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.488ns (routing 1.204ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.319ns (routing 1.094ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.781     3.024    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.887     0.137 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.244     0.381    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.409 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.488     2.897    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.976 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         2.512     5.488    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X19Y389        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[119]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           2.503     6.716    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.400     4.316 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.214     4.530    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.554 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       2.319     6.873    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X19Y389        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[119]/C
                         clock pessimism             -0.009     6.864    
                         clock uncertainty           -0.058     6.806    
    SLICE_X19Y389        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     6.740    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[119]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  1.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[102]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      1.365ns (routing 0.659ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.732ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.517     1.663    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.510     0.153 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.145     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.315 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.365     1.680    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.719 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         0.180     1.899    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X26Y340        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.692     1.859    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.837     0.022 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.165     0.187    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.206 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.582     1.788    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X26Y340        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[102]/C
                         clock pessimism             -0.013     1.775    
    SLICE_X26Y340        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.755    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[108]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      1.365ns (routing 0.659ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.732ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.517     1.663    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.510     0.153 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.145     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.315 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.365     1.680    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.719 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         0.180     1.899    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X26Y340        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[108]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.692     1.859    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.837     0.022 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.165     0.187    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.206 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.582     1.788    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X26Y340        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[108]/C
                         clock pessimism             -0.013     1.775    
    SLICE_X26Y340        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.755    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[87]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      1.365ns (routing 0.659ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.732ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.517     1.663    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.510     0.153 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.145     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.315 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.365     1.680    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.719 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         0.180     1.899    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X26Y340        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.692     1.859    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.837     0.022 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.165     0.187    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.206 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.582     1.788    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X26Y340        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[87]/C
                         clock pessimism             -0.013     1.775    
    SLICE_X26Y340        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.755    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[87]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[94]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      1.365ns (routing 0.659ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.732ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.517     1.663    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.510     0.153 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.145     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.315 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.365     1.680    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.719 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         0.180     1.899    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X26Y340        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.692     1.859    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.837     0.022 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.165     0.187    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.206 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.582     1.788    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X26Y340        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[94]/C
                         clock pessimism             -0.013     1.775    
    SLICE_X26Y340        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.755    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[95]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      1.365ns (routing 0.659ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.732ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.517     1.663    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.510     0.153 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.145     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.315 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.365     1.680    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.719 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         0.180     1.899    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X26Y340        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.692     1.859    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.837     0.022 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.165     0.187    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.206 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.582     1.788    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X26Y340        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[95]/C
                         clock pessimism             -0.013     1.775    
    SLICE_X26Y340        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.755    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[96]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      1.365ns (routing 0.659ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.732ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.517     1.663    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.510     0.153 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.145     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.315 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.365     1.680    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.719 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         0.180     1.899    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X26Y340        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.692     1.859    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.837     0.022 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.165     0.187    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.206 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.582     1.788    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X26Y340        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[96]/C
                         clock pessimism             -0.013     1.775    
    SLICE_X26Y340        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.755    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[97]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      1.365ns (routing 0.659ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.732ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.517     1.663    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.510     0.153 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.145     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.315 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.365     1.680    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.719 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         0.180     1.899    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X26Y340        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[97]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.692     1.859    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.837     0.022 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.165     0.187    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.206 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.582     1.788    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X26Y340        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[97]/C
                         clock pessimism             -0.013     1.775    
    SLICE_X26Y340        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.755    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[99]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      1.365ns (routing 0.659ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.732ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.517     1.663    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.510     0.153 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.145     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.315 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.365     1.680    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.719 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         0.180     1.899    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X26Y340        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[99]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.692     1.859    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.837     0.022 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.165     0.187    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.206 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.582     1.788    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X26Y340        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[99]/C
                         clock pessimism             -0.013     1.775    
    SLICE_X26Y340        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.755    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.039ns (15.663%)  route 0.210ns (84.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      1.365ns (routing 0.659ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.732ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.517     1.663    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.510     0.153 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.145     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.315 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.365     1.680    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.719 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         0.210     1.929    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_rst
    SLICE_X25Y338        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.692     1.859    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.837     0.022 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.165     0.187    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.206 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.573     1.779    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_clk
    SLICE_X25Y338        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.013     1.766    
    SLICE_X25Y338        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.746    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.039ns (15.663%)  route 0.210ns (84.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      1.365ns (routing 0.659ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.732ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.517     1.663    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.510     0.153 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.145     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.315 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.365     1.680    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X31Y339        FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y339        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.719 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=567, routed)         0.210     1.929    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_rst
    SLICE_X25Y338        FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y80        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.692     1.859    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.837     0.022 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.165     0.187    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.206 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=24100, routed)       1.573     1.779    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_clk
    SLICE_X25Y338        FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.013     1.766    
    SLICE_X25Y338        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.746    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        5.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.076ns (14.476%)  route 0.449ns (85.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 7.770 - 6.510 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.602ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.544ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.423     1.423    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.499 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.449     1.948    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.260     7.770    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.143     7.913    
                         clock uncertainty           -0.046     7.866    
    SLICE_X14Y261        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.800    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.076ns (14.476%)  route 0.449ns (85.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 7.770 - 6.510 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.602ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.544ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.423     1.423    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.499 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.449     1.948    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.260     7.770    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.143     7.913    
                         clock uncertainty           -0.046     7.866    
    SLICE_X14Y261        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     7.800    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.076ns (14.476%)  route 0.449ns (85.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 7.770 - 6.510 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.602ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.544ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.423     1.423    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.499 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.449     1.948    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.260     7.770    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.143     7.913    
                         clock uncertainty           -0.046     7.866    
    SLICE_X14Y261        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.800    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.076ns (14.476%)  route 0.449ns (85.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 7.770 - 6.510 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.602ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.544ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.423     1.423    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.499 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.449     1.948    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.260     7.770    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.143     7.913    
                         clock uncertainty           -0.046     7.866    
    SLICE_X14Y261        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.800    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.076ns (14.559%)  route 0.446ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 7.769 - 6.510 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.602ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.544ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.423     1.423    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.499 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.446     1.945    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.259     7.769    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.143     7.912    
                         clock uncertainty           -0.046     7.865    
    SLICE_X14Y261        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.799    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.076ns (14.559%)  route 0.446ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 7.769 - 6.510 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.602ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.544ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.423     1.423    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.499 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.446     1.945    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.259     7.769    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.143     7.912    
                         clock uncertainty           -0.046     7.865    
    SLICE_X14Y261        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     7.799    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.076ns (14.559%)  route 0.446ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 7.769 - 6.510 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.602ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.544ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.423     1.423    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.499 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.446     1.945    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.259     7.769    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.143     7.912    
                         clock uncertainty           -0.046     7.865    
    SLICE_X14Y261        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     7.799    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.076ns (14.559%)  route 0.446ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 7.769 - 6.510 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.602ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.544ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.423     1.423    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.499 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.446     1.945    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.259     7.769    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.143     7.912    
                         clock uncertainty           -0.046     7.865    
    SLICE_X14Y261        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.799    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.076ns (14.931%)  route 0.433ns (85.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.760 - 6.510 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.602ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.544ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.423     1.423    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.499 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.433     1.932    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y262        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.250     7.760    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.143     7.903    
                         clock uncertainty           -0.046     7.857    
    SLICE_X14Y262        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.791    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@6.510ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.076ns (14.931%)  route 0.433ns (85.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 7.760 - 6.510 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.602ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.544ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.423     1.423    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.499 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.433     1.932    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y262        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      6.510     6.510 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     6.510 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          1.250     7.760    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y262        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.143     7.903    
                         clock uncertainty           -0.046     7.857    
    SLICE_X14Y262        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.791    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  5.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.038ns (17.840%)  route 0.175ns (82.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.786ns (routing 0.330ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.371ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.175     0.999    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y263        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.895     0.895    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y263        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.092     0.803    
    SLICE_X14Y263        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.783    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (removal check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.038ns (17.840%)  route 0.175ns (82.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.786ns (routing 0.330ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.371ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.175     0.999    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y263        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.895     0.895    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y263        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.092     0.803    
    SLICE_X14Y263        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.783    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.038ns (15.638%)  route 0.205ns (84.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.786ns (routing 0.330ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.371ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.205     1.029    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.909     0.909    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.092     0.817    
    SLICE_X14Y261        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.797    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.038ns (15.638%)  route 0.205ns (84.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.786ns (routing 0.330ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.371ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.205     1.029    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.909     0.909    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.092     0.817    
    SLICE_X14Y261        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.797    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.038ns (15.638%)  route 0.205ns (84.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.786ns (routing 0.330ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.371ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.205     1.029    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.909     0.909    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.092     0.817    
    SLICE_X14Y261        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.797    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.038ns (15.638%)  route 0.205ns (84.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.786ns (routing 0.330ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.371ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.205     1.029    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.909     0.909    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.092     0.817    
    SLICE_X14Y261        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.797    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.038ns (15.702%)  route 0.204ns (84.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.786ns (routing 0.330ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.371ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.204     1.028    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.908     0.908    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.092     0.816    
    SLICE_X14Y261        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     0.796    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.038ns (15.702%)  route 0.204ns (84.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.786ns (routing 0.330ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.371ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.204     1.028    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.908     0.908    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.092     0.816    
    SLICE_X14Y261        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     0.796    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.038ns (15.702%)  route 0.204ns (84.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.786ns (routing 0.330ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.371ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.204     1.028    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.908     0.908    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.092     0.816    
    SLICE_X14Y261        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     0.796    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.038ns (15.702%)  route 0.204ns (84.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.786ns (routing 0.330ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.371ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X14Y264        FDPE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y264        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.204     1.028    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X14Y261        FDCE                                         f  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y57        BUFG_GT                      0.000     0.000 r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=31, routed)          0.908     0.908    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X14Y261        FDCE                                         r  u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.092     0.816    
    SLICE_X14Y261        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     0.796    u2/u15/u1/inst/gen_gtwizard_gthe4_top.xvr_refclk_out_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xvr_rx_clk
  To Clock:  xvr_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.739ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u1/state_reg[2]/CLR
                            (recovery check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.076ns (2.106%)  route 3.533ns (97.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 8.637 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.530ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         3.533     6.172    u2/u11/u1/r_done_reg_0
    SLICE_X43Y150        FDCE                                         f  u2/u11/u1/state_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.914     8.637    u2/u11/u1/clk
    SLICE_X43Y150        FDCE                                         r  u2/u11/u1/state_reg[2]/C
                         clock pessimism              0.088     8.725    
                         clock uncertainty           -0.046     8.679    
    SLICE_X43Y150        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.613    u2/u11/u1/state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u1/r_done_reg/CLR
                            (recovery check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.076ns (2.108%)  route 3.530ns (97.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.636 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.530ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         3.530     6.169    u2/u11/u1/r_done_reg_0
    SLICE_X43Y150        FDCE                                         f  u2/u11/u1/r_done_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.913     8.636    u2/u11/u1/clk
    SLICE_X43Y150        FDCE                                         r  u2/u11/u1/r_done_reg/C
                         clock pessimism              0.088     8.724    
                         clock uncertainty           -0.046     8.678    
    SLICE_X43Y150        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     8.612    u2/u11/u1/r_done_reg
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[0]/CLR
                            (recovery check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.076ns (2.108%)  route 3.530ns (97.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.636 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.530ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         3.530     6.169    u2/u11/u2/rst_n
    SLICE_X43Y150        FDCE                                         f  u2/u11/u2/count_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.913     8.636    u2/u11/u2/clk
    SLICE_X43Y150        FDCE                                         r  u2/u11/u2/count_reg[0]/C
                         clock pessimism              0.088     8.724    
                         clock uncertainty           -0.046     8.678    
    SLICE_X43Y150        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     8.612    u2/u11/u2/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[1]/CLR
                            (recovery check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.076ns (2.158%)  route 3.445ns (97.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.638 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.530ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         3.445     6.084    u2/u11/u2/rst_n
    SLICE_X43Y151        FDCE                                         f  u2/u11/u2/count_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     8.638    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[1]/C
                         clock pessimism              0.088     8.726    
                         clock uncertainty           -0.046     8.680    
    SLICE_X43Y151        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     8.614    u2/u11/u2/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[2]/CLR
                            (recovery check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.076ns (2.158%)  route 3.445ns (97.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.638 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.530ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         3.445     6.084    u2/u11/u2/rst_n
    SLICE_X43Y151        FDCE                                         f  u2/u11/u2/count_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     8.638    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[2]/C
                         clock pessimism              0.088     8.726    
                         clock uncertainty           -0.046     8.680    
    SLICE_X43Y151        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.614    u2/u11/u2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[3]/CLR
                            (recovery check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.076ns (2.158%)  route 3.445ns (97.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 8.638 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.530ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         3.445     6.084    u2/u11/u2/rst_n
    SLICE_X43Y151        FDCE                                         f  u2/u11/u2/count_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     8.638    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[3]/C
                         clock pessimism              0.088     8.726    
                         clock uncertainty           -0.046     8.680    
    SLICE_X43Y151        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.614    u2/u11/u2/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[4]/CLR
                            (recovery check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.076ns (2.160%)  route 3.442ns (97.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 8.637 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.530ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         3.442     6.081    u2/u11/u2/rst_n
    SLICE_X43Y151        FDCE                                         f  u2/u11/u2/count_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.914     8.637    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[4]/C
                         clock pessimism              0.088     8.725    
                         clock uncertainty           -0.046     8.679    
    SLICE_X43Y151        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     8.613    u2/u11/u2/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[5]/CLR
                            (recovery check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.076ns (2.160%)  route 3.442ns (97.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 8.637 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.530ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         3.442     6.081    u2/u11/u2/rst_n
    SLICE_X43Y151        FDCE                                         f  u2/u11/u2/count_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.914     8.637    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[5]/C
                         clock pessimism              0.088     8.725    
                         clock uncertainty           -0.046     8.679    
    SLICE_X43Y151        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     8.613    u2/u11/u2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[6]/CLR
                            (recovery check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.076ns (2.160%)  route 3.442ns (97.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 8.637 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.530ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         3.442     6.081    u2/u11/u2/rst_n
    SLICE_X43Y151        FDCE                                         f  u2/u11/u2/count_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.914     8.637    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[6]/C
                         clock pessimism              0.088     8.725    
                         clock uncertainty           -0.046     8.679    
    SLICE_X43Y151        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     8.613    u2/u11/u2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[7]/CLR
                            (recovery check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_rx_clk rise@6.510ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.076ns (2.160%)  route 3.442ns (97.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 8.637 - 6.510 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.583ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.530ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         2.319     2.563    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.639 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         3.442     6.081    u2/u11/u2/rst_n
    SLICE_X43Y151        FDCE                                         f  u2/u11/u2/count_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.914     8.637    u2/u11/u2/clk
    SLICE_X43Y151        FDCE                                         r  u2/u11/u2/count_reg[7]/C
                         clock pessimism              0.088     8.725    
                         clock uncertainty           -0.046     8.679    
    SLICE_X43Y151        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     8.613    u2/u11/u2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.739ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u1/r_bram_en_reg/CLR
                            (removal check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.038ns (2.194%)  route 1.694ns (97.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.266ns (routing 0.314ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.345ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.266     1.413    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.451 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         1.694     3.145    u2/u11/u1/r_done_reg_0
    SLICE_X42Y151        FDCE                                         f  u2/u11/u1/r_bram_en_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.312     1.480    u2/u11/u1/clk
    SLICE_X42Y151        FDCE                                         r  u2/u11/u1/r_bram_en_reg/C
                         clock pessimism             -0.054     1.426    
    SLICE_X42Y151        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.406    u2/u11/u1/r_bram_en_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[10]/CLR
                            (removal check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.038ns (2.163%)  route 1.719ns (97.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.266ns (routing 0.314ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.345ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.266     1.413    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.451 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         1.719     3.170    u2/u11/u2/rst_n
    SLICE_X43Y152        FDCE                                         f  u2/u11/u2/count_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.318     1.486    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[10]/C
                         clock pessimism             -0.054     1.432    
    SLICE_X43Y152        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.412    u2/u11/u2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[11]/CLR
                            (removal check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.038ns (2.163%)  route 1.719ns (97.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.266ns (routing 0.314ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.345ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.266     1.413    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.451 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         1.719     3.170    u2/u11/u2/rst_n
    SLICE_X43Y152        FDCE                                         f  u2/u11/u2/count_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.318     1.486    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[11]/C
                         clock pessimism             -0.054     1.432    
    SLICE_X43Y152        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.412    u2/u11/u2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[8]/CLR
                            (removal check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.038ns (2.163%)  route 1.719ns (97.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.266ns (routing 0.314ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.345ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.266     1.413    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.451 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         1.719     3.170    u2/u11/u2/rst_n
    SLICE_X43Y152        FDCE                                         f  u2/u11/u2/count_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.318     1.486    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[8]/C
                         clock pessimism             -0.054     1.432    
    SLICE_X43Y152        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.412    u2/u11/u2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[9]/CLR
                            (removal check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.038ns (2.163%)  route 1.719ns (97.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.266ns (routing 0.314ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.345ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.266     1.413    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.451 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         1.719     3.170    u2/u11/u2/rst_n
    SLICE_X43Y152        FDCE                                         f  u2/u11/u2/count_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.318     1.486    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[9]/C
                         clock pessimism             -0.054     1.432    
    SLICE_X43Y152        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.412    u2/u11/u2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[12]/CLR
                            (removal check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.038ns (2.164%)  route 1.718ns (97.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.266ns (routing 0.314ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.345ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.266     1.413    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.451 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         1.718     3.169    u2/u11/u2/rst_n
    SLICE_X43Y152        FDCE                                         f  u2/u11/u2/count_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.316     1.484    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[12]/C
                         clock pessimism             -0.054     1.430    
    SLICE_X43Y152        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.410    u2/u11/u2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[13]/CLR
                            (removal check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.038ns (2.164%)  route 1.718ns (97.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.266ns (routing 0.314ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.345ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.266     1.413    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.451 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         1.718     3.169    u2/u11/u2/rst_n
    SLICE_X43Y152        FDCE                                         f  u2/u11/u2/count_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.316     1.484    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[13]/C
                         clock pessimism             -0.054     1.430    
    SLICE_X43Y152        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.410    u2/u11/u2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u2/count_reg[14]/CLR
                            (removal check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.038ns (2.164%)  route 1.718ns (97.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.266ns (routing 0.314ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.345ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.266     1.413    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.451 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         1.718     3.169    u2/u11/u2/rst_n
    SLICE_X43Y152        FDCE                                         f  u2/u11/u2/count_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.316     1.484    u2/u11/u2/clk
    SLICE_X43Y152        FDCE                                         r  u2/u11/u2/count_reg[14]/C
                         clock pessimism             -0.054     1.430    
    SLICE_X43Y152        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.410    u2/u11/u2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.760ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u1/state_reg[0]/CLR
                            (removal check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.038ns (2.174%)  route 1.710ns (97.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.266ns (routing 0.314ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.345ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.266     1.413    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.451 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         1.710     3.161    u2/u11/u1/r_done_reg_0
    SLICE_X42Y150        FDCE                                         f  u2/u11/u1/state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.307     1.475    u2/u11/u1/clk
    SLICE_X42Y150        FDCE                                         r  u2/u11/u1/state_reg[0]/C
                         clock pessimism             -0.054     1.421    
    SLICE_X42Y150        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.401    u2/u11/u1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.760ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u11/u1/state_reg[1]/CLR
                            (removal check against rising-edge clock xvr_rx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_rx_clk rise@0.000ns - xvr_rx_clk rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.038ns (2.174%)  route 1.710ns (97.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.266ns (routing 0.314ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.345ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.266     1.413    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X4Y283         FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y283         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.451 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=277, routed)         1.710     3.161    u2/u11/u1/r_done_reg_0
    SLICE_X42Y150        FDCE                                         f  u2/u11/u1/state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_rx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.307     1.475    u2/u11/u1/clk
    SLICE_X42Y150        FDCE                                         r  u2/u11/u1/state_reg[1]/C
                         clock pessimism             -0.054     1.421    
    SLICE_X42Y150        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.401    u2/u11/u1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  1.760    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xvr_tx_clk
  To Clock:  xvr_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[1]/CLR
                            (recovery check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.079ns (5.809%)  route 1.281ns (94.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 8.642 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.529ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         1.281     3.761    u2/u10/u2/rst_n
    SLICE_X42Y155        FDCE                                         f  u2/u10/u2/count_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.919     8.642    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[1]/C
                         clock pessimism              0.104     8.746    
                         clock uncertainty           -0.046     8.700    
    SLICE_X42Y155        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.634    u2/u10/u2/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[2]/CLR
                            (recovery check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.079ns (5.809%)  route 1.281ns (94.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 8.642 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.529ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         1.281     3.761    u2/u10/u2/rst_n
    SLICE_X42Y155        FDCE                                         f  u2/u10/u2/count_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.919     8.642    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[2]/C
                         clock pessimism              0.104     8.746    
                         clock uncertainty           -0.046     8.700    
    SLICE_X42Y155        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.634    u2/u10/u2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[3]/CLR
                            (recovery check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.079ns (5.809%)  route 1.281ns (94.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 8.642 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.529ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         1.281     3.761    u2/u10/u2/rst_n
    SLICE_X42Y155        FDCE                                         f  u2/u10/u2/count_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.919     8.642    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[3]/C
                         clock pessimism              0.104     8.746    
                         clock uncertainty           -0.046     8.700    
    SLICE_X42Y155        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.634    u2/u10/u2/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[4]/CLR
                            (recovery check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.079ns (5.813%)  route 1.280ns (94.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 8.644 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.529ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         1.280     3.760    u2/u10/u2/rst_n
    SLICE_X42Y155        FDCE                                         f  u2/u10/u2/count_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.921     8.644    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[4]/C
                         clock pessimism              0.104     8.748    
                         clock uncertainty           -0.046     8.702    
    SLICE_X42Y155        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     8.636    u2/u10/u2/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[5]/CLR
                            (recovery check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.079ns (5.813%)  route 1.280ns (94.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 8.644 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.529ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         1.280     3.760    u2/u10/u2/rst_n
    SLICE_X42Y155        FDCE                                         f  u2/u10/u2/count_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.921     8.644    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[5]/C
                         clock pessimism              0.104     8.748    
                         clock uncertainty           -0.046     8.702    
    SLICE_X42Y155        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     8.636    u2/u10/u2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[6]/CLR
                            (recovery check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.079ns (5.813%)  route 1.280ns (94.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 8.644 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.529ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         1.280     3.760    u2/u10/u2/rst_n
    SLICE_X42Y155        FDCE                                         f  u2/u10/u2/count_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.921     8.644    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[6]/C
                         clock pessimism              0.104     8.748    
                         clock uncertainty           -0.046     8.702    
    SLICE_X42Y155        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     8.636    u2/u10/u2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[7]/CLR
                            (recovery check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.079ns (5.813%)  route 1.280ns (94.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 8.644 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.529ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         1.280     3.760    u2/u10/u2/rst_n
    SLICE_X42Y155        FDCE                                         f  u2/u10/u2/count_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.921     8.644    u2/u10/u2/clk
    SLICE_X42Y155        FDCE                                         r  u2/u10/u2/count_reg[7]/C
                         clock pessimism              0.104     8.748    
                         clock uncertainty           -0.046     8.702    
    SLICE_X42Y155        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.636    u2/u10/u2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[10]/CLR
                            (recovery check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.079ns (6.054%)  route 1.226ns (93.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns = ( 8.643 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.529ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         1.226     3.706    u2/u10/u2/rst_n
    SLICE_X42Y156        FDCE                                         f  u2/u10/u2/count_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.920     8.643    u2/u10/u2/clk
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[10]/C
                         clock pessimism              0.104     8.747    
                         clock uncertainty           -0.046     8.701    
    SLICE_X42Y156        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.635    u2/u10/u2/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[11]/CLR
                            (recovery check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.079ns (6.054%)  route 1.226ns (93.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns = ( 8.643 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.529ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         1.226     3.706    u2/u10/u2/rst_n
    SLICE_X42Y156        FDCE                                         f  u2/u10/u2/count_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.920     8.643    u2/u10/u2/clk
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[11]/C
                         clock pessimism              0.104     8.747    
                         clock uncertainty           -0.046     8.701    
    SLICE_X42Y156        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.635    u2/u10/u2/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[8]/CLR
                            (recovery check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.510ns  (xvr_tx_clk rise@6.510ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.079ns (6.054%)  route 1.226ns (93.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns = ( 8.643 - 6.510 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.581ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.529ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         2.158     2.401    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.480 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         1.226     3.706    u2/u10/u2/rst_n
    SLICE_X42Y156        FDCE                                         f  u2/u10/u2/count_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      6.510     6.510 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     6.510 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     6.609    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.723 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.920     8.643    u2/u10/u2/clk
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[8]/C
                         clock pessimism              0.104     8.747    
                         clock uncertainty           -0.046     8.701    
    SLICE_X42Y156        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.635    u2/u10/u2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  4.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u1/r_data_sel_reg/CLR
                            (removal check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.924%)  route 0.318ns (89.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      1.180ns (routing 0.313ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.343ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.180     1.326    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.365 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         0.318     1.683    u2/u10/u1/r_done_reg_0
    SLICE_X38Y173        FDCE                                         f  u2/u10/u1/r_data_sel_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.331     1.498    u2/u10/u1/clk
    SLICE_X38Y173        FDCE                                         r  u2/u10/u1/r_data_sel_reg/C
                         clock pessimism             -0.067     1.431    
    SLICE_X38Y173        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.411    u2/u10/u1/r_data_sel_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u1/state_reg[1]/CLR
                            (removal check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.039ns (6.830%)  route 0.532ns (93.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      1.180ns (routing 0.313ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.343ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.180     1.326    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.365 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         0.532     1.897    u2/u10/u1/r_done_reg_0
    SLICE_X42Y159        FDCE                                         f  u2/u10/u1/state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.327     1.494    u2/u10/u1/clk
    SLICE_X42Y159        FDCE                                         r  u2/u10/u1/state_reg[1]/C
                         clock pessimism             -0.067     1.427    
    SLICE_X42Y159        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.407    u2/u10/u1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u1/state_reg[2]/CLR
                            (removal check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.039ns (6.830%)  route 0.532ns (93.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      1.180ns (routing 0.313ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.343ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.180     1.326    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.365 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         0.532     1.897    u2/u10/u1/r_done_reg_0
    SLICE_X42Y159        FDCE                                         f  u2/u10/u1/state_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.327     1.494    u2/u10/u1/clk
    SLICE_X42Y159        FDCE                                         r  u2/u10/u1/state_reg[2]/C
                         clock pessimism             -0.067     1.427    
    SLICE_X42Y159        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.407    u2/u10/u1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u1/r_done_reg/CLR
                            (removal check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.039ns (6.747%)  route 0.539ns (93.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      1.180ns (routing 0.313ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.343ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.180     1.326    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.365 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         0.539     1.904    u2/u10/u1/r_done_reg_0
    SLICE_X41Y159        FDCE                                         f  u2/u10/u1/r_done_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.332     1.499    u2/u10/u1/clk
    SLICE_X41Y159        FDCE                                         r  u2/u10/u1/r_done_reg/C
                         clock pessimism             -0.067     1.432    
    SLICE_X41Y159        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.412    u2/u10/u1/r_done_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u1/r_bram_en_reg/CLR
                            (removal check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.039ns (6.321%)  route 0.578ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      1.180ns (routing 0.313ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.343ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.180     1.326    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.365 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         0.578     1.943    u2/u10/u1/r_done_reg_0
    SLICE_X42Y158        FDCE                                         f  u2/u10/u1/r_bram_en_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.326     1.493    u2/u10/u1/clk
    SLICE_X42Y158        FDCE                                         r  u2/u10/u1/r_bram_en_reg/C
                         clock pessimism             -0.067     1.426    
    SLICE_X42Y158        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.406    u2/u10/u1/r_bram_en_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[0]/CLR
                            (removal check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.039ns (6.321%)  route 0.578ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      1.180ns (routing 0.313ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.343ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.180     1.326    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.365 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         0.578     1.943    u2/u10/u2/rst_n
    SLICE_X42Y158        FDCE                                         f  u2/u10/u2/count_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.326     1.493    u2/u10/u2/clk
    SLICE_X42Y158        FDCE                                         r  u2/u10/u2/count_reg[0]/C
                         clock pessimism             -0.067     1.426    
    SLICE_X42Y158        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.406    u2/u10/u2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u1/state_reg[0]/CLR
                            (removal check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.039ns (6.321%)  route 0.578ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      1.180ns (routing 0.313ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.343ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.180     1.326    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.365 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         0.578     1.943    u2/u10/u1/r_done_reg_0
    SLICE_X42Y158        FDCE                                         f  u2/u10/u1/state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.322     1.489    u2/u10/u1/clk
    SLICE_X42Y158        FDCE                                         r  u2/u10/u1/state_reg[0]/C
                         clock pessimism             -0.067     1.422    
    SLICE_X42Y158        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.402    u2/u10/u1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[12]/CLR
                            (removal check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.039ns (6.037%)  route 0.607ns (93.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      1.180ns (routing 0.313ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.343ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.180     1.326    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.365 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         0.607     1.972    u2/u10/u2/rst_n
    SLICE_X42Y156        FDCE                                         f  u2/u10/u2/count_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.325     1.492    u2/u10/u2/clk
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[12]/C
                         clock pessimism             -0.067     1.425    
    SLICE_X42Y156        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.405    u2/u10/u2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[13]/CLR
                            (removal check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.039ns (6.037%)  route 0.607ns (93.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      1.180ns (routing 0.313ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.343ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.180     1.326    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.365 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         0.607     1.972    u2/u10/u2/rst_n
    SLICE_X42Y156        FDCE                                         f  u2/u10/u2/count_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.325     1.492    u2/u10/u2/clk
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[13]/C
                         clock pessimism             -0.067     1.425    
    SLICE_X42Y156        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.405    u2/u10/u2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Destination:            u2/u10/u2/count_reg[14]/CLR
                            (removal check against rising-edge clock xvr_tx_clk  {rise@0.000ns fall@3.255ns period=6.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xvr_tx_clk rise@0.000ns - xvr_tx_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.039ns (6.037%)  route 0.607ns (93.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      1.180ns (routing 0.313ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.343ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.180     1.326    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y210        FDCE                                         r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y210        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.365 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=278, routed)         0.607     1.972    u2/u10/u2/rst_n
    SLICE_X42Y156        FDCE                                         f  u2/u10/u2/count_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xvr_tx_clk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y7   GTHE4_CHANNEL                0.000     0.000 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y45        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u2/u13/u4/inst/gen_gtwizard_gthe4_top.xvr_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X1Y4 (CLOCK_ROOT)    net (fo=160, routed)         1.325     1.492    u2/u10/u2/clk
    SLICE_X42Y156        FDCE                                         r  u2/u10/u2/count_reg[14]/C
                         clock pessimism             -0.067     1.425    
    SLICE_X42Y156        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.405    u2/u10/u2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.567    





