// Seed: 1218096700
module module_0;
  logic id_1, id_2;
  assign module_1.id_4 = 0;
  assign id_1 = id_2[-1'b0];
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    input  tri1  id_2
);
  initial begin : LABEL_0
    id_1 = 1;
    id_1 <= id_2;
    disable id_4;
    id_1 <= id_4;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input uwire id_1,
    input wand id_2,
    input wor id_3,
    input uwire id_4,
    output wire id_5,
    input wire id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wand id_9,
    output wand id_10,
    input tri id_11,
    input supply1 id_12,
    input tri id_13,
    output uwire id_14,
    input tri id_15,
    input tri0 id_16,
    output supply0 id_17,
    input wand id_18,
    output wire id_19,
    input tri1 id_20,
    input wor id_21,
    output wor id_22,
    output wire id_23
);
  assign id_14 = {id_3};
  module_0 modCall_1 ();
  rtran (1'd0, id_18 | id_8, -1);
endmodule
