# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../plugsin_PL.ip_user_files/bd/PLL_phase/sim/PLL_phase.vhd" \
"../../../../plugsin_PL.srcs/sources_1/imports/vhdl/10bitBuffer.vhd" \
"../../../../plugsin_PL.srcs/sources_1/imports/vhdl/DDRblock.vhd" \
"../../../../plugsin_PL.srcs/sources_1/imports/vhdl/DDRlatch.vhd" \
"../../../../plugsin_PL.srcs/sources_1/imports/vhdl/DDRshift.vhd" \
"../../../../plugsin_PL.srcs/sources_1/imports/vhdl/DFF.vhd" \
"../../../../plugsin_PL.srcs/sources_1/bd/PLL_phase/hdl/PLL_phase_wrapper.vhd" \
"../../../../plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd" \
"../../../../plugsin_PL.srcs/sources_1/imports/vhdl/byteBuffer.vhd" \
"../../../../plugsin_PL.srcs/sources_1/imports/vhdl/bit40shift.vhd" \
"../../../../plugsin_PL.srcs/sources_1/imports/vhdl/add.vhd" \
"../../../../plugsin_PL.srcs/sources_1/new/gap_counter.vhd" \
"../../../../plugsin_PL.srcs/sources_1/new/match.vhd" \
"../../../../plugsin_PL.srcs/sim_1/new/interface_tb.vhd" \

# Do not sort compile order
nosort
