% 来自 "Small-World Network Enabled Energy Efficient and Robust.pdf"
@article{ogras2006its,
  title={It’s a Small World After All: NoC Performance Optimization via Long-Range Link Insertion},
  author={Ogras, U. Y. and Marculescu, R.},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={14},
  number={7},
  pages={693--706},
  year={2006},
  publisher={IEEE}
}

@inproceedings{teuscher2007nature,
  title={Nature-inspired interconnects for self-assembled large-scale network-on-chip designs},
  author={Teuscher, C.},
  booktitle={arXiv preprint arXiv:0704.2852},
  year={2007}
}

@article{pavlidis20073,
  title={3-D Topologies for Networks on-Chip},
  author={Pavlidis, V.F. and Friedman, E. G.},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={15},
  number={10},
  pages={1081--1090},
  year={2007},
  publisher={IEEE}
}

@article{feero2008networks,
  title={Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation},
  author={Feero, B. S. and Pande, P.P.},
  journal={IEEE Transactions on Computers},
  volume={58},
  number={1},
  pages={32--45},
  year={2008},
  publisher={IEEE}
}

@article{topol2006three,
  title={Three-Dimensional Integrated Circuits},
  author={Topol, A.W. and others},
  journal={IBM Journal of Research and Development},
  volume={50},
  number={4/5},
  pages={471--483},
  year={2006},
  publisher={IBM}
}

@inproceedings{li2009high,
  title={High-Performance and Fault-Tolerant 3D NoC-Bus Hybrid Architecture Using ARB-NET Based},
  author={Li, F. and Nicopoulos, C. and Richardson, T. and Xie, Y. and Narayanan, V. and Kandemir, M.},
  booktitle={Proceedings of the Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={582--587},
  year={2009},
  organization={IEEE}
}

@article{lysne2006layered,
  title={Layered Routing in Irregular Networks},
  author={Lysne, O. and Skeie, T. and Reinemo, S. A. and Theiss, I.},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={17},
  number={1},
  pages={51--65},
  year={2006},
  publisher={IEEE}
}

@article{dubois2013elevator,
  title={Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs},
  author={Dubois, F. and Sheibanyrad, A. and Petrot, F. and Bahmani, M.},
  journal={IEEE Transactions on Computers},
  volume={62},
  number={3},
  pages={609--615},
  year={2013},
  publisher={IEEE}
}

@inproceedings{woo1995splash,
  title={The SPLASH-2 programs: characterization and methodological considerations},
  author={Woo, S. C. and Ohara, M. and Torrie, E. and Singh, J. P. and Gupta, A.},
  booktitle={Proceedings of the 22nd annual international symposium on Computer architecture},
  pages={24--36},
  year={1995}
}

@phdthesis{bienia2011benchmarking,
  title={Benchmarking modern multiprocessors},
  author={Bienia, C.},
  year={2011},
  school={Princeton University}
}

@article{loi2011characterization,
  title={Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip},
  author={Loi, I. and Angiolini, F. and Mitra, S. and Benini, L.},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={30},
  number={1},
  pages={124--134},
  year={2011},
  publisher={IEEE}
}

% 来自 "Vertical Links Minimized 3D NoC Topology and.pdf"
@article{viswanathan2018vertical,
  title={Vertical Links Minimized 3D NoC Topology and Router-Arbiter Design},
  author={Viswanathan, Nallasamy and Paramasivam, Kuppusamy and Somasundaram, Kanagasabapathi},
  journal={The International Arab Journal of Information Technology},
  volume={15},
  number={3},
  pages={469--478},
  year={2018}
}

@article{viswanathan2013performance,
  title={Performance and Cost Metrics Analysis of a 3D NoC Topology Using Network Calculus},
  author={Viswanathan, N. and Paramasivam, K. and Somasundaram, K.},
  journal={Applied Mathematical Sciences},
  volume={7},
  number={84},
  pages={4173--4184},
  year={2013}
}

@article{viswanathan2013optimized,
  title={An Optimized 3D Topology for On-Chip Communications},
  author={Viswanathan, N. and Paramasivam, K. and Somasundaram, K.},
  journal={International Journal of Computer Applications},
  volume={79},
  number={1},
  pages={1--6},
  year={2013},
  publisher={Foundation of Computer Science}
}

@inproceedings{ali2006using,
  title={Using the NS-2 Network Simulators for Evaluating Network on Chips (NoC)},
  author={Ali, M. and Welzl, M. and Adnan, A. and Nadeem, F.},
  booktitle={Proceedings International Conference on Emerging Technologies},
  pages={506--512},
  year={2006},
  organization={IEEE}
}

@article{al2003fault,
  title={A Fault-Tolerant Routing Algorithm for 3-D Torus Interconnection Networks},
  author={Al-Sadi, J. and Day, K. and Khaoua, M.},
  journal={The International Arab Journal of Information Technology},
  volume={1},
  number={0},
  pages={69--79},
  year={2003}
}

@inproceedings{bakhouya2010analytical,
  title={Analytical Performance Comparison of 2D Mesh, WK-Recursive, and Spidergon NoCs},
  author={Bakhouya, M. and Suboh, S. and Gaber, J. and El-Ghazawi, T.},
  booktitle={Proceedings of IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum},
  pages={1--6},
  year={2010},
  organization={IEEE}
}

@inproceedings{dally2001route,
  title={Route Packets, Not Wires: On Chip Interconnection Networks},
  author={Dally, W. and Towles, B.},
  booktitle={Proceedings of Design Automation Conference},
  pages={683--689},
  year={2001},
  organization={IEEE}
}

@article{depaulo20103d,
  title={3D Network-on-Chip Architectures Using Homogeneous Meshes and Heterogeneous Floor Plans},
  author={DePaulo, V. and Ababei, C.},
  journal={International Journal of Reconfigurable Computing},
  volume={2010},
  pages={1--12},
  year={2010},
  publisher={Hindawi}
}

@inproceedings{dimitrakopoulos2008fast,
  title={Fast Arbiters for On-Chip Network Switches},
  author={Dimitrakopoulos, G. and Chrysos, N. and Galanopoulos, K.},
  booktitle={Proceedings of the IEEE International Conference on Computer Design},
  pages={664--670},
  year={2008},
  organization={IEEE}
}

% 来自 "cluster Mesh.pdf"
@article{tosun2010fit,
  title={FIT: Fast Irregular Topology generation algorithm for application specific NoCs},
  author={Tosun, S.},
  journal={IEICE Electronics Express},
  volume={7},
  number={15},
  pages={1132--1138},
  year={2010},
  publisher={The Institute of Electronics, Information and Communication Engineers}
}

@article{feero2009networks,
  title={Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation},
  author={Feero, B. S. and Pande, P. P.},
  journal={IEEE Transactions on Computers},
  volume={58},
  number={1},
  pages={32--45},
  year={2009},
  publisher={IEEE}
}

@article{pavlidis20073d,
  title={3-D Topologies for Networks-on-Chip},
  author={Pavlidis, V. F. and Friedman, E. G.},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={15},
  number={10},
  pages={1081--1090},
  year={2007},
  publisher={IEEE}
}

@inproceedings{cheng2011vertical,
  title={Vertical interconnects squeezing in symmetric 3D mesh Network-on-Chip},
  author={Cheng, L. and Zhang, L. and Han, Y. and Li, X.},
  booktitle={Proceedings of the 16th Asia and South Pacific Design Automation Conference (ASP-DAC)},
  pages={357--362},
  year={2011},
  organization={IEEE}
}

@article{motoyoshi2009through,
  title={Through-Silicon Via (TSV)},
  author={Motoyoshi, M.},
  journal={Proceedings of the IEEE},
  volume={97},
  number={1},
  pages={43--48},
  year={2009},
  publisher={IEEE}
}

% 来自 "Save Your Energy.pdf"
@inproceedings{kim2007flattened,
  title={Flattened Butterfly Topology for On-Chip Networks},
  author={Kim, J. and Balfour, J. and Dally, W.},
  booktitle={Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-40)},
  pages={172--182},
  year={2007},
  organization={IEEE}
}

@inproceedings{yang2008node,
  title={A Node Coding and the Improved Routing Algorithm in Torus Topology},
  author={Yang, X. and Du, H. and Han, J.},
  booktitle={Proceedings of the International Conference on Computer Science and Information Technology (ICCSIT)},
  pages={443--447},
  year={2008},
  organization={IEEE}
}

@inproceedings{ye2002analysis,
  title={Analysis of power consumption on switch fabrics in network routers},
  author={Ye, T. and Benini, L. and De Micheli, G.},
  booktitle={Proceedings of the 39th Design Automation Conference},
  pages={524--529},
  year={2002},
  organization={IEEE}
}

@inproceedings{wang2002orion,
  title={Orion: a power-performance simulator for interconnection networks},
  author={Wang, H.-S. and Zhu, X. and Peh, L.-S. and Malik, S.},
  booktitle={Proceedings of the 35th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-35)},
  pages={294--305},
  year={2002},
  organization={IEEE}
}

@inproceedings{murali2004sunmap,
  title={SUNMAP: a tool for automatic topology selection and generation for NoCs},
  author={Murali, S. and De Micheli, G.},
  booktitle={Proceedings of the 41st Design Automation Conference},
  pages={914--919},
  year={2004},
  organization={IEEE}
}

@inproceedings{jalabert2004xpipescompiler,
  title={XpipesCompiler: a tool for instantiating application specific networks on chips},
  author={Jalabert, A. and Murali, S. and Benini, L. and De Micheli, G.},
  booktitle={Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE)},
  volume={2},
  pages={884--889},
  year={2004},
  organization={IEEE}
}

@inproceedings{stergiou2005xpipes,
  title={Xpipes Lite: a synthesis oriented design library for networks on chips},
  author={Stergiou, S. and Angiolini, F. and Carta, S. and Raffo, L. and Bertozzi, D. and De Micheli, G.},
  booktitle={Proceedings of the Design, Automation and Test in Europe (DATE)},
  pages={1188--1193},
  year={2005},
  organization={IEEE}
}

@inproceedings{benini2006application,
  title={Application Specific NoC Design},
  author={Benini, L.},
  booktitle={Proceedings of the Design, Automation and Test in Europe (DATE)},
  volume={1},
  pages={1--5},
  year={2006},
  organization={IEEE}
}

@inproceedings{ghadiry2008new,
  title={New approach to calculate energy on NoC},
  author={Ghadiry, M. H. and Nadi, M. and Rahmati, D.},
  booktitle={Proceedings of the International Conference on Computer and Communication Engineering (ICCCE)},
  pages={1098--1104},
  year={2008},
  organization={IEEE}
}

@inproceedings{park2008mira,
  title={MIRA: A Multi-layered On-Chip Interconnect Router Architecture},
  author={Park, D. and Eachempati, S. and Das, R. and Mishra, A. K. and Xie, Y. and Vijaykrishnan, N. and Das, C. R.},
  booktitle={Proceedings of the 35th International Symposium on Computer Architecture (ISCA)},
  pages={251--261},
  year={2008},
  organization={IEEE}
}