
all: syn

syn: 
	sbt "runMain pdm.SpdifVerilogSyn"

sim:
	sbt "runMain pdm.SpdifVerilogSim"

