Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 15:53:12 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_457_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.997ns (29.806%)  route 2.348ns (70.194%))
  Logic Levels:           11  (CARRY8=3 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 6.802 - 4.000 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.402ns (routing 1.167ns, distribution 1.235ns)
  Clock Net Delay (Destination): 2.155ns (routing 1.060ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=21957, routed)       2.402     3.339    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y380       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y380       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.418 r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/Q
                         net (fo=1, routed)           0.225     3.643    Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/shiftedFracY_d1_reg[23]
    SLICE_X127Y380       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     3.694 r  Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6/O
                         net (fo=1, routed)           0.057     3.751    Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6_n_0
    SLICE_X127Y380       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.899 r  Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5/O
                         net (fo=1, routed)           0.278     4.177    Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5_n_0
    SLICE_X126Y379       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.216 r  Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2/O
                         net (fo=1, routed)           0.040     4.256    Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2_n_0
    SLICE_X126Y379       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     4.308 r  Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1/O
                         net (fo=4, routed)           0.392     4.700    Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X127Y374       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.750 r  Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9/O
                         net (fo=1, routed)           0.009     4.759    Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X127Y374       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.949 r  Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.975    Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X127Y375       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.990 r  Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.016    Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X127Y376       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.132 f  Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/O[7]
                         net (fo=6, routed)           0.302     5.434    Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/level5[24]
    SLICE_X130Y377       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     5.591 f  Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5/O
                         net (fo=1, routed)           0.160     5.751    Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5_n_0
    SLICE_X130Y378       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.801 f  Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2/O
                         net (fo=6, routed)           0.439     6.240    Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2_n_0
    SLICE_X125Y375       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.290 r  Sum10_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1/O
                         net (fo=13, routed)          0.394     6.684    Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X127Y374       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=21957, routed)       2.155     6.802    Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLICE_X127Y374       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/C
                         clock pessimism              0.462     7.264    
                         clock uncertainty           -0.035     7.229    
    SLICE_X127Y374       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     7.155    Sum10_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  0.470    




