23:29:06 INFO  : Registering command handlers for SDK TCF services
23:29:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\temp_xsdb_launch_script.tcl
23:29:10 INFO  : XSCT server has started successfully.
23:29:11 INFO  : Successfully done setting XSCT server connection channel  
23:29:11 INFO  : Successfully done setting SDK workspace  
23:29:11 INFO  : Processing command line option -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf.
23:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
23:34:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
23:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
23:34:46 INFO  : 'fpga -state' command is executed.
23:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:47 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
23:34:47 INFO  : 'jtag frequency' command is executed.
23:34:47 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:34:47 INFO  : Context for 'APU' is selected.
23:34:47 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:34:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:47 INFO  : Context for 'APU' is selected.
23:34:47 INFO  : 'stop' command is executed.
23:34:47 INFO  : 'ps7_init' command is executed.
23:34:47 INFO  : 'ps7_post_config' command is executed.
23:34:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:34:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:48 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/webcam/Debug/webcam.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/webcam/Debug/webcam.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:48 INFO  : Memory regions updated for context APU
23:34:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:48 INFO  : 'con' command is executed.
23:34:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

23:34:48 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_webcam.elf_on_local.tcl'
23:35:09 INFO  : Disconnected from the channel tcfchan#1.
23:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
23:36:25 INFO  : 'fpga -state' command is executed.
23:36:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:25 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
23:36:25 INFO  : 'jtag frequency' command is executed.
23:36:25 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:36:25 INFO  : Context for 'APU' is selected.
23:36:28 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:36:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:28 INFO  : Context for 'APU' is selected.
23:36:28 INFO  : 'stop' command is executed.
23:36:29 INFO  : 'ps7_init' command is executed.
23:36:29 INFO  : 'ps7_post_config' command is executed.
23:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:29 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/webcam/Debug/webcam.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/webcam/Debug/webcam.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:29 INFO  : Memory regions updated for context APU
23:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:29 INFO  : 'con' command is executed.
23:36:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

23:36:29 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_webcam.elf_on_local.tcl'
04:23:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1639860698451,  Project:1639845923594
04:23:23 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:23:42 INFO  : Copied contents of C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
04:23:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:23:53 INFO  : 
04:23:54 INFO  : Updating hardware inferred compiler options for webcam.
04:23:54 INFO  : Clearing existing target manager status.
04:23:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:23:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:24:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
04:24:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
04:24:55 INFO  : Disconnected from the channel tcfchan#2.
04:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
04:25:08 INFO  : 'fpga -state' command is executed.
04:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:25:09 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
04:25:09 INFO  : 'jtag frequency' command is executed.
04:25:09 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:25:09 INFO  : Context for 'APU' is selected.
04:25:09 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
04:25:09 INFO  : 'configparams force-mem-access 1' command is executed.
04:25:09 INFO  : Context for 'APU' is selected.
04:25:09 INFO  : 'stop' command is executed.
04:25:09 INFO  : 'ps7_init' command is executed.
04:25:09 INFO  : 'ps7_post_config' command is executed.
04:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:09 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/webcam/Debug/webcam.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:25:09 INFO  : 'configparams force-mem-access 0' command is executed.
04:25:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/webcam/Debug/webcam.elf
configparams force-mem-access 0
----------------End of Script----------------

04:25:10 INFO  : Memory regions updated for context APU
04:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:10 INFO  : 'con' command is executed.
04:25:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

04:25:10 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_webcam.elf_on_local.tcl'
04:25:30 INFO  : Disconnected from the channel tcfchan#3.
