<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/On Chip Memory,Library,Library/Memory Interfaces and Controllers,Project,Library/Basic Functions" />
 <window width="1602" height="799" x="-1" y="-1" />
 <generation synthesis="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
