Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  lab1.vo
Sim SDF file          :  lab1__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File lab1_run_msim_gate_verilog.do already exists - backing up current file as lab1_run_msim_gate_verilog.do.bak2
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do lab1_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {lab1.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 04:00:15 on Mar 17,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." lab1.vo 
ModelSim-Altera Info: # -- Compiling module lab1
ModelSim-Altera Info: # -- Compiling module hard_block
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	lab1
ModelSim-Altera Info: # End time: 04:00:15 on Mar 17,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Pratice/Homework\ 1 {D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 04:00:15 on Mar 17,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Pratice/Homework 1" D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v 
ModelSim-Altera Info: # -- Compiling module lab1_tb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	lab1_tb
ModelSim-Altera Info: # End time: 04:00:15 on Mar 17,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  lab1_tb
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" lab1_tb 
ModelSim-Altera Info: # Start time: 04:00:15 on Mar 17,2022
ModelSim-Altera Info: # Loading work.lab1_tb
ModelSim-Altera Info: # Loading work.lab1
ModelSim-Altera Info: # Loading work.hard_block
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_clkctrl
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mux41
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_ena_reg
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb
ModelSim-Altera Info: # Loading altera_ver.dffeas
ModelSim-Altera Info: # SDF 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Loading instances from lab1_v.sdo
ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim-Altera Info: # Loading timing data from lab1_v.sdo
ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /lab1_tb File: D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # time=  0,reset_n=0,key0=x,hex0=xx hex1=xx hex2=xx hex3=xx hex4=xx hex5=xx hex6=xx hex7=40
ModelSim-Altera Info: # time=  5,reset_n=0,key0=x,hex0=xX hex1=xx hex2=xx hex3=xx hex4=xx hex5=xx hex6=xx hex7=40
ModelSim-Altera Info: # time=  6,reset_n=0,key0=x,hex0=XX hex1=xx hex2=xx hex3=xx hex4=xx hex5=xx hex6=xx hex7=40
ModelSim-Altera Info: # time=  6,reset_n=0,key0=x,hex0=XX hex1=xx hex2=xx hex3=xx hex4=xx hex5=xx hex6=xx hex7=40
ModelSim-Altera Info: # time=  6,reset_n=0,key0=x,hex0=XX hex1=xx hex2=xx hex3=xx hex4=xx hex5=xX hex6=xx hex7=40
ModelSim-Altera Info: # time=  6,reset_n=0,key0=x,hex0=XX hex1=xX hex2=xx hex3=xx hex4=xx hex5=xX hex6=xx hex7=40
ModelSim-Altera Info: # time=  6,reset_n=0,key0=x,hex0=XX hex1=xX hex2=xx hex3=xx hex4=xx hex5=xX hex6=xx hex7=40
ModelSim-Altera Info: # time=  6,reset_n=0,key0=x,hex0=XX hex1=xX hex2=xx hex3=xx hex4=xX hex5=xX hex6=xx hex7=40
ModelSim-Altera Info: # time=  6,reset_n=0,key0=x,hex0=XX hex1=xX hex2=xX hex3=xx hex4=xX hex5=xX hex6=xx hex7=40
ModelSim-Altera Info: # time=  6,reset_n=0,key0=x,hex0=XX hex1=xX hex2=xX hex3=xx hex4=xX hex5=xX hex6=xx hex7=40
ModelSim-Altera Info: # time=  6,reset_n=0,key0=x,hex0=XX hex1=XX hex2=xX hex3=xx hex4=xX hex5=xX hex6=xx hex7=40
ModelSim-Altera Info: # time=  6,reset_n=0,key0=x,hex0=XX hex1=XX hex2=xX hex3=xx hex4=xX hex5=xX hex6=xX hex7=40
ModelSim-Altera Info: # time=  6,reset_n=0,key0=x,hex0=XX hex1=XX hex2=xX hex3=xx hex4=xX hex5=xX hex6=xX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=xX hex3=xX hex4=xX hex5=xX hex6=xX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=xX hex3=XX hex4=xX hex5=xX hex6=xX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=xX hex3=XX hex4=xX hex5=xX hex6=xX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=XX hex3=XX hex4=xX hex5=xX hex6=xX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=X0 hex3=XX hex4=xX hex5=xX hex6=xX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=X0 hex3=XX hex4=xX hex5=xX hex6=xX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=X0 hex3=XX hex4=xX hex5=xX hex6=XX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=X0 hex3=XX hex4=XX hex5=xX hex6=XX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=X0 hex3=XX hex4=XX hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=X0 hex3=XX hex4=XX hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=X0 hex3=XX hex4=XX hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=XX hex2=40 hex3=XX hex4=XX hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=X0 hex2=40 hex3=XX hex4=XX hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  7,reset_n=0,key0=x,hex0=XX hex1=X0 hex2=40 hex3=XX hex4=XX hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  8,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=XX hex4=XX hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  8,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=4X hex4=XX hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  8,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=4X hex4=XX hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  8,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=4X hex4=XX hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  8,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=4X hex4=4X hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  8,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=4X hex4=4X hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  8,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=4X hex4=4X hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  8,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=4X hex4=4X hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  8,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=4X hex4=4X hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  8,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=4X hex4=4X hex5=XX hex6=XX hex7=40
ModelSim-Altera Info: # time=  9,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=4X hex4=4X hex5=4X hex6=XX hex7=40
ModelSim-Altera Info: # time=  9,reset_n=0,key0=x,hex0=4X hex1=X0 hex2=40 hex3=4X hex4=4X hex5=4X hex6=XX hex7=40
ModelSim-Altera Info: # time=  9,reset_n=0,key0=x,hex0=4X hex1=40 hex2=40 hex3=4X hex4=4X hex5=4X hex6=XX hex7=40
ModelSim-Altera Info: # time=  9,reset_n=0,key0=x,hex0=4X hex1=40 hex2=40 hex3=4X hex4=4X hex5=4X hex6=XX hex7=40
ModelSim-Altera Info: # time=  9,reset_n=0,key0=x,hex0=4X hex1=40 hex2=40 hex3=4X hex4=4X hex5=4X hex6=XX hex7=40
ModelSim-Altera Info: # time= 10,reset_n=0,key0=x,hex0=4X hex1=40 hex2=40 hex3=40 hex4=4X hex5=4X hex6=XX hex7=40
ModelSim-Altera Info: # time= 10,reset_n=0,key0=x,hex0=4X hex1=40 hex2=40 hex3=40 hex4=4X hex5=40 hex6=XX hex7=40
ModelSim-Altera Info: # time= 10,reset_n=0,key0=x,hex0=40 hex1=40 hex2=40 hex3=40 hex4=4X hex5=40 hex6=XX hex7=40
ModelSim-Altera Info: # time= 10,reset_n=0,key0=x,hex0=40 hex1=40 hex2=40 hex3=40 hex4=4X hex5=40 hex6=X0 hex7=40
ModelSim-Altera Info: # time= 10,reset_n=0,key0=x,hex0=40 hex1=40 hex2=40 hex3=40 hex4=4X hex5=40 hex6=40 hex7=40
ModelSim-Altera Info: # time= 10,reset_n=0,key0=x,hex0=40 hex1=40 hex2=40 hex3=40 hex4=40 hex5=40 hex6=40 hex7=40
ModelSim-Altera Info: # time= 30,reset_n=1,key0=x,hex0=40 hex1=40 hex2=40 hex3=40 hex4=40 hex5=40 hex6=40 hex7=40
ModelSim-Altera Info: # ** Note: $stop    : D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v(64)
ModelSim-Altera Info: #    Time: 114000030 ns  Iteration: 0  Instance: /lab1_tb
ModelSim-Altera Info: # Break in Module lab1_tb at D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v line 64
ModelSim-Altera Info: # End time: 04:04:11 on Mar 17,2022, Elapsed time: 0:03:56
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
