

================================================================
== Vivado HLS Report for 'Gamelogic2'
================================================================
* Date:           Mon Apr 22 17:17:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Gamelogic2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.577|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   36|    1|   36|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    228|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     394|    238|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    169|
|Register         |        -|      -|     112|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     506|    635|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Gamelogic2_urem_3bkb_U1  |Gamelogic2_urem_3bkb  |        0|      0|  394|  238|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  394|  238|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_i_i_fu_310_p2             |     *    |      0|  0|  20|           4|          32|
    |grp_fu_321_p0                 |     +    |      0|  0|  39|           7|          32|
    |tmp_8_fu_102_p2               |     +    |      0|  0|  14|          10|           5|
    |tmp_9_fu_108_p2               |     +    |      0|  0|  14|          10|           4|
    |sel_tmp11_fu_202_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp14_fu_222_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp17_fu_248_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp20_fu_274_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp3_fu_150_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp4_fu_156_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp6_fu_182_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp9_fu_176_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp_fu_130_p2             |    and   |      0|  0|   2|           1|           1|
    |right_out                     |   icmp   |      0|  0|  11|           7|           6|
    |brmerge2_fu_300_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp24_demorgan_fu_236_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp31_demorgan_fu_262_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_294_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_288_p2                 |    or    |      0|  0|   2|           1|           1|
    |p_9_fu_122_p3                 |  select  |      0|  0|  10|           1|          10|
    |p_s_fu_114_p3                 |  select  |      0|  0|  10|           1|          10|
    |sel_tmp12_fu_208_p3           |  select  |      0|  0|  10|           1|          10|
    |sel_tmp15_fu_228_p3           |  select  |      0|  0|  10|           1|          10|
    |sel_tmp18_fu_254_p3           |  select  |      0|  0|  10|           1|          10|
    |sel_tmp1_fu_136_p3            |  select  |      0|  0|  10|           1|          10|
    |sel_tmp5_fu_162_p3            |  select  |      0|  0|  10|           1|          10|
    |sel_tmp7_fu_188_p3            |  select  |      0|  0|  10|           1|          10|
    |to_add_8_fu_280_p3            |  select  |      0|  0|  10|           1|          10|
    |sel_tmp10_fu_196_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp13_fu_216_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp16_fu_242_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp19_fu_268_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp2_fu_144_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp8_fu_170_p2            |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 228|          67|         195|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |RandSeed          |  32|   0|   32|          0|
    |ap_CS_fsm         |  37|   0|   37|          0|
    |brmerge2_reg_349  |   1|   0|    1|          0|
    |tmp_i_i_reg_353   |  32|   0|   32|          0|
    |to_add_8_reg_344  |  10|   0|   10|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 112|   0|  112|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     Gamelogic2    | return value |
|btn0               |  in |    1|   ap_none  |        btn0       |    scalar    |
|btn1               |  in |    1|   ap_none  |        btn1       |    scalar    |
|btn2               |  in |    1|   ap_none  |        btn2       |    scalar    |
|btn3               |  in |    1|   ap_none  |        btn3       |    scalar    |
|center_line_out_V  | out |   10|   ap_none  | center_line_out_V |    pointer   |
|center_line_in_V   |  in |   10|   ap_none  |  center_line_in_V |    scalar    |
|right_out          | out |    1|   ap_none  |     right_out     |    pointer   |
|right_in           |  in |    1|   ap_none  |      right_in     |    scalar    |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (brmerge2)
	37  / (!brmerge2)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.57>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %btn0), !map !89"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %btn1), !map !95"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %btn2), !map !99"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %btn3), !map !103"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %center_line_out_V), !map !107"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %center_line_in_V), !map !111"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %right_out), !map !115"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %right_in), !map !119"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @Gamelogic2_str) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%right_in_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %right_in)" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 47 'read' 'right_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%center_line_in_V_rea = call i10 @_ssdm_op_Read.ap_none.i10(i10 %center_line_in_V)" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 48 'read' 'center_line_in_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%btn3_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %btn3)" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 49 'read' 'btn3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%btn2_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %btn2)" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 50 'read' 'btn2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%btn1_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %btn1)" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 51 'read' 'btn1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%btn0_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %btn0)" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 52 'read' 'btn0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %btn0, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Gamelogic2/Gamelogic2.cpp:61]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %btn1, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Gamelogic2/Gamelogic2.cpp:62]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %btn2, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Gamelogic2/Gamelogic2.cpp:63]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %btn3, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Gamelogic2/Gamelogic2.cpp:64]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %right_out, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Gamelogic2/Gamelogic2.cpp:65]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %right_in, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Gamelogic2/Gamelogic2.cpp:66]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %center_line_out_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Gamelogic2/Gamelogic2.cpp:67]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %center_line_in_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Gamelogic2/Gamelogic2.cpp:68]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.73ns)   --->   "%tmp_8 = add i10 %center_line_in_V_rea, -10" [Gamelogic2/Gamelogic2.cpp:97]   --->   Operation 61 'add' 'tmp_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.73ns)   --->   "%tmp_9 = add i10 %center_line_in_V_rea, 10" [Gamelogic2/Gamelogic2.cpp:97]   --->   Operation 62 'add' 'tmp_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%p_s = select i1 %btn3_read, i10 %tmp_8, i10 %center_line_in_V_rea" [Gamelogic2/Gamelogic2.cpp:79]   --->   Operation 63 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%p_9 = select i1 %btn3_read, i10 %tmp_9, i10 %center_line_in_V_rea" [Gamelogic2/Gamelogic2.cpp:90]   --->   Operation 64 'select' 'p_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%sel_tmp = and i1 %right_in_read, %btn0_read" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 65 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp1 = select i1 %sel_tmp, i10 %tmp_8, i10 %p_9" [Gamelogic2/Gamelogic2.cpp:90]   --->   Operation 66 'select' 'sel_tmp1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp2 = xor i1 %btn0_read, true" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 67 'xor' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %right_in_read, %sel_tmp2" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 68 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = and i1 %sel_tmp3, %btn2_read" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 69 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = select i1 %sel_tmp4, i10 %tmp_9, i10 %sel_tmp1" [Gamelogic2/Gamelogic2.cpp:90]   --->   Operation 70 'select' 'sel_tmp5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %btn2_read, true" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 71 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp3, %sel_tmp8" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 72 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = and i1 %sel_tmp9, %btn1_read" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 73 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = select i1 %sel_tmp6, i10 %tmp_9, i10 %sel_tmp5" [Gamelogic2/Gamelogic2.cpp:90]   --->   Operation 74 'select' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%sel_tmp10 = xor i1 %btn1_read, true" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 75 'xor' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%sel_tmp11 = and i1 %sel_tmp9, %sel_tmp10" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 76 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp12 = select i1 %sel_tmp11, i10 %p_s, i10 %sel_tmp7" [Gamelogic2/Gamelogic2.cpp:90]   --->   Operation 77 'select' 'sel_tmp12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%sel_tmp13 = xor i1 %right_in_read, true" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 78 'xor' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%sel_tmp14 = and i1 %btn0_read, %sel_tmp13" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 79 'and' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp15 = select i1 %sel_tmp14, i10 %tmp_9, i10 %sel_tmp12" [Gamelogic2/Gamelogic2.cpp:90]   --->   Operation 80 'select' 'sel_tmp15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.97ns)   --->   "%sel_tmp24_demorgan = or i1 %right_in_read, %btn0_read" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 81 'or' 'sel_tmp24_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp18)   --->   "%sel_tmp16 = xor i1 %sel_tmp24_demorgan, true" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 82 'xor' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp18)   --->   "%sel_tmp17 = and i1 %btn2_read, %sel_tmp16" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 83 'and' 'sel_tmp17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp18 = select i1 %sel_tmp17, i10 %tmp_8, i10 %sel_tmp15" [Gamelogic2/Gamelogic2.cpp:90]   --->   Operation 84 'select' 'sel_tmp18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node to_add_8)   --->   "%sel_tmp31_demorgan = or i1 %sel_tmp24_demorgan, %btn2_read" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 85 'or' 'sel_tmp31_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node to_add_8)   --->   "%sel_tmp19 = xor i1 %sel_tmp31_demorgan, true" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 86 'xor' 'sel_tmp19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node to_add_8)   --->   "%sel_tmp20 = and i1 %btn1_read, %sel_tmp19" [Gamelogic2/Gamelogic2.cpp:60]   --->   Operation 87 'and' 'sel_tmp20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%to_add_8 = select i1 %sel_tmp20, i10 %tmp_8, i10 %sel_tmp18" [Gamelogic2/Gamelogic2.cpp:90]   --->   Operation 88 'select' 'to_add_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%tmp = or i1 %btn0_read, %btn1_read" [Gamelogic2/Gamelogic2.cpp:95]   --->   Operation 89 'or' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%tmp1 = or i1 %btn2_read, %btn3_read" [Gamelogic2/Gamelogic2.cpp:95]   --->   Operation 90 'or' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%brmerge2 = or i1 %tmp1, %tmp" [Gamelogic2/Gamelogic2.cpp:95]   --->   Operation 91 'or' 'brmerge2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %brmerge2, label %0, label %._crit_edge" [Gamelogic2/Gamelogic2.cpp:95]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%RandSeed_load = load i32* @RandSeed, align 4" [Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 93 'load' 'RandSeed_load' <Predicate = (brmerge2)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (8.51ns)   --->   "%tmp_i_i = mul i32 13, %RandSeed_load" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 94 'mul' 'tmp_i_i' <Predicate = (brmerge2)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.68>
ST_2 : Operation 95 [1/1] (2.55ns)   --->   "%tmp_1_i_i = add i32 100, %tmp_i_i" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 95 'add' 'tmp_1_i_i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [36/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 96 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 97 [35/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 97 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 98 [34/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 98 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 99 [33/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 99 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 100 [32/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 100 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 101 [31/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 101 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 102 [30/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 102 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 103 [29/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 103 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 104 [28/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 104 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 105 [27/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 105 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 106 [26/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 106 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 107 [25/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 107 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 108 [24/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 108 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 109 [23/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 109 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 110 [22/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 110 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 111 [21/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 111 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 112 [20/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 112 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 113 [19/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 113 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 114 [18/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 114 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 115 [17/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 115 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 116 [16/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 116 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 117 [15/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 117 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 118 [14/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 118 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 119 [13/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 119 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 120 [12/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 120 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 121 [11/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 121 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 122 [10/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 122 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 123 [9/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 123 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 124 [8/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 124 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 125 [7/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 125 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 126 [6/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 126 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 127 [5/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 127 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 128 [4/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 128 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 129 [3/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 129 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 130 [2/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 130 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.62>
ST_37 : Operation 131 [1/36] (4.13ns)   --->   "%tmp_2_i_i = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:40->Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 131 'urem' 'tmp_2_i_i' <Predicate = (brmerge2)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %tmp_2_i_i to i7" [Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 132 'trunc' 'tmp_1' <Predicate = (brmerge2)> <Delay = 0.00>
ST_37 : Operation 133 [1/1] (0.00ns)   --->   "store i32 %tmp_2_i_i, i32* @RandSeed, align 4" [Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 133 'store' <Predicate = (brmerge2)> <Delay = 0.00>
ST_37 : Operation 134 [1/1] (1.48ns)   --->   "%tmp_3_i = icmp ugt i7 %tmp_1, 50" [Gamelogic2/Gamelogic2.cpp:46->Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 134 'icmp' 'tmp_3_i' <Predicate = (brmerge2)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 135 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %right_out, i1 %tmp_3_i)" [Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 135 'write' <Predicate = (brmerge2)> <Delay = 0.00>
ST_37 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 136 'br' <Predicate = (brmerge2)> <Delay = 0.00>
ST_37 : Operation 137 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i10P(i10* %center_line_out_V, i10 %to_add_8)" [Gamelogic2/Gamelogic2.cpp:97]   --->   Operation 137 'write' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 138 [1/1] (0.00ns)   --->   "ret void" [Gamelogic2/Gamelogic2.cpp:99]   --->   Operation 138 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ btn0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ btn1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ btn2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ btn3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ center_line_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ center_line_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RandSeed]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_38          (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_39          (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_40          (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_41          (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_42          (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_43          (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_44          (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_45          (specbitsmap  ) [ 00000000000000000000000000000000000000]
StgValue_46          (spectopmodule) [ 00000000000000000000000000000000000000]
right_in_read        (read         ) [ 00000000000000000000000000000000000000]
center_line_in_V_rea (read         ) [ 00000000000000000000000000000000000000]
btn3_read            (read         ) [ 00000000000000000000000000000000000000]
btn2_read            (read         ) [ 00000000000000000000000000000000000000]
btn1_read            (read         ) [ 00000000000000000000000000000000000000]
btn0_read            (read         ) [ 00000000000000000000000000000000000000]
StgValue_53          (specinterface) [ 00000000000000000000000000000000000000]
StgValue_54          (specinterface) [ 00000000000000000000000000000000000000]
StgValue_55          (specinterface) [ 00000000000000000000000000000000000000]
StgValue_56          (specinterface) [ 00000000000000000000000000000000000000]
StgValue_57          (specinterface) [ 00000000000000000000000000000000000000]
StgValue_58          (specinterface) [ 00000000000000000000000000000000000000]
StgValue_59          (specinterface) [ 00000000000000000000000000000000000000]
StgValue_60          (specinterface) [ 00000000000000000000000000000000000000]
tmp_8                (add          ) [ 00000000000000000000000000000000000000]
tmp_9                (add          ) [ 00000000000000000000000000000000000000]
p_s                  (select       ) [ 00000000000000000000000000000000000000]
p_9                  (select       ) [ 00000000000000000000000000000000000000]
sel_tmp              (and          ) [ 00000000000000000000000000000000000000]
sel_tmp1             (select       ) [ 00000000000000000000000000000000000000]
sel_tmp2             (xor          ) [ 00000000000000000000000000000000000000]
sel_tmp3             (and          ) [ 00000000000000000000000000000000000000]
sel_tmp4             (and          ) [ 00000000000000000000000000000000000000]
sel_tmp5             (select       ) [ 00000000000000000000000000000000000000]
sel_tmp8             (xor          ) [ 00000000000000000000000000000000000000]
sel_tmp9             (and          ) [ 00000000000000000000000000000000000000]
sel_tmp6             (and          ) [ 00000000000000000000000000000000000000]
sel_tmp7             (select       ) [ 00000000000000000000000000000000000000]
sel_tmp10            (xor          ) [ 00000000000000000000000000000000000000]
sel_tmp11            (and          ) [ 00000000000000000000000000000000000000]
sel_tmp12            (select       ) [ 00000000000000000000000000000000000000]
sel_tmp13            (xor          ) [ 00000000000000000000000000000000000000]
sel_tmp14            (and          ) [ 00000000000000000000000000000000000000]
sel_tmp15            (select       ) [ 00000000000000000000000000000000000000]
sel_tmp24_demorgan   (or           ) [ 00000000000000000000000000000000000000]
sel_tmp16            (xor          ) [ 00000000000000000000000000000000000000]
sel_tmp17            (and          ) [ 00000000000000000000000000000000000000]
sel_tmp18            (select       ) [ 00000000000000000000000000000000000000]
sel_tmp31_demorgan   (or           ) [ 00000000000000000000000000000000000000]
sel_tmp19            (xor          ) [ 00000000000000000000000000000000000000]
sel_tmp20            (and          ) [ 00000000000000000000000000000000000000]
to_add_8             (select       ) [ 00111111111111111111111111111111111111]
tmp                  (or           ) [ 00000000000000000000000000000000000000]
tmp1                 (or           ) [ 00000000000000000000000000000000000000]
brmerge2             (or           ) [ 01111111111111111111111111111111111111]
StgValue_92          (br           ) [ 00000000000000000000000000000000000000]
RandSeed_load        (load         ) [ 00000000000000000000000000000000000000]
tmp_i_i              (mul          ) [ 00100000000000000000000000000000000000]
tmp_1_i_i            (add          ) [ 00011111111111111111111111111111111111]
tmp_2_i_i            (urem         ) [ 00000000000000000000000000000000000000]
tmp_1                (trunc        ) [ 00000000000000000000000000000000000000]
StgValue_133         (store        ) [ 00000000000000000000000000000000000000]
tmp_3_i              (icmp         ) [ 00000000000000000000000000000000000000]
StgValue_135         (write        ) [ 00000000000000000000000000000000000000]
StgValue_136         (br           ) [ 00000000000000000000000000000000000000]
StgValue_137         (write        ) [ 00000000000000000000000000000000000000]
StgValue_138         (ret          ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="btn0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="btn1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="btn2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="btn3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="center_line_out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_line_out_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="center_line_in_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_line_in_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="right_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="right_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_in"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="RandSeed">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RandSeed"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Gamelogic2_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i10P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="right_in_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_in_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="center_line_in_V_rea_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="center_line_in_V_rea/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="btn3_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="btn3_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="btn2_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="btn2_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="btn1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="btn1_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="btn0_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="btn0_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_135_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_135/37 "/>
</bind>
</comp>

<comp id="95" class="1004" name="StgValue_137_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="10" slack="0"/>
<pin id="98" dir="0" index="2" bw="10" slack="36"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_137/37 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_8_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_9_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_9_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_9/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sel_tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sel_tmp1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sel_tmp2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sel_tmp3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sel_tmp4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sel_tmp5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="0" index="2" bw="10" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sel_tmp8_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sel_tmp9_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sel_tmp6_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sel_tmp7_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="10" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sel_tmp10_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp10/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sel_tmp11_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sel_tmp12_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="0" index="2" bw="10" slack="0"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp12/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sel_tmp13_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp13/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sel_tmp14_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp14/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sel_tmp15_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="10" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp15/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sel_tmp24_demorgan_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp24_demorgan/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sel_tmp16_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp16/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sel_tmp17_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp17/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sel_tmp18_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="10" slack="0"/>
<pin id="257" dir="0" index="2" bw="10" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp18/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sel_tmp31_demorgan_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp31_demorgan/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sel_tmp19_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp19/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sel_tmp20_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp20/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="to_add_8_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="0" index="2" bw="10" slack="0"/>
<pin id="284" dir="1" index="3" bw="10" slack="36"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="to_add_8/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="brmerge2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="36"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge2/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="RandSeed_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RandSeed_load/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_i_i_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_1_i_i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i_i/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_2_i_i/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/37 "/>
</bind>
</comp>

<comp id="331" class="1004" name="StgValue_133_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/37 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_3_i_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/37 "/>
</bind>
</comp>

<comp id="344" class="1005" name="to_add_8_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="36"/>
<pin id="346" dir="1" index="1" bw="10" slack="36"/>
</pin_list>
<bind>
<opset="to_add_8 "/>
</bind>
</comp>

<comp id="349" class="1005" name="brmerge2_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="36"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_i_i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_1_i_i_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="58" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="58" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="64" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="102" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="58" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="64" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="108" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="58" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="52" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="82" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="102" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="122" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="82" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="52" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="70" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="108" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="136" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="70" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="150" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="76" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="108" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="162" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="76" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="176" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="114" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="188" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="52" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="82" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="108" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="208" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="52" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="82" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="70" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="102" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="228" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="236" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="70" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="76" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="102" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="254" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="82" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="76" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="70" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="64" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="288" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="321" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="327" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="337" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="347"><net_src comp="280" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="352"><net_src comp="300" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="310" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="361"><net_src comp="316" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="321" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: center_line_out_V | {37 }
	Port: right_out | {37 }
	Port: RandSeed | {37 }
 - Input state : 
	Port: Gamelogic2 : btn0 | {1 }
	Port: Gamelogic2 : btn1 | {1 }
	Port: Gamelogic2 : btn2 | {1 }
	Port: Gamelogic2 : btn3 | {1 }
	Port: Gamelogic2 : center_line_in_V | {1 }
	Port: Gamelogic2 : right_in | {1 }
	Port: Gamelogic2 : RandSeed | {1 }
  - Chain level:
	State 1
		p_s : 1
		p_9 : 1
		sel_tmp1 : 2
		sel_tmp12 : 1
		sel_tmp15 : 2
		sel_tmp18 : 3
		to_add_8 : 4
		tmp_i_i : 1
	State 2
		tmp_2_i_i : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		tmp_1 : 1
		StgValue_133 : 1
		tmp_3_i : 2
		StgValue_135 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   urem   |            grp_fu_321           |    0    |   394   |   238   |
|----------|---------------------------------|---------|---------|---------|
|          |            p_s_fu_114           |    0    |    0    |    10   |
|          |            p_9_fu_122           |    0    |    0    |    10   |
|          |         sel_tmp1_fu_136         |    0    |    0    |    10   |
|          |         sel_tmp5_fu_162         |    0    |    0    |    10   |
|  select  |         sel_tmp7_fu_188         |    0    |    0    |    10   |
|          |         sel_tmp12_fu_208        |    0    |    0    |    10   |
|          |         sel_tmp15_fu_228        |    0    |    0    |    10   |
|          |         sel_tmp18_fu_254        |    0    |    0    |    10   |
|          |         to_add_8_fu_280         |    0    |    0    |    10   |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_8_fu_102          |    0    |    0    |    14   |
|    add   |           tmp_9_fu_108          |    0    |    0    |    14   |
|          |         tmp_1_i_i_fu_316        |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |          tmp_i_i_fu_310         |    2    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          |          sel_tmp_fu_130         |    0    |    0    |    2    |
|          |         sel_tmp3_fu_150         |    0    |    0    |    2    |
|          |         sel_tmp4_fu_156         |    0    |    0    |    2    |
|          |         sel_tmp9_fu_176         |    0    |    0    |    2    |
|    and   |         sel_tmp6_fu_182         |    0    |    0    |    2    |
|          |         sel_tmp11_fu_202        |    0    |    0    |    2    |
|          |         sel_tmp14_fu_222        |    0    |    0    |    2    |
|          |         sel_tmp17_fu_248        |    0    |    0    |    2    |
|          |         sel_tmp20_fu_274        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |         sel_tmp2_fu_144         |    0    |    0    |    2    |
|          |         sel_tmp8_fu_170         |    0    |    0    |    2    |
|    xor   |         sel_tmp10_fu_196        |    0    |    0    |    2    |
|          |         sel_tmp13_fu_216        |    0    |    0    |    2    |
|          |         sel_tmp16_fu_242        |    0    |    0    |    2    |
|          |         sel_tmp19_fu_268        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |          tmp_3_i_fu_337         |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|          |    sel_tmp24_demorgan_fu_236    |    0    |    0    |    2    |
|          |    sel_tmp31_demorgan_fu_262    |    0    |    0    |    2    |
|    or    |            tmp_fu_288           |    0    |    0    |    2    |
|          |           tmp1_fu_294           |    0    |    0    |    2    |
|          |         brmerge2_fu_300         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |     right_in_read_read_fu_52    |    0    |    0    |    0    |
|          | center_line_in_V_rea_read_fu_58 |    0    |    0    |    0    |
|   read   |       btn3_read_read_fu_64      |    0    |    0    |    0    |
|          |       btn2_read_read_fu_70      |    0    |    0    |    0    |
|          |       btn1_read_read_fu_76      |    0    |    0    |    0    |
|          |       btn0_read_read_fu_82      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     StgValue_135_write_fu_88    |    0    |    0    |    0    |
|          |     StgValue_137_write_fu_95    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |           tmp_1_fu_327          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    2    |   394   |   466   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| brmerge2_reg_349|    1   |
|tmp_1_i_i_reg_358|   32   |
| tmp_i_i_reg_353 |   32   |
| to_add_8_reg_344|   10   |
+-----------------+--------+
|      Total      |   75   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_321 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  1.769  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   394  |   466  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   75   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   469  |   475  |
+-----------+--------+--------+--------+--------+
