/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [10:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [10:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_49z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~((celloutsig_0_14z | celloutsig_0_11z) & celloutsig_0_14z);
  assign celloutsig_0_11z = ~((in_data[8] | celloutsig_0_6z) & celloutsig_0_10z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_25z = ~((celloutsig_0_15z | celloutsig_0_2z) & celloutsig_0_24z);
  assign celloutsig_0_50z = ~((celloutsig_0_39z[2] | celloutsig_0_10z) & (celloutsig_0_9z[12] | celloutsig_0_32z));
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_4z) & (celloutsig_1_4z | celloutsig_1_3z));
  assign celloutsig_0_28z = celloutsig_0_7z[0] | ~(celloutsig_0_6z);
  assign celloutsig_0_8z = in_data[47] | celloutsig_0_3z[0];
  assign celloutsig_0_29z = celloutsig_0_9z[15:7] + { celloutsig_0_16z, celloutsig_0_3z };
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 11'h000;
    else _00_ <= { in_data[154:145], celloutsig_1_0z };
  always_ff @(posedge clkin_data[96], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 11'h000;
    else _01_ <= { in_data[18:17], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_37z = { celloutsig_0_4z[10:1], celloutsig_0_26z } / { 1'h1, _01_[9:2], celloutsig_0_28z, celloutsig_0_24z };
  assign celloutsig_1_6z = { _00_[10:1], celloutsig_1_1z } / { 1'h1, celloutsig_1_5z[17:8] };
  assign celloutsig_1_11z = { celloutsig_1_6z[9:0], celloutsig_1_9z, celloutsig_1_4z } / { 1'h1, in_data[145:140], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_6z = { celloutsig_0_4z[10:2], celloutsig_0_1z } >= { celloutsig_0_4z[7:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_4z[5:0], celloutsig_0_11z } >= celloutsig_0_4z[11:5];
  assign celloutsig_0_13z = { celloutsig_0_5z[4:3], celloutsig_0_0z, celloutsig_0_2z } >= celloutsig_0_9z[11:8];
  assign celloutsig_0_15z = { in_data[58], celloutsig_0_11z, celloutsig_0_14z } >= celloutsig_0_4z[10:8];
  assign celloutsig_0_21z = { celloutsig_0_5z[13:4], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } >= { _01_[9:4], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_1_1z = { in_data[108:107], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > in_data[176:172];
  assign celloutsig_1_18z = { _00_[10:2], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_12z } > { celloutsig_1_8z[4:0], celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_0_26z = { celloutsig_0_19z[4:2], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_0z } > { celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_12z };
  assign celloutsig_0_32z = { _01_[10:9], celloutsig_0_0z, celloutsig_0_2z } <= { celloutsig_0_29z[3:2], celloutsig_0_25z, celloutsig_0_21z };
  assign celloutsig_0_17z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z } && { in_data[41:35], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_5z[14:10], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_13z } && { celloutsig_0_16z[5:1], celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_1_12z = ! celloutsig_1_5z[19:6];
  assign celloutsig_1_16z = ! { celloutsig_1_11z[9:4], celloutsig_1_1z };
  assign celloutsig_0_14z = ! celloutsig_0_5z[15:9];
  assign celloutsig_1_0z = in_data[153:148] < in_data[181:176];
  assign celloutsig_1_3z = in_data[186:183] < in_data[119:116];
  assign celloutsig_0_10z = celloutsig_0_7z[1] & ~(celloutsig_0_7z[3]);
  assign celloutsig_0_18z = celloutsig_0_14z & ~(celloutsig_0_11z);
  assign celloutsig_0_23z = celloutsig_0_0z & ~(celloutsig_0_19z[1]);
  assign celloutsig_0_39z = celloutsig_0_7z % { 1'h1, in_data[3:1], celloutsig_0_33z };
  assign celloutsig_0_3z = celloutsig_0_0z ? { in_data[49:48], 1'h1 } : in_data[92:90];
  assign celloutsig_0_5z = celloutsig_0_2z ? { in_data[14:12], celloutsig_0_4z, 1'h1 } : { celloutsig_0_4z[11:8], celloutsig_0_0z, celloutsig_0_3z, 1'h0, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_8z = in_data[178:173] | celloutsig_1_6z[10:5];
  assign celloutsig_0_7z = celloutsig_0_4z[5:1] | in_data[68:64];
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z } | { celloutsig_0_4z[4:3], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_0z = & in_data[64:62];
  assign celloutsig_1_4z = | { celloutsig_1_3z, _00_[9:1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } >> in_data[86:75];
  assign celloutsig_1_13z = celloutsig_1_8z >> { celloutsig_1_6z[10:6], celloutsig_1_12z };
  assign celloutsig_0_1z = { in_data[3:2], celloutsig_0_0z } >> { in_data[43:42], celloutsig_0_0z };
  assign celloutsig_0_49z = { celloutsig_0_37z, celloutsig_0_10z } << { _01_[10:1], celloutsig_0_10z, celloutsig_0_23z };
  assign celloutsig_1_19z = { _00_[5], celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_18z } >>> in_data[119:111];
  assign celloutsig_0_19z = { celloutsig_0_5z[14:12], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_15z } >>> { celloutsig_0_1z[2:1], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[127:103], celloutsig_1_0z } - { celloutsig_1_1z, celloutsig_1_4z, _00_, _00_, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_8z[4:1] - { celloutsig_1_5z[20:18], celloutsig_1_7z };
  assign celloutsig_1_9z = ~((celloutsig_1_1z & celloutsig_1_6z[3]) | in_data[137]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_16z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_6z };
  assign { out_data[128], out_data[104:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
