#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 13 11:22:45 2024
# Process ID: 9384
# Current directory: C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.runs/synth_1
# Command line: vivado.exe -log CmodA735T_Demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CmodA735T_Demo.tcl
# Log file: C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.runs/synth_1/CmodA735T_Demo.vds
# Journal file: C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CmodA735T_Demo.tcl -notrace
Command: synth_design -top CmodA735T_Demo -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16804
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1032.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CmodA735T_Demo' [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/sources_1/imports/Src/CmodA735T_Demo.vhd:119]
INFO: [Synth 8-3491] module 'CmodA735T_test' declared at 'C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.runs/synth_1/.Xil/Vivado-9384-CDF-J5WCG42/realtime/CmodA735T_test_stub.v:6' bound to instance 'CmodA735T_inst' of component 'CmodA735T_test' [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/sources_1/imports/Src/CmodA735T_Demo.vhd:232]
INFO: [Synth 8-6157] synthesizing module 'CmodA735T_test' [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.runs/synth_1/.Xil/Vivado-9384-CDF-J5WCG42/realtime/CmodA735T_test_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CmodA735T_test' (1#1) [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.runs/synth_1/.Xil/Vivado-9384-CDF-J5WCG42/realtime/CmodA735T_test_stub.v:6]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.runs/synth_1/.Xil/Vivado-9384-CDF-J5WCG42/realtime/clk_wiz_0_stub.v:5' bound to instance 'MCM0' of component 'clk_wiz_0' [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/sources_1/imports/Src/CmodA735T_Demo.vhd:266]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.runs/synth_1/.Xil/Vivado-9384-CDF-J5WCG42/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.runs/synth_1/.Xil/Vivado-9384-CDF-J5WCG42/realtime/clk_wiz_0_stub.v:5]
	Parameter INIT_40 bound to: 16'b1010000000000000 
	Parameter INIT_41 bound to: 16'b0010111011110000 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100011100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000001 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101100110011001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1101110111011101 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101000100010001 
	Parameter INIT_56 bound to: 16'b1001000111101011 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_inst' to cell 'XADC' [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/sources_1/imports/Src/CmodA735T_Demo.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'CmodA735T_Demo' (3#1) [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/sources_1/imports/Src/CmodA735T_Demo.vhd:119]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.230 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1032.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'MCM0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'MCM0'
Parsing XDC File [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/constrs_1/imports/Src/CmodA735tDemo.xdc]
Finished Parsing XDC File [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/constrs_1/imports/Src/CmodA735tDemo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/constrs_1/imports/Src/CmodA735tDemo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CmodA735T_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CmodA735T_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1037.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1037.828 ; gain = 5.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1037.828 ; gain = 5.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for MCM0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1037.828 ; gain = 5.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1037.828 ; gain = 5.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1037.828 ; gain = 5.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1057.988 ; gain = 25.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1058.062 ; gain = 25.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.652 ; gain = 45.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.457 ; gain = 52.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.457 ; gain = 52.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.457 ; gain = 52.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.457 ; gain = 52.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.457 ; gain = 52.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.457 ; gain = 52.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |CmodA735T_test |         1|
|2     |clk_wiz_0      |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |CmodA735T_test |     1|
|2     |clk_wiz        |     1|
|3     |LUT1           |     3|
|4     |LUT2           |     2|
|5     |XADC           |     1|
|6     |IBUF           |     3|
|7     |IOBUF          |    52|
|8     |OBUF           |    28|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.457 ; gain = 52.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1084.457 ; gain = 46.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.457 ; gain = 52.227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1085.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1111.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 52 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1111.371 ; gain = 79.141
INFO: [Common 17-1381] The checkpoint 'C:/Users/photquant/VivadoProjects/Digilent_Cmod_A7_35T/demo/demo.runs/synth_1/CmodA735T_Demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CmodA735T_Demo_utilization_synth.rpt -pb CmodA735T_Demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 11:23:29 2024...
