#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Jan 10 20:32:05 2023
# Process ID: 24588
# Current directory: D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.runs/synth_1
# Command line: vivado.exe -log Nexys4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nexys4.tcl
# Log file: D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.runs/synth_1/Nexys4.vds
# Journal file: D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Nexys4.tcl -notrace
Command: synth_design -top Nexys4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 282.691 ; gain = 72.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nexys4' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:54]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'TempSensorCtl' declared at 'D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/temp_sensor.vhd:10' bound to instance 'Inst_TempSensorCtl' of component 'TempSensorCtl' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:102]
INFO: [Synth 8-638] synthesizing module 'TempSensorCtl' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/temp_sensor.vhd:23]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:28' bound to instance 'Inst_TWICtl' of component 'TWICtl' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/temp_sensor.vhd:128]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:92]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:104]
INFO: [Synth 8-226] default block is never used [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:317]
INFO: [Synth 8-226] default block is never used [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:335]
INFO: [Synth 8-226] default block is never used [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:353]
INFO: [Synth 8-226] default block is never used [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:371]
INFO: [Synth 8-226] default block is never used [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:389]
INFO: [Synth 8-226] default block is never used [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:407]
WARNING: [Synth 8-614] signal 'timeOutCnt' is read in the process but is not in the sensitivity list [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:460]
WARNING: [Synth 8-3848] Net ERRTYPE_O in module/entity TWICtl does not have driver. [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (1#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:92]
INFO: [Synth 8-226] default block is never used [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/temp_sensor.vhd:293]
WARNING: [Synth 8-614] signal 'initA' is read in the process but is not in the sensitivity list [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/temp_sensor.vhd:288]
INFO: [Synth 8-256] done synthesizing module 'TempSensorCtl' (2#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/temp_sensor.vhd:23]
INFO: [Synth 8-638] synthesizing module 'HexToDecimalConverter' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/new/HexToDecimalConverter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'HexToDecimalConverter' (3#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/new/HexToDecimalConverter.vhd:42]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/imports/Nexys4/displ7seg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (4#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/imports/Nexys4/displ7seg.vhd:36]
INFO: [Synth 8-638] synthesizing module 'mpg' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/imports/Nexys4/mpg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mpg' (5#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/imports/Nexys4/mpg.vhd:44]
INFO: [Synth 8-638] synthesizing module 'UART_rx' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/UART_rx.vhd:47]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_rx' (6#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/UART_rx.vhd:47]
INFO: [Synth 8-638] synthesizing module 'UART_tx' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/UART_tx.vhd:49]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_tx' (7#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/UART_tx.vhd:49]
INFO: [Synth 8-638] synthesizing module 'DecToAsciiConverter' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/new/DecToAsciiConverter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DecToAsciiConverter' (8#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/new/DecToAsciiConverter.vhd:41]
INFO: [Synth 8-638] synthesizing module 'FrequencyDivider' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/new/FrequencyDivider.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FrequencyDivider' (9#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/new/FrequencyDivider.vhd:41]
INFO: [Synth 8-638] synthesizing module 'TemperatureBroadcast' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/new/TemperatureBroadcast.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TemperatureBroadcast' (10#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/new/TemperatureBroadcast.vhd:42]
INFO: [Synth 8-638] synthesizing module 'UCC' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/UCC.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'UCC' (11#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/UCC.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Nexys4' (12#1) [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:54]
WARNING: [Synth 8-3331] design TWICtl has unconnected port ERRTYPE_O
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[15]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[14]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[13]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[12]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[11]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[10]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[9]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[8]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[7]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[6]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[5]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[1]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[15]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[14]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[13]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[12]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[11]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[10]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[9]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[8]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[7]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 321.230 ; gain = 111.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[31] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[30] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[29] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[28] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[27] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[26] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[25] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[24] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[23] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[22] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[21] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[20] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[19] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[18] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[17] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin afisor:Data[16] to constant 0 [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/Nexys4.vhd:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 321.230 ; gain = 111.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/constrs_1/imports/Nexys4/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/constrs_1/imports/Nexys4/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/constrs_1/imports/Nexys4/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 636.305 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 636.305 ; gain = 426.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 636.305 ; gain = 426.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 636.305 ; gain = 426.539
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sync_scl_reg' and it is trimmed from '3' to '2' bits. [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/new/i2c.vhd:132]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-5546] ROM "busState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "subState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "latchAddr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "subState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ERR_O" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "retryCntEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retryCnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TempSensInitMap" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_rx'
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_tx'
INFO: [Synth 8-5544] ROM "o_TX_Active" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_TX_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "CLK_1_sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "num" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'stare_cur_reg' in module 'UCC'
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stare_urm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stare_urm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stare_urm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0000 |                             0000
                 ststart |                             0001 |                             0001
                 stwrite |                             0010 |                             0011
                  stsack |                             0111 |                             0110
                  stread |                             0110 |                             0010
             stmnackstop |                             0100 |                             1000
            stmnackstart |                             0101 |                             1001
                  stmack |                             1111 |                             0111
                  ststop |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_rx_start_bit |                              001 |                              001
          s_rx_data_bits |                              010 |                              010
           s_rx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 inceput |                             0000 |                             0000
          incarcare_date |                             0001 |                             0001
                  octet1 |                             0010 |                             0010
             transmisie1 |                             0011 |                             0011
                  octet2 |                             0100 |                             0100
             transmisie2 |                             0101 |                             0101
                  octet3 |                             0110 |                             0110
             transmisie3 |                             0111 |                             0111
                  iSTATE |                             1000 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_cur_reg' using encoding 'sequential' in module 'UCC'
WARNING: [Synth 8-327] inferring latch for variable 'date_iesire_reg' [D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.srcs/sources_1/imports/sources_1/new/UCC.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 636.305 ; gain = 426.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Nexys4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module TWICtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module TempSensorCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module displ7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module UART_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module UART_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module FrequencyDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TemperatureBroadcast 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module UCC 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Inst_TWICtl/subState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "retryCntEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "An0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "OneSecClock/num" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "OneSecClock/CLK_1_sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP realValue2, operation Mode is: A*(B:0x271).
DSP Report: operator realValue2 is absorbed into DSP realValue2.
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[15]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[14]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[13]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[12]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[11]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[10]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[9]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[8]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[7]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[6]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[5]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[1]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[15]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[14]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[13]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[12]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[11]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[10]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[9]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[8]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[7]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[6]' (FDE) to 'Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[7]' (FDE) to 'Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[1]' (FDE) to 'Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[2]' (FDE) to 'Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[3]' (FDE) to 'Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_TempSensorCtl/\Inst_TWICtl/currAddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_TempSensorCtl/\Inst_TWICtl/currAddr_reg[5] )
INFO: [Synth 8-3886] merging instance 'unitate_cc/date_iesire_reg[7]' (LD) to 'unitate_cc/date_iesire_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unitate_cc/date_iesire_reg[6] )
INFO: [Synth 8-3886] merging instance 'b1_tx/r_TX_Data_reg[7]' (FDE) to 'b1_tx/r_TX_Data_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b1_tx/\r_TX_Data_reg[6] )
WARNING: [Synth 8-3332] Sequential element (Inst_TWICtl/currAddr_reg[5]) is unused and will be removed from module TempSensorCtl.
WARNING: [Synth 8-3332] Sequential element (Inst_TWICtl/currAddr_reg[4]) is unused and will be removed from module TempSensorCtl.
WARNING: [Synth 8-3332] Sequential element (tempReg_reg[2]) is unused and will be removed from module TempSensorCtl.
WARNING: [Synth 8-3332] Sequential element (tempReg_reg[1]) is unused and will be removed from module TempSensorCtl.
WARNING: [Synth 8-3332] Sequential element (tempReg_reg[0]) is unused and will be removed from module TempSensorCtl.
WARNING: [Synth 8-3332] Sequential element (fReady_reg) is unused and will be removed from module TempSensorCtl.
WARNING: [Synth 8-3332] Sequential element (r_RX_Byte_reg[7]) is unused and will be removed from module UART_rx.
WARNING: [Synth 8-3332] Sequential element (r_RX_Byte_reg[6]) is unused and will be removed from module UART_rx.
WARNING: [Synth 8-3332] Sequential element (r_RX_Byte_reg[5]) is unused and will be removed from module UART_rx.
WARNING: [Synth 8-3332] Sequential element (r_RX_Byte_reg[4]) is unused and will be removed from module UART_rx.
WARNING: [Synth 8-3332] Sequential element (r_RX_Byte_reg[3]) is unused and will be removed from module UART_rx.
WARNING: [Synth 8-3332] Sequential element (r_RX_Byte_reg[2]) is unused and will be removed from module UART_rx.
WARNING: [Synth 8-3332] Sequential element (r_RX_Byte_reg[1]) is unused and will be removed from module UART_rx.
WARNING: [Synth 8-3332] Sequential element (r_RX_Byte_reg[0]) is unused and will be removed from module UART_rx.
WARNING: [Synth 8-3332] Sequential element (r_TX_Data_reg[6]) is unused and will be removed from module UART_tx.
WARNING: [Synth 8-3332] Sequential element (unitate_cc/date_iesire_reg[6]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[16]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[17]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[18]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[19]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[20]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[21]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[22]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[23]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[24]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[25]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[26]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[27]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[28]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[29]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[30]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (btn_c/count_int1_reg[31]) is unused and will be removed from module Nexys4.
INFO: [Synth 8-3886] merging instance 'unitate_cc/date_iesire_reg[5]' (LD) to 'unitate_cc/date_iesire_reg[4]'
INFO: [Synth 8-3886] merging instance 'b1_tx/r_TX_Data_reg[5]' (FDE) to 'b1_tx/r_TX_Data_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 636.305 ; gain = 426.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Nexys4      | A*(B:0x271) | 14     | 11     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 656.656 ; gain = 446.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 669.387 ; gain = 459.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 706.945 ; gain = 497.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 706.945 ; gain = 497.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 706.945 ; gain = 497.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 706.945 ; gain = 497.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 706.945 ; gain = 497.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 706.945 ; gain = 497.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 706.945 ; gain = 497.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |   148|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |   188|
|5     |LUT2      |   145|
|6     |LUT3      |   219|
|7     |LUT4      |   175|
|8     |LUT5      |   193|
|9     |LUT6      |   337|
|10    |MUXF7     |     1|
|11    |FDCE      |     4|
|12    |FDRE      |   218|
|13    |FDSE      |    26|
|14    |LD        |     5|
|15    |IBUF      |     4|
|16    |IOBUF     |     2|
|17    |OBUF      |    18|
|18    |OBUFT     |    15|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+----------------------+------+
|      |Instance             |Module                |Cells |
+------+---------------------+----------------------+------+
|1     |top                  |                      |  1700|
|2     |  DecToAsciiUnit     |DecToAsciiConverter   |     2|
|3     |  DecToAsciiZeci     |DecToAsciiConverter_0 |     2|
|4     |  Inst_TempSensorCtl |TempSensorCtl         |   287|
|5     |    Inst_TWICtl      |TWICtl                |   219|
|6     |  OneSecClock        |FrequencyDivider      |    82|
|7     |  TempBroadcast      |TemperatureBroadcast  |   301|
|8     |  afisor             |displ7seg             |    92|
|9     |  b1_rx              |UART_rx               |    91|
|10    |  b1_tx              |UART_tx               |    78|
|11    |  btn_c              |mpg                   |    43|
|12    |  btn_u              |mpg_1                 |     3|
|13    |  unitate_cc         |UCC                   |   112|
+------+---------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 706.945 ; gain = 497.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 706.945 ; gain = 182.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 706.945 ; gain = 497.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 706.945 ; gain = 497.180
INFO: [Common 17-1381] The checkpoint 'D:/CTI/An3/SSC_P_sem1/SSC_Bluetooth_GIT/SSC_Bluetooth/SSC_Bluetooth/ssc_bluetooth.runs/synth_1/Nexys4.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 706.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 20:32:27 2023...
