<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8">
<title>Re: [Jack-Devel] Ethernet-based audio interface using (net)jack idea</title>
<style>
pre {background: #fafafa; border: 1px solid #f1f2f3; font-size: 1.2em; padding: 10px; white-space: pre-wrap; white-space: -moz-pre-wrap; white-space: -pre-wrap; white-space: -o-pre-wrap; word-wrap: break-word;}
h1 {font-size: 140%;}
.header_table {table-layout: fixed; width: 100%;}
.col1 {width: 120px; vertical-align: top;}
.from {font-weight: bold;}
</style>
</head>
<body>
<h1>Re: [Jack-Devel] Ethernet-based audio interface using (net)jack idea</h1>
<table class="header_table">
<tr><td class='col1'><a href='../1313571913.23988_0.ltw:2,a/index.html'>Prev</a></td><td><a href='../1313583193.23182_0.ltw:2,a/index.html'>Next</a>&nbsp;&nbsp;<a href='../../index.html#1313577688.8362_0.ltw:2,a'>Index</a></td></tr>
<tr><td class='col1'>Date</td><td>Wed, 17 Aug 2011 12:41:00 +0200 </td></tr>
<tr><td class='col1'>From</td><td><span class="from"> Jeroen Van den Keybus </span> &lt;[hidden] at gmail dot com&gt; </td></tr>
<tr><td class='col1'>To</td><td>Fons Adriaensen &lt;[hidden] at linuxaudio dot org&gt; </td></tr>
<tr><td class='col1'>Cc</td><td>jack-devel &lt;[hidden] at lists dot jackaudio dot org&gt; </td></tr>
<tr><td class='col1'>In-Reply-To</td><td>Fons Adriaensen
<a href='../1313519247.3714_0.ltw:2,a/index.html'>Re: [Jack-Devel] Ethernet-based audio interface using (net)jack idea </a></td></tr>
<tr><td class='col1'>Follow-Up</td><td>John Rigg
<a href='../1313604284.2186_0.ltw:2,a/index.html'>Re: [Jack-Devel] Ethernet-based audio interface using (net)jack idea </a></td></tr>
<tr><td class='col1'>Follow-Up</td><td>Fons Adriaensen
<a href='../1313689258.19248_0.ltw:2,a/index.html'>Re: [Jack-Devel] Ethernet-based audio interface using (net)jack idea </a></td></tr>
</table>
<pre>
 Fons,

 The clock generated by the DPLL is not intended as the sampling clock:


&gt; &gt; and feeding that signal back
&gt; &gt; (externally - FPGA PLL inputs are always dedicated inputs) into one of
&gt; the
&gt; &gt; FPGA PLLs to generate MCLK.
&gt;

In fact, my idea was to use one of the FPGA analog PLLs with slow loop
setting to lock onto the
jittery (but not as jittery as the sync packets) DPLL output. So I will be
using the FPGA analog PLL as a VCO.

The main question remains whether or not the PLL will be able to properly
lock on a DPLL output signal that is - indeed - fairly jittery. That
probably calls for an experiment.



&gt; I seriously doubt if you can get a sampling clock with the required
&gt; low jitter using the FPGA's digital PLLs. The next thing to look at
&gt; would be an external VCXO module to generate the master clock, with
&gt; the loop closed by digital filtering in the FPGA followed by an
&gt; analog lowpass driving the VCXO. Lock range for VCXOs is small but
&gt; it should be enough to cover typical sound card frequency
&gt;
&gt;
What jitter performance would actually be required by pro-audio ?

J.



&gt; Ciao,
&gt;
&gt; --
&gt; FA
&gt;
&gt;
</pre>
<table class="header_table">
<tr><td class='col1'><a href='../1313571913.23988_0.ltw:2,a/index.html'>Prev</a></td><td><a href='../1313583193.23182_0.ltw:2,a/index.html'>Next</a>&nbsp;&nbsp;<a href='../../index.html#1313577688.8362_0.ltw:2,a'>Index</a></td></tr>
</table>
<p><small>1313577688.8362_0.ltw:2,a&nbsp;&lt;CAPRPZsAxJi2km7TBWW0BfB=MkiYFYQu-DZnS+bb+6oy8Odu86A at mail dot gmail dot com&gt;</small></p>
<!-- Created with Bash Archive Mail -->
</body>
</html>
