$date
  Mon Apr 11 21:34:42 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux8x1_sel_test $end
$var reg 8 ! x[7:0] $end
$var reg 3 " sel[2:0] $end
$var reg 1 # y $end
$scope module uut $end
$var reg 3 $ sel[2:0] $end
$var reg 8 % x[7:0] $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000001 !
b000 "
U#
b000 $
b00000001 %
U&
#50000000
1#
1&
#60000000
b00000000 !
b00000000 %
#60500000
b00000001 !
b00000001 %
#90500000
b00000000 !
b00000000 %
#110000000
0#
0&
#110500000
1#
1&
#140500000
0#
0&
#190500000
b00000010 !
b001 "
b001 $
b00000010 %
#240500000
1#
1&
#250500000
b00000000 !
b00000000 %
#251000000
b00000010 !
b00000010 %
#281000000
b00000000 !
b00000000 %
#300500000
0#
0&
#301000000
1#
1&
#331000000
0#
0&
#381000000
b00000001 !
b000 "
b000 $
b00000001 %
