Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 18:38:16 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_14/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.031        0.000                      0                 1760        0.003        0.000                      0                 1760        2.190        0.000                       0                  1761  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.465}        4.930           202.840         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.031        0.000                      0                 1760        0.003        0.000                      0                 1760        2.190        0.000                       0                  1761  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 demux/sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.465ns period=4.930ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.465ns period=4.930ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.930ns  (vclock rise@4.930ns - vclock rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.940ns (40.257%)  route 2.879ns (59.743%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 6.644 - 4.930 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1760, routed)        1.197     2.143    demux/CLK
    SLICE_X121Y492       FDRE                                         r  demux/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y492       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.221 r  demux/sel_reg[3]/Q
                         net (fo=57, routed)          0.357     2.578    demux/sel[3]
    SLICE_X122Y492       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     2.774 f  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, routed)          0.255     3.029    demux/sel_reg[0]_0[5]
    SLICE_X122Y493       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     3.139 f  demux/sel[8]_i_240/O
                         net (fo=1, routed)           0.163     3.302    demux/sel[8]_i_240_n_0
    SLICE_X122Y494       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.393 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, routed)           0.026     3.419    demux/sel_reg[8]_i_213_n_0
    SLICE_X122Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.496 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, routed)          0.194     3.690    demux_n_9
    SLICE_X123Y495       LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.117     3.807 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.193     4.000    sel[8]_i_136_n_0
    SLICE_X123Y495       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     4.090 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.016     4.106    demux/sel[8]_i_73_0[5]
    SLICE_X123Y495       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.223 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.249    demux/sel_reg[8]_i_81_n_0
    SLICE_X123Y496       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.325 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.240     4.565    demux_n_89
    SLICE_X124Y495       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     4.703 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.135     4.838    sel[8]_i_32_n_0
    SLICE_X124Y495       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.887 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     4.898    demux/sel[8]_i_25_0[5]
    SLICE_X124Y495       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.053 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.079    demux/sel_reg[8]_i_19_n_0
    SLICE_X124Y496       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.135 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.317     5.452    demux_n_104
    SLICE_X122Y496       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.656 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.313     5.969    sel_reg[8]_i_18_n_11
    SLICE_X121Y495       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.008 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.015     6.023    demux/sel_reg[5]_0[6]
    SLICE_X121Y495       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.140 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.166    demux/sel_reg[8]_i_4_n_0
    SLICE_X121Y496       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.222 f  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.154     6.376    demux/sel_reg[8]_i_5_n_15
    SLICE_X121Y497       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     6.427 r  demux/sel[3]_i_3/O
                         net (fo=4, routed)           0.362     6.789    demux/sel[3]_i_3_n_0
    SLICE_X122Y491       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     6.912 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.050     6.962    demux/sel20_in[1]
    SLICE_X122Y491       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.930     4.930 r  
    AP13                                              0.000     4.930 r  clk (IN)
                         net (fo=0)                   0.000     4.930    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.275 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.275    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.275 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.562    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.586 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1760, routed)        1.058     6.644    demux/CLK
    SLICE_X122Y491       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.360     7.003    
                         clock uncertainty           -0.035     6.968    
    SLICE_X122Y491       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.993    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 demux/genblk1[319].z_reg[319][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.465ns period=4.930ns})
  Destination:            genblk1[319].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.465ns period=4.930ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.060ns (26.906%)  route 0.163ns (73.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.075ns (routing 0.155ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.171ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1760, routed)        1.075     1.731    demux/CLK
    SLICE_X129Y480       FDRE                                         r  demux/genblk1[319].z_reg[319][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y480       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.791 r  demux/genblk1[319].z_reg[319][3]/Q
                         net (fo=1, routed)           0.163     1.954    genblk1[319].reg_in/D[3]
    SLICE_X124Y478       FDRE                                         r  genblk1[319].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1760, routed)        1.249     2.195    genblk1[319].reg_in/CLK
    SLICE_X124Y478       FDRE                                         r  genblk1[319].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.307     1.889    
    SLICE_X124Y478       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.951    genblk1[319].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.465 }
Period(ns):         4.930
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.930       3.640      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.465       2.190      SLICE_X134Y482  demux/genblk1[236].z_reg[236][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.465       2.190      SLICE_X129Y475  demux/genblk1[227].z_reg[227][5]/C



