@W: BN544 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":24:0:24:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN544 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":25:0:25:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN544 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":26:0:26:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN544 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":27:0:27:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_controler.vhd":378:8:378:9|User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.inst_AnalyzInCirc_Controler.sample_counter[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":66:8:66:9|User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2.FIFO_COUNT[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":66:8:66:9|User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2.WR_INDEX[7:3] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":66:8:66:9|User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2.RD_INDEX[7:0] is being ignored due to limitations in architecture. 
@W: FX1183 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: BN114 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":47:8:47:15|Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.
@W: BN114 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":48:8:48:15|Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.
@W: BN114 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":15:8:15:15|Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_controller.vhd":202:8:202:9|Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[15] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_controller.vhd":202:8:202:9|Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[13] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_controller.vhd":202:8:202:9|Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[6] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd":503:8:503:9|User-specified initial value defined for instance Communication_0.UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd":49:4:49:5|User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd":49:4:49:5|User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":681:8:681:9|User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd":245:8:245:9|User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd":467:8:467:9|User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":611:8:611:9|User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.BlockF_Counter[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":539:8:539:9|User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd":377:8:377:9|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.TxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd":420:4:420:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.RxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":157:4:157:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.FIFO_COUNT[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_255[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_254[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_253[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_252[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_251[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_250[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_249[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_248[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_247[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_246[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_245[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_244[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_243[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_242[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_241[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_240[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_239[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_238[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_237[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_236[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_235[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_234[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_233[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_232[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_231[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_230[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_229[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_228[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_227[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_226[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_225[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_224[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_223[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_222[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_221[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_220[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_219[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_218[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_217[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_216[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_215[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_214[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_213[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_212[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_211[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_210[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_209[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_208[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_207[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_206[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_205[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_204[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_203[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_202[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_201[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_200[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_199[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_198[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_197[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_196[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_195[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_194[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_193[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_192[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_191[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_190[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_189[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_188[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_187[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_186[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_185[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_184[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_183[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_182[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_181[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_180[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_179[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_178[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_177[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_176[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_175[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_174[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_173[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_172[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_171[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_170[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_169[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_168[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_167[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_166[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_165[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_164[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_163[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_162[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_161[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_160[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_159[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_158[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_157[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_156[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_155[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_154[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_153[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_152[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_151[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_150[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_149[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_148[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_147[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_146[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_145[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_144[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_143[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_142[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_141[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_140[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_139[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_138[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_137[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_136[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_135[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_134[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_133[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_132[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_131[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_130[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_129[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_128[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_127[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_126[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_125[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_124[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_123[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_122[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_121[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_120[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_119[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_118[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_117[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_116[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_115[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_114[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_113[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_112[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_111[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_110[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_109[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_108[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_107[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_106[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_105[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_104[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_103[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_102[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_101[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_100[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_99[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_98[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_97[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_96[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_95[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_94[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_93[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_92[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_91[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_90[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_89[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_88[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_87[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_86[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_85[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_84[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_83[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_82[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_81[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_80[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_79[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_78[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_77[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_76[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_75[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_74[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_73[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_72[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_71[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_70[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_69[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_68[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_67[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_66[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_65[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_64[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_63[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_62[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_61[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_60[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_59[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_58[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_57[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_56[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_55[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_54[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_53[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_52[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_51[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_50[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_49[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_48[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_47[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_46[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_45[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_44[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_43[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_42[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_41[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_40[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_39[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_38[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_37[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_36[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_35[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_34[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_33[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_32[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_31[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_30[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_29[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_28[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_27[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_26[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_25[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_24[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_23[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_22[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_21[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_20[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_19[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_18[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_17[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_16[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_15[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_14[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_13[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_12[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_11[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_10[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_9[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_8[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_7[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_6[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_5[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_4[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_3[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_2[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_1[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":283:4:283:5|User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_0[7:0] is being ignored due to limitations in architecture. 
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd":49:4:49:5|Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd":49:4:49:5|Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelanemstr\2.1.100\rtl\vlog\core\corelanemstrmode2.v":132:0:132:5|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelanemstr\2.1.100\rtl\vlog\core\corelanemstrmode2.v":132:0:132:5|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelanemstr\2.1.100\rtl\vlog\core\corelanemstrmode2.v":132:0:132:5|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelanemstr\2.1.100\rtl\vlog\core\corelanemstrmode2.v":132:0:132:5|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.3.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.3.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelanemstr\2.1.100\rtl\vlog\core\corelanemstrmode2.v":132:0:132:5|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.4.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.4.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelanemstr\2.1.100\rtl\vlog\core\corelanemstrmode2.v":132:0:132:5|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.5.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.5.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_ccc_c7\pf_ccc_c7_0\pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v":39:12:39:21|Found inferred clock PF_CCC_C9_PF_CCC_C9_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 2 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_controler.vhd":425:8:425:9|Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 14258 sequential elements including AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.inst_AnalyzInCirc_Controler.Triggers_Vector_Falling[7]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd":28:12:28:13|Found inferred clock PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 2 sequential elements including Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_ccc_c7\pf_ccc_c7_0\pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v":39:12:39:21|Found inferred clock Top|N_10_inferred_clock which controls 4 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_ccc_c7\pf_ccc_c7_0\pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v":39:12:39:21|Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_2_EXT_VectorSignals_5_inferred_clock[2] which controls 2 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_ccc_c7\pf_ccc_c7_0\pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v":39:12:39:21|Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_3_EXT_VectorSignals_7_inferred_clock[3] which controls 2 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5|N_2250_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4|N_530_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3|N_2_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2|N_2250_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2250_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2250_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .
