<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid2_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_dds1_range_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_dds1_range_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_auto_pc_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_xbar_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dds1_range_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_auto_pc_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xbar_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dds1_range_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_auto_pc_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_xbar_0_synth_1"/>
		<Parent Id="pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0_synth_1"/>
	</Run>
</Runs>

