Replace Part J9 OPEN_JMP in C:\Users\Krishnawa\OneDrive\Documents\git\Diffuser\PCB_Project\Sheets\6.Voltage_regulators.SchDoc with OPEN_JMP from Schlib.SchLib
