# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 349
set hasByteEnable 0
set MemName CNN_convolution_double_double_double_double_28_28_16_1_28_28_3_3_1_0_s_kernel_conv7
set CoreName ap_simcore_mem
set PortList { 1 1 1 1 1 1 1 1 1 }
set DataWd 64
set AddrRange 144
set AddrWd 8
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "1011111111011000100010110100001111100000101010100111101000111101" "1011111111100010000000000011011010000110101001001100101001001111" "1011111111011000100000101001001110000011001010100001011001111111" "1011111111100001101110111011100110110100110000100001010000001100" "1011111111000010111101001100111100001001111010001110001000000001" "1011111111010011010101001101010110101111110010100101110110000111" "1011111111000011001001000110100111010111001101000010111011011100" "1011111111000000001001110110100000111001010011110101011100000000" "1011111111011101110101000111000001000100101101101001001101001111" "1011111110101000000010010011001011011001100111000001001100011100" "0011111110111110010000111000111101110110110101011111010101000000" "1011111110101101000100110110111110011110011100110111001100010100" "1011111110110111000000010101010010010011110101100000101100111010" "1011111111000101011110000001101101011010001000111000110011111000" "1011111111011011010000101010011011011001000111010011110100101000" "1011111111001000111011001001001001111010011010111000000100000010" "1011111111100000110001001011010101110001011001100111010010101001" "1011111111010010100010110010111110111110101101001000011000101111" "1011111110100000001101110010001100000001111000101010111000110110" "0011111110110110001000010100111010101111001110101001010110101000" "1011111110110101110001101001100100000001000110000101100011100111" "0011111111001111100001010011100110010000010001001000011001000010" "1011111111010000011101110001010001011110100001101100100100000111" "1011111111001001001111101100110001000011100011111111011110101111" "0011111111000000010011000101100011001001000110011110010011011001" "1011111111001011000011100111001101100000010010011110110010110011" "1011111111011010011001010001011101011011111001110011000101111101" "1011111111001110111010111111110100111110101011111001001100101011" "1011111111010110100011011010011001111100000000000010101110011111" "1011111110111100001000001100000000010100000000011011111110011110" "1011111111001110001000000011101000000111001101111101011110110011" "1011111111010111100100101101110001011011011000000010001100000000" "1011111110111111100110000001001010110000110111001010110000111110" "0011111110111110000001100110011010100001011101001010111101010100" "0011111110110100110100001101000001100111100011000000000001010100" "0011111111001010110100001000001010111001110110010010101000101000" "1011111111000000111101110010111011100000100100110010100000111011" "1011111111010101000110111101001000000011000101111000110010001111" "1011111110101111000000111011110000100010001011111010101010111110" "1011111111011011100100100000010100011010111100011111001111001110" "1011111111011101001110101110101111111001101110001011111000100010" "1011111111001011001111101101011001101010000001001000000010011000" "1011111111001101110000010101110101010111111101001101111010001111" "1011111111000001100101111101000001101011101111011011111000111100" "1011111110110011100100110101000110101011111011110011000110100111" "1011111111010100001111100110011011000011000000101001111010010110" "1011111110110100001011001001010000110010101001110111001000011111" "1011111111010011100000000110011010100010011101100110001000000111" "1011111111001100100010010110011111001000001110110100001010100001" "1011111111010110011000101010100011000001101010101010111111000001" "1011111111010011110100110111101100111100101101110100000001110100" "1011111111010000011110011011011010000101000011001100010010110100" "1011111111010111010001010011111110111010101010110000110000110011" "1011111110011011111000011010000011000100010110110011100100110111" "0011111110101101101111011010111111001110011001000101000110001110" "0011111110111001100000111011100100000111100111100000010000001100" "0011111111000001111111010111010010110101010111101001110000011000" "0011111110101100101001111100001111111110110001111111000110011100" "0011111111001111101101100010000010111000110111010010101111000000" "0011111111001011000000101100111110111110000110001101010011100011" "0011111111010100000100011101100111111100111000010001000110101000" "0011111111001010100110100101000101111010011100010000101001011001" "0011111111000001111111000100011000110111000110111111011000000000" "0011111110111000000111110111000110001010010110111110010000000001" "1011111110110101001001111000001111111101011110110001010101110101" "1011111111000011010011001010011001110110110011001011101100000100" "1011111111011100100000000101101010000011010110010011101101011011" "1011111111100000010111010011011110011110010100011110010100100101" "1011111111010011001000100011111011000100001101011111101001100011" "1011111111010111110001101101101010000100111100010100000011110101" "1011111111011010001010001101011001001101011111110000111011010100" "1011111111000001011010110111011000011010101110010110100111000100" "0011111111100000100111001001000100110000001111101000110000101101" "1011111110100100010000100010010111101010010010100110000100100010" "0011111110110010110101100001001101000111100001010111101010101001" "1011111111001001001001101000110000000101110111010011100110101100" "1011111111100101010100000010001010100010011011000101000100001100" "1011111111010001010001011000001110010111110011111001010011111110" "1011111111001111011010101100111000101010000110100000010011100100" "1011111111100000101101001110011011111100111110011011101101000010" "1011111110111001100111110111011111010100111110001100000001000110" "1011111111011001111110010111000001100100000101100010101000001110" "1011111111010000100111001100100101000100001011000010100111010101" "1011111110110000001110111101101111111001001110101001001111111011" "1011111111011100111010010101111111000000000001000001000110001000" "1011111110111001111100010111010110100011100110110010010100110101" "0011111101011110001000101010101011001111110011001101110001100111" "1011111111011011100110100000010100100100010101110010001001010001" "1011111110010100100100011010100100001010010011111110010100011011" "1011111101110100110101000101001011010011000010111010101100101111" "0011111111001010111111010111111111110010111111110110011001111101" "1011111111001000001110001111110111100010111011110100111000000001" "1011111111010010000000100000000000011111111000000111000000011000" "1011111111000001110010101001100001111111100100110011001100100011" "1011111111011101111110011101111010111110001110111110010101011110" "1011111111010000100110101010100100100011101001010100101110101001" "1011111110101101111101100011000000011101011111110001011011100001" "1011111111000000110000001100101100100001010100010000100010000110" "0011111111010101100001101110000000100011110000011010011000101000" "0011111110011111011111001110000011010001001110111001110001100011" "1011111110111000011111010011110100010111100011011001000001001100" "1011111111010110000111111111010111111111001000000011000100100011" "1011111111001101110111011101001111000101101110100101111011100001" "1011111111100100111101011100100000011110000100010110001011111111" "1011111111010101111010111110000111111011010111010010111000000011" "1011111111010000010010001010001111111101111101101001000001101011" "1011111111001100011001110011100110001010100100000011110001001110" "0011111111001001101110111101110000100100001011011011000110111111" "0011111111000000110011010111110010001010100101010001100111011000" "0011111111010101001100111111011000011011111110111000100100100011" "0011111110111111000000011010111011010110110000101001100111101110" "0011111111010000100000111001000100000100000111101100100010011000" "0011111111000010100101111011010110010011110010110010001101111111" "1011111111000011110111010001000010111100101110111011001010011110" "0011111110110010100101000100000110010101111101110111100010011101" "1011111111000011000000110111000101111001100101001110110001100001" "1011111111010100100111000010100100000000011111110101011011001101" "1011111111000110110111111000110010000010100001001101010100010001" "0011111110111010111000000010000010010001100110101111001010001010" "0011111111001111100010010000011100100101001110000100100011000111" "0011111110111101010101110010101011011111001001101100000110001011" "0011111111011011110000011000001110100011001110000010100011100110" "0011111111010011100001101101001101011000110110000000100001101010" "0011111111011011111100000001101001100100100001010011101010111101" "0011111111010011101111001101000010100000100101101110001111011101" "0011111111000100101110001110011111111110000000001010000101100110" "0011111110111110111001110101001110110110101101100101111111111001" "0011111111010110110010011110101101011011100000110011001101111100" "0011111111011110111111111111100110110101011000110010001110111100" "0011111110110101101000110101001000101010000110010101100100010111" "0011111111000111101000011110010001000000110111001011111100001000" "0011111111001000010010100010010001100110011001101011110001001101" "0011111111010010101111001111011010010101111100111111001010101100" "0011111111001000001010110000111101111000010000110000011110111101" "0011111111000110111111000011001101000001110010111101001001010001" "0011111111000110100111110100110010110110111001111101111000100000" "0011111111000001111100001100100001010100100110000000011111001001" "0011111111001111111100010100101101011100010010011101011111100101" "0011111111011100100000010011100111111100010100000001110100100100" "0011111111001010100101110011101001011001010000100011101110001111" "0011111111100000001101001101011100100010001110110011111001000101" "0011111111001100111110001110010011000011001110001010010001100001" "0011111111010010000110101101110101111011111100011001001100000000" "0011111111001010111001000011111100011001110001100100111110110000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.158
set ClkPeriod 6.66
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 9 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 9 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name p_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read \
    op interface \
    ports { p_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name output_conv7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_conv7 \
    op interface \
    ports { output_conv7 { O 64 vector } output_conv7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name padding \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding \
    op interface \
    ports { padding { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


