|quartus_compile
resetn => sync_resetn[0].ACLR
resetn => sync_resetn[1].ACLR
resetn => sync_resetn[2].ACLR
clock => clock.IN1
average_value_done_irq[0] <= average_value_done_irq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_read[0] => average_value_avs_a_read_reg[0].DATAIN
average_value_avs_a_write[0] => average_value_avs_a_write_reg[0].DATAIN
average_value_avs_a_address[0] => average_value_avs_a_address_reg[0].DATAIN
average_value_avs_a_address[1] => average_value_avs_a_address_reg[1].DATAIN
average_value_avs_a_address[2] => average_value_avs_a_address_reg[2].DATAIN
average_value_avs_a_address[3] => average_value_avs_a_address_reg[3].DATAIN
average_value_avs_a_address[4] => average_value_avs_a_address_reg[4].DATAIN
average_value_avs_a_address[5] => average_value_avs_a_address_reg[5].DATAIN
average_value_avs_a_writedata[0] => average_value_avs_a_writedata_reg[0].DATAIN
average_value_avs_a_writedata[1] => average_value_avs_a_writedata_reg[1].DATAIN
average_value_avs_a_writedata[2] => average_value_avs_a_writedata_reg[2].DATAIN
average_value_avs_a_writedata[3] => average_value_avs_a_writedata_reg[3].DATAIN
average_value_avs_a_writedata[4] => average_value_avs_a_writedata_reg[4].DATAIN
average_value_avs_a_writedata[5] => average_value_avs_a_writedata_reg[5].DATAIN
average_value_avs_a_writedata[6] => average_value_avs_a_writedata_reg[6].DATAIN
average_value_avs_a_writedata[7] => average_value_avs_a_writedata_reg[7].DATAIN
average_value_avs_a_writedata[8] => average_value_avs_a_writedata_reg[8].DATAIN
average_value_avs_a_writedata[9] => average_value_avs_a_writedata_reg[9].DATAIN
average_value_avs_a_writedata[10] => average_value_avs_a_writedata_reg[10].DATAIN
average_value_avs_a_writedata[11] => average_value_avs_a_writedata_reg[11].DATAIN
average_value_avs_a_writedata[12] => average_value_avs_a_writedata_reg[12].DATAIN
average_value_avs_a_writedata[13] => average_value_avs_a_writedata_reg[13].DATAIN
average_value_avs_a_writedata[14] => average_value_avs_a_writedata_reg[14].DATAIN
average_value_avs_a_writedata[15] => average_value_avs_a_writedata_reg[15].DATAIN
average_value_avs_a_writedata[16] => average_value_avs_a_writedata_reg[16].DATAIN
average_value_avs_a_writedata[17] => average_value_avs_a_writedata_reg[17].DATAIN
average_value_avs_a_writedata[18] => average_value_avs_a_writedata_reg[18].DATAIN
average_value_avs_a_writedata[19] => average_value_avs_a_writedata_reg[19].DATAIN
average_value_avs_a_writedata[20] => average_value_avs_a_writedata_reg[20].DATAIN
average_value_avs_a_writedata[21] => average_value_avs_a_writedata_reg[21].DATAIN
average_value_avs_a_writedata[22] => average_value_avs_a_writedata_reg[22].DATAIN
average_value_avs_a_writedata[23] => average_value_avs_a_writedata_reg[23].DATAIN
average_value_avs_a_writedata[24] => average_value_avs_a_writedata_reg[24].DATAIN
average_value_avs_a_writedata[25] => average_value_avs_a_writedata_reg[25].DATAIN
average_value_avs_a_writedata[26] => average_value_avs_a_writedata_reg[26].DATAIN
average_value_avs_a_writedata[27] => average_value_avs_a_writedata_reg[27].DATAIN
average_value_avs_a_writedata[28] => average_value_avs_a_writedata_reg[28].DATAIN
average_value_avs_a_writedata[29] => average_value_avs_a_writedata_reg[29].DATAIN
average_value_avs_a_writedata[30] => average_value_avs_a_writedata_reg[30].DATAIN
average_value_avs_a_writedata[31] => average_value_avs_a_writedata_reg[31].DATAIN
average_value_avs_a_byteenable[0] => average_value_avs_a_byteenable_reg[0].DATAIN
average_value_avs_a_byteenable[1] => average_value_avs_a_byteenable_reg[1].DATAIN
average_value_avs_a_byteenable[2] => average_value_avs_a_byteenable_reg[2].DATAIN
average_value_avs_a_byteenable[3] => average_value_avs_a_byteenable_reg[3].DATAIN
average_value_avs_a_readdata[0] <= average_value_avs_a_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[1] <= average_value_avs_a_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[2] <= average_value_avs_a_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[3] <= average_value_avs_a_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[4] <= average_value_avs_a_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[5] <= average_value_avs_a_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[6] <= average_value_avs_a_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[7] <= average_value_avs_a_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[8] <= average_value_avs_a_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[9] <= average_value_avs_a_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[10] <= average_value_avs_a_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[11] <= average_value_avs_a_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[12] <= average_value_avs_a_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[13] <= average_value_avs_a_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[14] <= average_value_avs_a_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[15] <= average_value_avs_a_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[16] <= average_value_avs_a_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[17] <= average_value_avs_a_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[18] <= average_value_avs_a_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[19] <= average_value_avs_a_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[20] <= average_value_avs_a_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[21] <= average_value_avs_a_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[22] <= average_value_avs_a_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[23] <= average_value_avs_a_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[24] <= average_value_avs_a_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[25] <= average_value_avs_a_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[26] <= average_value_avs_a_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[27] <= average_value_avs_a_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[28] <= average_value_avs_a_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[29] <= average_value_avs_a_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[30] <= average_value_avs_a_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_a_readdata[31] <= average_value_avs_a_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_read[0] => average_value_avs_cra_read_reg[0].DATAIN
average_value_avs_cra_write[0] => average_value_avs_cra_write_reg[0].DATAIN
average_value_avs_cra_address[0] => average_value_avs_cra_address_reg[0].DATAIN
average_value_avs_cra_address[1] => average_value_avs_cra_address_reg[1].DATAIN
average_value_avs_cra_address[2] => average_value_avs_cra_address_reg[2].DATAIN
average_value_avs_cra_writedata[0] => average_value_avs_cra_writedata_reg[0].DATAIN
average_value_avs_cra_writedata[1] => average_value_avs_cra_writedata_reg[1].DATAIN
average_value_avs_cra_writedata[2] => average_value_avs_cra_writedata_reg[2].DATAIN
average_value_avs_cra_writedata[3] => average_value_avs_cra_writedata_reg[3].DATAIN
average_value_avs_cra_writedata[4] => average_value_avs_cra_writedata_reg[4].DATAIN
average_value_avs_cra_writedata[5] => average_value_avs_cra_writedata_reg[5].DATAIN
average_value_avs_cra_writedata[6] => average_value_avs_cra_writedata_reg[6].DATAIN
average_value_avs_cra_writedata[7] => average_value_avs_cra_writedata_reg[7].DATAIN
average_value_avs_cra_writedata[8] => average_value_avs_cra_writedata_reg[8].DATAIN
average_value_avs_cra_writedata[9] => average_value_avs_cra_writedata_reg[9].DATAIN
average_value_avs_cra_writedata[10] => average_value_avs_cra_writedata_reg[10].DATAIN
average_value_avs_cra_writedata[11] => average_value_avs_cra_writedata_reg[11].DATAIN
average_value_avs_cra_writedata[12] => average_value_avs_cra_writedata_reg[12].DATAIN
average_value_avs_cra_writedata[13] => average_value_avs_cra_writedata_reg[13].DATAIN
average_value_avs_cra_writedata[14] => average_value_avs_cra_writedata_reg[14].DATAIN
average_value_avs_cra_writedata[15] => average_value_avs_cra_writedata_reg[15].DATAIN
average_value_avs_cra_writedata[16] => average_value_avs_cra_writedata_reg[16].DATAIN
average_value_avs_cra_writedata[17] => average_value_avs_cra_writedata_reg[17].DATAIN
average_value_avs_cra_writedata[18] => average_value_avs_cra_writedata_reg[18].DATAIN
average_value_avs_cra_writedata[19] => average_value_avs_cra_writedata_reg[19].DATAIN
average_value_avs_cra_writedata[20] => average_value_avs_cra_writedata_reg[20].DATAIN
average_value_avs_cra_writedata[21] => average_value_avs_cra_writedata_reg[21].DATAIN
average_value_avs_cra_writedata[22] => average_value_avs_cra_writedata_reg[22].DATAIN
average_value_avs_cra_writedata[23] => average_value_avs_cra_writedata_reg[23].DATAIN
average_value_avs_cra_writedata[24] => average_value_avs_cra_writedata_reg[24].DATAIN
average_value_avs_cra_writedata[25] => average_value_avs_cra_writedata_reg[25].DATAIN
average_value_avs_cra_writedata[26] => average_value_avs_cra_writedata_reg[26].DATAIN
average_value_avs_cra_writedata[27] => average_value_avs_cra_writedata_reg[27].DATAIN
average_value_avs_cra_writedata[28] => average_value_avs_cra_writedata_reg[28].DATAIN
average_value_avs_cra_writedata[29] => average_value_avs_cra_writedata_reg[29].DATAIN
average_value_avs_cra_writedata[30] => average_value_avs_cra_writedata_reg[30].DATAIN
average_value_avs_cra_writedata[31] => average_value_avs_cra_writedata_reg[31].DATAIN
average_value_avs_cra_writedata[32] => average_value_avs_cra_writedata_reg[32].DATAIN
average_value_avs_cra_writedata[33] => average_value_avs_cra_writedata_reg[33].DATAIN
average_value_avs_cra_writedata[34] => average_value_avs_cra_writedata_reg[34].DATAIN
average_value_avs_cra_writedata[35] => average_value_avs_cra_writedata_reg[35].DATAIN
average_value_avs_cra_writedata[36] => average_value_avs_cra_writedata_reg[36].DATAIN
average_value_avs_cra_writedata[37] => average_value_avs_cra_writedata_reg[37].DATAIN
average_value_avs_cra_writedata[38] => average_value_avs_cra_writedata_reg[38].DATAIN
average_value_avs_cra_writedata[39] => average_value_avs_cra_writedata_reg[39].DATAIN
average_value_avs_cra_writedata[40] => average_value_avs_cra_writedata_reg[40].DATAIN
average_value_avs_cra_writedata[41] => average_value_avs_cra_writedata_reg[41].DATAIN
average_value_avs_cra_writedata[42] => average_value_avs_cra_writedata_reg[42].DATAIN
average_value_avs_cra_writedata[43] => average_value_avs_cra_writedata_reg[43].DATAIN
average_value_avs_cra_writedata[44] => average_value_avs_cra_writedata_reg[44].DATAIN
average_value_avs_cra_writedata[45] => average_value_avs_cra_writedata_reg[45].DATAIN
average_value_avs_cra_writedata[46] => average_value_avs_cra_writedata_reg[46].DATAIN
average_value_avs_cra_writedata[47] => average_value_avs_cra_writedata_reg[47].DATAIN
average_value_avs_cra_writedata[48] => average_value_avs_cra_writedata_reg[48].DATAIN
average_value_avs_cra_writedata[49] => average_value_avs_cra_writedata_reg[49].DATAIN
average_value_avs_cra_writedata[50] => average_value_avs_cra_writedata_reg[50].DATAIN
average_value_avs_cra_writedata[51] => average_value_avs_cra_writedata_reg[51].DATAIN
average_value_avs_cra_writedata[52] => average_value_avs_cra_writedata_reg[52].DATAIN
average_value_avs_cra_writedata[53] => average_value_avs_cra_writedata_reg[53].DATAIN
average_value_avs_cra_writedata[54] => average_value_avs_cra_writedata_reg[54].DATAIN
average_value_avs_cra_writedata[55] => average_value_avs_cra_writedata_reg[55].DATAIN
average_value_avs_cra_writedata[56] => average_value_avs_cra_writedata_reg[56].DATAIN
average_value_avs_cra_writedata[57] => average_value_avs_cra_writedata_reg[57].DATAIN
average_value_avs_cra_writedata[58] => average_value_avs_cra_writedata_reg[58].DATAIN
average_value_avs_cra_writedata[59] => average_value_avs_cra_writedata_reg[59].DATAIN
average_value_avs_cra_writedata[60] => average_value_avs_cra_writedata_reg[60].DATAIN
average_value_avs_cra_writedata[61] => average_value_avs_cra_writedata_reg[61].DATAIN
average_value_avs_cra_writedata[62] => average_value_avs_cra_writedata_reg[62].DATAIN
average_value_avs_cra_writedata[63] => average_value_avs_cra_writedata_reg[63].DATAIN
average_value_avs_cra_byteenable[0] => average_value_avs_cra_byteenable_reg[0].DATAIN
average_value_avs_cra_byteenable[1] => average_value_avs_cra_byteenable_reg[1].DATAIN
average_value_avs_cra_byteenable[2] => average_value_avs_cra_byteenable_reg[2].DATAIN
average_value_avs_cra_byteenable[3] => average_value_avs_cra_byteenable_reg[3].DATAIN
average_value_avs_cra_byteenable[4] => average_value_avs_cra_byteenable_reg[4].DATAIN
average_value_avs_cra_byteenable[5] => average_value_avs_cra_byteenable_reg[5].DATAIN
average_value_avs_cra_byteenable[6] => average_value_avs_cra_byteenable_reg[6].DATAIN
average_value_avs_cra_byteenable[7] => average_value_avs_cra_byteenable_reg[7].DATAIN
average_value_avs_cra_readdata[0] <= average_value_avs_cra_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[1] <= average_value_avs_cra_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[2] <= average_value_avs_cra_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[3] <= average_value_avs_cra_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[4] <= average_value_avs_cra_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[5] <= average_value_avs_cra_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[6] <= average_value_avs_cra_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[7] <= average_value_avs_cra_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[8] <= average_value_avs_cra_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[9] <= average_value_avs_cra_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[10] <= average_value_avs_cra_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[11] <= average_value_avs_cra_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[12] <= average_value_avs_cra_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[13] <= average_value_avs_cra_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[14] <= average_value_avs_cra_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[15] <= average_value_avs_cra_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[16] <= average_value_avs_cra_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[17] <= average_value_avs_cra_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[18] <= average_value_avs_cra_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[19] <= average_value_avs_cra_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[20] <= average_value_avs_cra_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[21] <= average_value_avs_cra_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[22] <= average_value_avs_cra_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[23] <= average_value_avs_cra_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[24] <= average_value_avs_cra_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[25] <= average_value_avs_cra_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[26] <= average_value_avs_cra_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[27] <= average_value_avs_cra_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[28] <= average_value_avs_cra_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[29] <= average_value_avs_cra_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[30] <= average_value_avs_cra_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[31] <= average_value_avs_cra_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[32] <= average_value_avs_cra_readdata[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[33] <= average_value_avs_cra_readdata[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[34] <= average_value_avs_cra_readdata[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[35] <= average_value_avs_cra_readdata[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[36] <= average_value_avs_cra_readdata[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[37] <= average_value_avs_cra_readdata[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[38] <= average_value_avs_cra_readdata[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[39] <= average_value_avs_cra_readdata[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[40] <= average_value_avs_cra_readdata[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[41] <= average_value_avs_cra_readdata[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[42] <= average_value_avs_cra_readdata[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[43] <= average_value_avs_cra_readdata[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[44] <= average_value_avs_cra_readdata[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[45] <= average_value_avs_cra_readdata[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[46] <= average_value_avs_cra_readdata[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[47] <= average_value_avs_cra_readdata[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[48] <= average_value_avs_cra_readdata[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[49] <= average_value_avs_cra_readdata[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[50] <= average_value_avs_cra_readdata[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[51] <= average_value_avs_cra_readdata[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[52] <= average_value_avs_cra_readdata[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[53] <= average_value_avs_cra_readdata[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[54] <= average_value_avs_cra_readdata[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[55] <= average_value_avs_cra_readdata[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[56] <= average_value_avs_cra_readdata[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[57] <= average_value_avs_cra_readdata[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[58] <= average_value_avs_cra_readdata[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[59] <= average_value_avs_cra_readdata[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[60] <= average_value_avs_cra_readdata[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[61] <= average_value_avs_cra_readdata[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[62] <= average_value_avs_cra_readdata[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
average_value_avs_cra_readdata[63] <= average_value_avs_cra_readdata[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst
avs_a_read => avs_a_read.IN1
avs_a_write => avs_a_write.IN1
avs_a_address[0] => avs_a_address[0].IN1
avs_a_address[1] => avs_a_address[1].IN1
avs_a_address[2] => avs_a_address[2].IN1
avs_a_address[3] => avs_a_address[3].IN1
avs_a_address[4] => avs_a_address[4].IN1
avs_a_address[5] => avs_a_address[5].IN1
avs_a_writedata[0] => avs_a_writedata[0].IN1
avs_a_writedata[1] => avs_a_writedata[1].IN1
avs_a_writedata[2] => avs_a_writedata[2].IN1
avs_a_writedata[3] => avs_a_writedata[3].IN1
avs_a_writedata[4] => avs_a_writedata[4].IN1
avs_a_writedata[5] => avs_a_writedata[5].IN1
avs_a_writedata[6] => avs_a_writedata[6].IN1
avs_a_writedata[7] => avs_a_writedata[7].IN1
avs_a_writedata[8] => avs_a_writedata[8].IN1
avs_a_writedata[9] => avs_a_writedata[9].IN1
avs_a_writedata[10] => avs_a_writedata[10].IN1
avs_a_writedata[11] => avs_a_writedata[11].IN1
avs_a_writedata[12] => avs_a_writedata[12].IN1
avs_a_writedata[13] => avs_a_writedata[13].IN1
avs_a_writedata[14] => avs_a_writedata[14].IN1
avs_a_writedata[15] => avs_a_writedata[15].IN1
avs_a_writedata[16] => avs_a_writedata[16].IN1
avs_a_writedata[17] => avs_a_writedata[17].IN1
avs_a_writedata[18] => avs_a_writedata[18].IN1
avs_a_writedata[19] => avs_a_writedata[19].IN1
avs_a_writedata[20] => avs_a_writedata[20].IN1
avs_a_writedata[21] => avs_a_writedata[21].IN1
avs_a_writedata[22] => avs_a_writedata[22].IN1
avs_a_writedata[23] => avs_a_writedata[23].IN1
avs_a_writedata[24] => avs_a_writedata[24].IN1
avs_a_writedata[25] => avs_a_writedata[25].IN1
avs_a_writedata[26] => avs_a_writedata[26].IN1
avs_a_writedata[27] => avs_a_writedata[27].IN1
avs_a_writedata[28] => avs_a_writedata[28].IN1
avs_a_writedata[29] => avs_a_writedata[29].IN1
avs_a_writedata[30] => avs_a_writedata[30].IN1
avs_a_writedata[31] => avs_a_writedata[31].IN1
avs_a_byteenable[0] => avs_a_byteenable[0].IN1
avs_a_byteenable[1] => avs_a_byteenable[1].IN1
avs_a_byteenable[2] => avs_a_byteenable[2].IN1
avs_a_byteenable[3] => avs_a_byteenable[3].IN1
avs_a_readdata[0] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[1] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[2] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[3] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[4] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[5] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[6] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[7] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[8] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[9] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[10] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[11] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[12] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[13] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[14] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[15] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[16] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[17] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[18] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[19] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[20] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[21] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[22] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[23] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[24] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[25] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[26] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[27] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[28] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[29] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[30] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_a_readdata[31] <= average_value_internal:average_value_internal_inst.avs_a_readdata
avs_cra_read => avs_cra_read.IN1
avs_cra_write => avs_cra_write.IN1
avs_cra_address[0] => avs_cra_address[0].IN1
avs_cra_address[1] => avs_cra_address[1].IN1
avs_cra_address[2] => avs_cra_address[2].IN1
avs_cra_writedata[0] => avs_cra_writedata[0].IN1
avs_cra_writedata[1] => avs_cra_writedata[1].IN1
avs_cra_writedata[2] => avs_cra_writedata[2].IN1
avs_cra_writedata[3] => avs_cra_writedata[3].IN1
avs_cra_writedata[4] => avs_cra_writedata[4].IN1
avs_cra_writedata[5] => avs_cra_writedata[5].IN1
avs_cra_writedata[6] => avs_cra_writedata[6].IN1
avs_cra_writedata[7] => avs_cra_writedata[7].IN1
avs_cra_writedata[8] => avs_cra_writedata[8].IN1
avs_cra_writedata[9] => avs_cra_writedata[9].IN1
avs_cra_writedata[10] => avs_cra_writedata[10].IN1
avs_cra_writedata[11] => avs_cra_writedata[11].IN1
avs_cra_writedata[12] => avs_cra_writedata[12].IN1
avs_cra_writedata[13] => avs_cra_writedata[13].IN1
avs_cra_writedata[14] => avs_cra_writedata[14].IN1
avs_cra_writedata[15] => avs_cra_writedata[15].IN1
avs_cra_writedata[16] => avs_cra_writedata[16].IN1
avs_cra_writedata[17] => avs_cra_writedata[17].IN1
avs_cra_writedata[18] => avs_cra_writedata[18].IN1
avs_cra_writedata[19] => avs_cra_writedata[19].IN1
avs_cra_writedata[20] => avs_cra_writedata[20].IN1
avs_cra_writedata[21] => avs_cra_writedata[21].IN1
avs_cra_writedata[22] => avs_cra_writedata[22].IN1
avs_cra_writedata[23] => avs_cra_writedata[23].IN1
avs_cra_writedata[24] => avs_cra_writedata[24].IN1
avs_cra_writedata[25] => avs_cra_writedata[25].IN1
avs_cra_writedata[26] => avs_cra_writedata[26].IN1
avs_cra_writedata[27] => avs_cra_writedata[27].IN1
avs_cra_writedata[28] => avs_cra_writedata[28].IN1
avs_cra_writedata[29] => avs_cra_writedata[29].IN1
avs_cra_writedata[30] => avs_cra_writedata[30].IN1
avs_cra_writedata[31] => avs_cra_writedata[31].IN1
avs_cra_writedata[32] => avs_cra_writedata[32].IN1
avs_cra_writedata[33] => avs_cra_writedata[33].IN1
avs_cra_writedata[34] => avs_cra_writedata[34].IN1
avs_cra_writedata[35] => avs_cra_writedata[35].IN1
avs_cra_writedata[36] => avs_cra_writedata[36].IN1
avs_cra_writedata[37] => avs_cra_writedata[37].IN1
avs_cra_writedata[38] => avs_cra_writedata[38].IN1
avs_cra_writedata[39] => avs_cra_writedata[39].IN1
avs_cra_writedata[40] => avs_cra_writedata[40].IN1
avs_cra_writedata[41] => avs_cra_writedata[41].IN1
avs_cra_writedata[42] => avs_cra_writedata[42].IN1
avs_cra_writedata[43] => avs_cra_writedata[43].IN1
avs_cra_writedata[44] => avs_cra_writedata[44].IN1
avs_cra_writedata[45] => avs_cra_writedata[45].IN1
avs_cra_writedata[46] => avs_cra_writedata[46].IN1
avs_cra_writedata[47] => avs_cra_writedata[47].IN1
avs_cra_writedata[48] => avs_cra_writedata[48].IN1
avs_cra_writedata[49] => avs_cra_writedata[49].IN1
avs_cra_writedata[50] => avs_cra_writedata[50].IN1
avs_cra_writedata[51] => avs_cra_writedata[51].IN1
avs_cra_writedata[52] => avs_cra_writedata[52].IN1
avs_cra_writedata[53] => avs_cra_writedata[53].IN1
avs_cra_writedata[54] => avs_cra_writedata[54].IN1
avs_cra_writedata[55] => avs_cra_writedata[55].IN1
avs_cra_writedata[56] => avs_cra_writedata[56].IN1
avs_cra_writedata[57] => avs_cra_writedata[57].IN1
avs_cra_writedata[58] => avs_cra_writedata[58].IN1
avs_cra_writedata[59] => avs_cra_writedata[59].IN1
avs_cra_writedata[60] => avs_cra_writedata[60].IN1
avs_cra_writedata[61] => avs_cra_writedata[61].IN1
avs_cra_writedata[62] => avs_cra_writedata[62].IN1
avs_cra_writedata[63] => avs_cra_writedata[63].IN1
avs_cra_byteenable[0] => avs_cra_byteenable[0].IN1
avs_cra_byteenable[1] => avs_cra_byteenable[1].IN1
avs_cra_byteenable[2] => avs_cra_byteenable[2].IN1
avs_cra_byteenable[3] => avs_cra_byteenable[3].IN1
avs_cra_byteenable[4] => avs_cra_byteenable[4].IN1
avs_cra_byteenable[5] => avs_cra_byteenable[5].IN1
avs_cra_byteenable[6] => avs_cra_byteenable[6].IN1
avs_cra_byteenable[7] => avs_cra_byteenable[7].IN1
avs_cra_readdata[0] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[1] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[2] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[3] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[4] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[5] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[6] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[7] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[8] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[9] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[10] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[11] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[12] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[13] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[14] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[15] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[16] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[17] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[18] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[19] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[20] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[21] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[22] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[23] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[24] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[25] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[26] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[27] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[28] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[29] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[30] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[31] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[32] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[33] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[34] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[35] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[36] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[37] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[38] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[39] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[40] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[41] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[42] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[43] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[44] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[45] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[46] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[47] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[48] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[49] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[50] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[51] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[52] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[53] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[54] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[55] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[56] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[57] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[58] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[59] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[60] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[61] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[62] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
avs_cra_readdata[63] <= average_value_internal:average_value_internal_inst.avs_cra_readdata
clock => clock.IN1
done_irq <= average_value_internal:average_value_internal_inst.done_irq
resetn => resetn.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst
clock => clock.IN2
resetn => resetn.IN2
done_irq <= average_value_function_wrapper:average_value_internal.done_irq
avs_a_enable => avs_a_enable.IN1
avs_a_read => avs_a_read.IN1
avs_a_write => avs_a_write.IN1
avs_a_address[0] => avs_a_address[0].IN1
avs_a_address[1] => avs_a_address[1].IN1
avs_a_address[2] => avs_a_address[2].IN1
avs_a_address[3] => avs_a_address[3].IN1
avs_a_address[4] => avs_a_address[4].IN1
avs_a_address[5] => avs_a_address[5].IN1
avs_a_writedata[0] => avs_a_writedata[0].IN1
avs_a_writedata[1] => avs_a_writedata[1].IN1
avs_a_writedata[2] => avs_a_writedata[2].IN1
avs_a_writedata[3] => avs_a_writedata[3].IN1
avs_a_writedata[4] => avs_a_writedata[4].IN1
avs_a_writedata[5] => avs_a_writedata[5].IN1
avs_a_writedata[6] => avs_a_writedata[6].IN1
avs_a_writedata[7] => avs_a_writedata[7].IN1
avs_a_writedata[8] => avs_a_writedata[8].IN1
avs_a_writedata[9] => avs_a_writedata[9].IN1
avs_a_writedata[10] => avs_a_writedata[10].IN1
avs_a_writedata[11] => avs_a_writedata[11].IN1
avs_a_writedata[12] => avs_a_writedata[12].IN1
avs_a_writedata[13] => avs_a_writedata[13].IN1
avs_a_writedata[14] => avs_a_writedata[14].IN1
avs_a_writedata[15] => avs_a_writedata[15].IN1
avs_a_writedata[16] => avs_a_writedata[16].IN1
avs_a_writedata[17] => avs_a_writedata[17].IN1
avs_a_writedata[18] => avs_a_writedata[18].IN1
avs_a_writedata[19] => avs_a_writedata[19].IN1
avs_a_writedata[20] => avs_a_writedata[20].IN1
avs_a_writedata[21] => avs_a_writedata[21].IN1
avs_a_writedata[22] => avs_a_writedata[22].IN1
avs_a_writedata[23] => avs_a_writedata[23].IN1
avs_a_writedata[24] => avs_a_writedata[24].IN1
avs_a_writedata[25] => avs_a_writedata[25].IN1
avs_a_writedata[26] => avs_a_writedata[26].IN1
avs_a_writedata[27] => avs_a_writedata[27].IN1
avs_a_writedata[28] => avs_a_writedata[28].IN1
avs_a_writedata[29] => avs_a_writedata[29].IN1
avs_a_writedata[30] => avs_a_writedata[30].IN1
avs_a_writedata[31] => avs_a_writedata[31].IN1
avs_a_byteenable[0] => avs_a_byteenable[0].IN1
avs_a_byteenable[1] => avs_a_byteenable[1].IN1
avs_a_byteenable[2] => avs_a_byteenable[2].IN1
avs_a_byteenable[3] => avs_a_byteenable[3].IN1
avs_a_readdata[0] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[1] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[2] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[3] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[4] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[5] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[6] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[7] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[8] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[9] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[10] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[11] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[12] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[13] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[14] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[15] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[16] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[17] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[18] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[19] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[20] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[21] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[22] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[23] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[24] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[25] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[26] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[27] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[28] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[29] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[30] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdata[31] <= average_value_function_wrapper:average_value_internal.avs_a_readdata
avs_a_readdatavalid <= average_value_function_wrapper:average_value_internal.avs_a_readdatavalid
avs_cra_enable => avs_cra_enable.IN1
avs_cra_read => avs_cra_read.IN1
avs_cra_write => avs_cra_write.IN1
avs_cra_address[0] => avs_cra_address[0].IN1
avs_cra_address[1] => avs_cra_address[1].IN1
avs_cra_address[2] => avs_cra_address[2].IN1
avs_cra_writedata[0] => avs_cra_writedata[0].IN1
avs_cra_writedata[1] => avs_cra_writedata[1].IN1
avs_cra_writedata[2] => avs_cra_writedata[2].IN1
avs_cra_writedata[3] => avs_cra_writedata[3].IN1
avs_cra_writedata[4] => avs_cra_writedata[4].IN1
avs_cra_writedata[5] => avs_cra_writedata[5].IN1
avs_cra_writedata[6] => avs_cra_writedata[6].IN1
avs_cra_writedata[7] => avs_cra_writedata[7].IN1
avs_cra_writedata[8] => avs_cra_writedata[8].IN1
avs_cra_writedata[9] => avs_cra_writedata[9].IN1
avs_cra_writedata[10] => avs_cra_writedata[10].IN1
avs_cra_writedata[11] => avs_cra_writedata[11].IN1
avs_cra_writedata[12] => avs_cra_writedata[12].IN1
avs_cra_writedata[13] => avs_cra_writedata[13].IN1
avs_cra_writedata[14] => avs_cra_writedata[14].IN1
avs_cra_writedata[15] => avs_cra_writedata[15].IN1
avs_cra_writedata[16] => avs_cra_writedata[16].IN1
avs_cra_writedata[17] => avs_cra_writedata[17].IN1
avs_cra_writedata[18] => avs_cra_writedata[18].IN1
avs_cra_writedata[19] => avs_cra_writedata[19].IN1
avs_cra_writedata[20] => avs_cra_writedata[20].IN1
avs_cra_writedata[21] => avs_cra_writedata[21].IN1
avs_cra_writedata[22] => avs_cra_writedata[22].IN1
avs_cra_writedata[23] => avs_cra_writedata[23].IN1
avs_cra_writedata[24] => avs_cra_writedata[24].IN1
avs_cra_writedata[25] => avs_cra_writedata[25].IN1
avs_cra_writedata[26] => avs_cra_writedata[26].IN1
avs_cra_writedata[27] => avs_cra_writedata[27].IN1
avs_cra_writedata[28] => avs_cra_writedata[28].IN1
avs_cra_writedata[29] => avs_cra_writedata[29].IN1
avs_cra_writedata[30] => avs_cra_writedata[30].IN1
avs_cra_writedata[31] => avs_cra_writedata[31].IN1
avs_cra_writedata[32] => avs_cra_writedata[32].IN1
avs_cra_writedata[33] => avs_cra_writedata[33].IN1
avs_cra_writedata[34] => avs_cra_writedata[34].IN1
avs_cra_writedata[35] => avs_cra_writedata[35].IN1
avs_cra_writedata[36] => avs_cra_writedata[36].IN1
avs_cra_writedata[37] => avs_cra_writedata[37].IN1
avs_cra_writedata[38] => avs_cra_writedata[38].IN1
avs_cra_writedata[39] => avs_cra_writedata[39].IN1
avs_cra_writedata[40] => avs_cra_writedata[40].IN1
avs_cra_writedata[41] => avs_cra_writedata[41].IN1
avs_cra_writedata[42] => avs_cra_writedata[42].IN1
avs_cra_writedata[43] => avs_cra_writedata[43].IN1
avs_cra_writedata[44] => avs_cra_writedata[44].IN1
avs_cra_writedata[45] => avs_cra_writedata[45].IN1
avs_cra_writedata[46] => avs_cra_writedata[46].IN1
avs_cra_writedata[47] => avs_cra_writedata[47].IN1
avs_cra_writedata[48] => avs_cra_writedata[48].IN1
avs_cra_writedata[49] => avs_cra_writedata[49].IN1
avs_cra_writedata[50] => avs_cra_writedata[50].IN1
avs_cra_writedata[51] => avs_cra_writedata[51].IN1
avs_cra_writedata[52] => avs_cra_writedata[52].IN1
avs_cra_writedata[53] => avs_cra_writedata[53].IN1
avs_cra_writedata[54] => avs_cra_writedata[54].IN1
avs_cra_writedata[55] => avs_cra_writedata[55].IN1
avs_cra_writedata[56] => avs_cra_writedata[56].IN1
avs_cra_writedata[57] => avs_cra_writedata[57].IN1
avs_cra_writedata[58] => avs_cra_writedata[58].IN1
avs_cra_writedata[59] => avs_cra_writedata[59].IN1
avs_cra_writedata[60] => avs_cra_writedata[60].IN1
avs_cra_writedata[61] => avs_cra_writedata[61].IN1
avs_cra_writedata[62] => avs_cra_writedata[62].IN1
avs_cra_writedata[63] => avs_cra_writedata[63].IN1
avs_cra_byteenable[0] => avs_cra_byteenable[0].IN1
avs_cra_byteenable[1] => avs_cra_byteenable[1].IN1
avs_cra_byteenable[2] => avs_cra_byteenable[2].IN1
avs_cra_byteenable[3] => avs_cra_byteenable[3].IN1
avs_cra_byteenable[4] => avs_cra_byteenable[4].IN1
avs_cra_byteenable[5] => avs_cra_byteenable[5].IN1
avs_cra_byteenable[6] => avs_cra_byteenable[6].IN1
avs_cra_byteenable[7] => avs_cra_byteenable[7].IN1
avs_cra_readdata[0] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[1] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[2] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[3] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[4] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[5] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[6] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[7] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[8] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[9] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[10] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[11] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[12] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[13] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[14] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[15] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[16] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[17] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[18] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[19] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[20] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[21] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[22] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[23] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[24] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[25] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[26] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[27] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[28] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[29] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[30] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[31] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[32] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[33] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[34] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[35] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[36] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[37] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[38] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[39] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[40] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[41] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[42] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[43] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[44] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[45] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[46] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[47] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[48] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[49] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[50] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[51] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[52] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[53] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[54] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[55] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[56] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[57] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[58] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[59] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[60] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[61] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[62] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdata[63] <= average_value_function_wrapper:average_value_internal.avs_cra_readdata
avs_cra_readdatavalid <= average_value_function_wrapper:average_value_internal.avs_cra_readdatavalid


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal
avm_a_readdata[0] => avs_a_readdata[0].DATAIN
avm_a_readdata[1] => avs_a_readdata[1].DATAIN
avm_a_readdata[2] => avs_a_readdata[2].DATAIN
avm_a_readdata[3] => avs_a_readdata[3].DATAIN
avm_a_readdata[4] => avs_a_readdata[4].DATAIN
avm_a_readdata[5] => avs_a_readdata[5].DATAIN
avm_a_readdata[6] => avs_a_readdata[6].DATAIN
avm_a_readdata[7] => avs_a_readdata[7].DATAIN
avm_a_readdata[8] => avs_a_readdata[8].DATAIN
avm_a_readdata[9] => avs_a_readdata[9].DATAIN
avm_a_readdata[10] => avs_a_readdata[10].DATAIN
avm_a_readdata[11] => avs_a_readdata[11].DATAIN
avm_a_readdata[12] => avs_a_readdata[12].DATAIN
avm_a_readdata[13] => avs_a_readdata[13].DATAIN
avm_a_readdata[14] => avs_a_readdata[14].DATAIN
avm_a_readdata[15] => avs_a_readdata[15].DATAIN
avm_a_readdata[16] => avs_a_readdata[16].DATAIN
avm_a_readdata[17] => avs_a_readdata[17].DATAIN
avm_a_readdata[18] => avs_a_readdata[18].DATAIN
avm_a_readdata[19] => avs_a_readdata[19].DATAIN
avm_a_readdata[20] => avs_a_readdata[20].DATAIN
avm_a_readdata[21] => avs_a_readdata[21].DATAIN
avm_a_readdata[22] => avs_a_readdata[22].DATAIN
avm_a_readdata[23] => avs_a_readdata[23].DATAIN
avm_a_readdata[24] => avs_a_readdata[24].DATAIN
avm_a_readdata[25] => avs_a_readdata[25].DATAIN
avm_a_readdata[26] => avs_a_readdata[26].DATAIN
avm_a_readdata[27] => avs_a_readdata[27].DATAIN
avm_a_readdata[28] => avs_a_readdata[28].DATAIN
avm_a_readdata[29] => avs_a_readdata[29].DATAIN
avm_a_readdata[30] => avs_a_readdata[30].DATAIN
avm_a_readdata[31] => avs_a_readdata[31].DATAIN
avm_a_readdatavalid[0] => avs_a_readdatavalid[0].DATAIN
avm_a_waitrequest[0] => ~NO_FANOUT~
avm_a_writeack[0] => ~NO_FANOUT~
avm_unnamed_average_value2_readdata[0] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[0]
avm_unnamed_average_value2_readdata[1] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[1]
avm_unnamed_average_value2_readdata[2] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[2]
avm_unnamed_average_value2_readdata[3] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[3]
avm_unnamed_average_value2_readdata[4] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[4]
avm_unnamed_average_value2_readdata[5] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[5]
avm_unnamed_average_value2_readdata[6] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[6]
avm_unnamed_average_value2_readdata[7] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[7]
avm_unnamed_average_value2_readdata[8] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[8]
avm_unnamed_average_value2_readdata[9] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[9]
avm_unnamed_average_value2_readdata[10] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[10]
avm_unnamed_average_value2_readdata[11] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[11]
avm_unnamed_average_value2_readdata[12] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[12]
avm_unnamed_average_value2_readdata[13] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[13]
avm_unnamed_average_value2_readdata[14] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[14]
avm_unnamed_average_value2_readdata[15] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[15]
avm_unnamed_average_value2_readdata[16] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[16]
avm_unnamed_average_value2_readdata[17] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[17]
avm_unnamed_average_value2_readdata[18] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[18]
avm_unnamed_average_value2_readdata[19] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[19]
avm_unnamed_average_value2_readdata[20] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[20]
avm_unnamed_average_value2_readdata[21] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[21]
avm_unnamed_average_value2_readdata[22] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[22]
avm_unnamed_average_value2_readdata[23] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[23]
avm_unnamed_average_value2_readdata[24] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[24]
avm_unnamed_average_value2_readdata[25] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[25]
avm_unnamed_average_value2_readdata[26] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[26]
avm_unnamed_average_value2_readdata[27] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[27]
avm_unnamed_average_value2_readdata[28] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[28]
avm_unnamed_average_value2_readdata[29] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[29]
avm_unnamed_average_value2_readdata[30] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[30]
avm_unnamed_average_value2_readdata[31] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdata[31]
avm_unnamed_average_value2_readdatavalid[0] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_readdatavalid[0]
avm_unnamed_average_value2_waitrequest[0] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_waitrequest[0]
avm_unnamed_average_value2_writeack[0] => average_value_function:theaverage_value_function.in_unnamed_average_value2_avm_writeack[0]
avs_a_address[0] => lsu_permute_address:thea_permute_address.i_addr[2]
avs_a_address[1] => lsu_permute_address:thea_permute_address.i_addr[3]
avs_a_address[2] => lsu_permute_address:thea_permute_address.i_addr[4]
avs_a_address[3] => lsu_permute_address:thea_permute_address.i_addr[5]
avs_a_address[4] => lsu_permute_address:thea_permute_address.i_addr[6]
avs_a_address[5] => lsu_permute_address:thea_permute_address.i_addr[7]
avs_a_byteenable[0] => avm_a_byteenable[0].DATAIN
avs_a_byteenable[1] => avm_a_byteenable[1].DATAIN
avs_a_byteenable[2] => avm_a_byteenable[2].DATAIN
avs_a_byteenable[3] => avm_a_byteenable[3].DATAIN
avs_a_enable[0] => ~NO_FANOUT~
avs_a_read[0] => avm_a_read[0].DATAIN
avs_a_write[0] => avm_a_write[0].DATAIN
avs_a_writedata[0] => avm_a_writedata[0].DATAIN
avs_a_writedata[1] => avm_a_writedata[1].DATAIN
avs_a_writedata[2] => avm_a_writedata[2].DATAIN
avs_a_writedata[3] => avm_a_writedata[3].DATAIN
avs_a_writedata[4] => avm_a_writedata[4].DATAIN
avs_a_writedata[5] => avm_a_writedata[5].DATAIN
avs_a_writedata[6] => avm_a_writedata[6].DATAIN
avs_a_writedata[7] => avm_a_writedata[7].DATAIN
avs_a_writedata[8] => avm_a_writedata[8].DATAIN
avs_a_writedata[9] => avm_a_writedata[9].DATAIN
avs_a_writedata[10] => avm_a_writedata[10].DATAIN
avs_a_writedata[11] => avm_a_writedata[11].DATAIN
avs_a_writedata[12] => avm_a_writedata[12].DATAIN
avs_a_writedata[13] => avm_a_writedata[13].DATAIN
avs_a_writedata[14] => avm_a_writedata[14].DATAIN
avs_a_writedata[15] => avm_a_writedata[15].DATAIN
avs_a_writedata[16] => avm_a_writedata[16].DATAIN
avs_a_writedata[17] => avm_a_writedata[17].DATAIN
avs_a_writedata[18] => avm_a_writedata[18].DATAIN
avs_a_writedata[19] => avm_a_writedata[19].DATAIN
avs_a_writedata[20] => avm_a_writedata[20].DATAIN
avs_a_writedata[21] => avm_a_writedata[21].DATAIN
avs_a_writedata[22] => avm_a_writedata[22].DATAIN
avs_a_writedata[23] => avm_a_writedata[23].DATAIN
avs_a_writedata[24] => avm_a_writedata[24].DATAIN
avs_a_writedata[25] => avm_a_writedata[25].DATAIN
avs_a_writedata[26] => avm_a_writedata[26].DATAIN
avs_a_writedata[27] => avm_a_writedata[27].DATAIN
avs_a_writedata[28] => avm_a_writedata[28].DATAIN
avs_a_writedata[29] => avm_a_writedata[29].DATAIN
avs_a_writedata[30] => avm_a_writedata[30].DATAIN
avs_a_writedata[31] => avm_a_writedata[31].DATAIN
avs_cra_address[0] => Mux0.IN9
avs_cra_address[0] => Mux1.IN9
avs_cra_address[0] => Mux2.IN9
avs_cra_address[0] => Mux3.IN9
avs_cra_address[0] => Mux4.IN9
avs_cra_address[0] => Mux5.IN9
avs_cra_address[0] => Mux6.IN9
avs_cra_address[0] => Mux7.IN9
avs_cra_address[0] => Mux8.IN9
avs_cra_address[0] => Mux9.IN9
avs_cra_address[0] => Mux10.IN9
avs_cra_address[0] => Mux11.IN9
avs_cra_address[0] => Mux12.IN9
avs_cra_address[0] => Mux13.IN9
avs_cra_address[0] => Mux14.IN9
avs_cra_address[0] => Mux15.IN9
avs_cra_address[0] => Mux16.IN9
avs_cra_address[0] => Mux17.IN9
avs_cra_address[0] => Mux18.IN9
avs_cra_address[0] => Mux19.IN9
avs_cra_address[0] => Mux20.IN9
avs_cra_address[0] => Mux21.IN9
avs_cra_address[0] => Mux22.IN9
avs_cra_address[0] => Mux23.IN9
avs_cra_address[0] => Mux24.IN9
avs_cra_address[0] => Mux25.IN9
avs_cra_address[0] => Mux26.IN9
avs_cra_address[0] => Mux27.IN9
avs_cra_address[0] => Mux28.IN9
avs_cra_address[0] => Mux29.IN9
avs_cra_address[0] => Mux30.IN9
avs_cra_address[0] => Mux31.IN9
avs_cra_address[0] => Mux32.IN8
avs_cra_address[0] => Mux33.IN8
avs_cra_address[0] => Mux34.IN8
avs_cra_address[0] => Mux35.IN8
avs_cra_address[0] => Mux36.IN8
avs_cra_address[0] => Mux37.IN8
avs_cra_address[0] => Mux38.IN8
avs_cra_address[0] => Mux39.IN8
avs_cra_address[0] => Mux40.IN8
avs_cra_address[0] => Mux41.IN8
avs_cra_address[0] => Mux42.IN8
avs_cra_address[0] => Mux43.IN8
avs_cra_address[0] => Mux44.IN8
avs_cra_address[0] => Mux45.IN8
avs_cra_address[0] => Mux46.IN8
avs_cra_address[0] => Mux47.IN8
avs_cra_address[0] => Mux48.IN8
avs_cra_address[0] => Mux49.IN8
avs_cra_address[0] => Mux50.IN8
avs_cra_address[0] => Mux51.IN8
avs_cra_address[0] => Mux52.IN8
avs_cra_address[0] => Mux53.IN8
avs_cra_address[0] => Mux54.IN8
avs_cra_address[0] => Mux55.IN8
avs_cra_address[0] => Mux56.IN8
avs_cra_address[0] => Mux57.IN8
avs_cra_address[0] => Mux58.IN8
avs_cra_address[0] => Mux59.IN8
avs_cra_address[0] => Mux60.IN8
avs_cra_address[0] => Mux61.IN8
avs_cra_address[0] => Mux62.IN7
avs_cra_address[0] => Mux63.IN5
avs_cra_address[0] => Equal0.IN0
avs_cra_address[0] => Equal1.IN1
avs_cra_address[0] => Equal2.IN1
avs_cra_address[0] => Equal3.IN2
avs_cra_address[1] => Mux0.IN8
avs_cra_address[1] => Mux1.IN8
avs_cra_address[1] => Mux2.IN8
avs_cra_address[1] => Mux3.IN8
avs_cra_address[1] => Mux4.IN8
avs_cra_address[1] => Mux5.IN8
avs_cra_address[1] => Mux6.IN8
avs_cra_address[1] => Mux7.IN8
avs_cra_address[1] => Mux8.IN8
avs_cra_address[1] => Mux9.IN8
avs_cra_address[1] => Mux10.IN8
avs_cra_address[1] => Mux11.IN8
avs_cra_address[1] => Mux12.IN8
avs_cra_address[1] => Mux13.IN8
avs_cra_address[1] => Mux14.IN8
avs_cra_address[1] => Mux15.IN8
avs_cra_address[1] => Mux16.IN8
avs_cra_address[1] => Mux17.IN8
avs_cra_address[1] => Mux18.IN8
avs_cra_address[1] => Mux19.IN8
avs_cra_address[1] => Mux20.IN8
avs_cra_address[1] => Mux21.IN8
avs_cra_address[1] => Mux22.IN8
avs_cra_address[1] => Mux23.IN8
avs_cra_address[1] => Mux24.IN8
avs_cra_address[1] => Mux25.IN8
avs_cra_address[1] => Mux26.IN8
avs_cra_address[1] => Mux27.IN8
avs_cra_address[1] => Mux28.IN8
avs_cra_address[1] => Mux29.IN8
avs_cra_address[1] => Mux30.IN8
avs_cra_address[1] => Mux31.IN8
avs_cra_address[1] => Mux32.IN7
avs_cra_address[1] => Mux33.IN7
avs_cra_address[1] => Mux34.IN7
avs_cra_address[1] => Mux35.IN7
avs_cra_address[1] => Mux36.IN7
avs_cra_address[1] => Mux37.IN7
avs_cra_address[1] => Mux38.IN7
avs_cra_address[1] => Mux39.IN7
avs_cra_address[1] => Mux40.IN7
avs_cra_address[1] => Mux41.IN7
avs_cra_address[1] => Mux42.IN7
avs_cra_address[1] => Mux43.IN7
avs_cra_address[1] => Mux44.IN7
avs_cra_address[1] => Mux45.IN7
avs_cra_address[1] => Mux46.IN7
avs_cra_address[1] => Mux47.IN7
avs_cra_address[1] => Mux48.IN7
avs_cra_address[1] => Mux49.IN7
avs_cra_address[1] => Mux50.IN7
avs_cra_address[1] => Mux51.IN7
avs_cra_address[1] => Mux52.IN7
avs_cra_address[1] => Mux53.IN7
avs_cra_address[1] => Mux54.IN7
avs_cra_address[1] => Mux55.IN7
avs_cra_address[1] => Mux56.IN7
avs_cra_address[1] => Mux57.IN7
avs_cra_address[1] => Mux58.IN7
avs_cra_address[1] => Mux59.IN7
avs_cra_address[1] => Mux60.IN7
avs_cra_address[1] => Mux61.IN7
avs_cra_address[1] => Mux62.IN6
avs_cra_address[1] => Mux63.IN4
avs_cra_address[1] => Equal0.IN2
avs_cra_address[1] => Equal1.IN2
avs_cra_address[1] => Equal2.IN0
avs_cra_address[1] => Equal3.IN0
avs_cra_address[2] => Mux0.IN7
avs_cra_address[2] => Mux1.IN7
avs_cra_address[2] => Mux2.IN7
avs_cra_address[2] => Mux3.IN7
avs_cra_address[2] => Mux4.IN7
avs_cra_address[2] => Mux5.IN7
avs_cra_address[2] => Mux6.IN7
avs_cra_address[2] => Mux7.IN7
avs_cra_address[2] => Mux8.IN7
avs_cra_address[2] => Mux9.IN7
avs_cra_address[2] => Mux10.IN7
avs_cra_address[2] => Mux11.IN7
avs_cra_address[2] => Mux12.IN7
avs_cra_address[2] => Mux13.IN7
avs_cra_address[2] => Mux14.IN7
avs_cra_address[2] => Mux15.IN7
avs_cra_address[2] => Mux16.IN7
avs_cra_address[2] => Mux17.IN7
avs_cra_address[2] => Mux18.IN7
avs_cra_address[2] => Mux19.IN7
avs_cra_address[2] => Mux20.IN7
avs_cra_address[2] => Mux21.IN7
avs_cra_address[2] => Mux22.IN7
avs_cra_address[2] => Mux23.IN7
avs_cra_address[2] => Mux24.IN7
avs_cra_address[2] => Mux25.IN7
avs_cra_address[2] => Mux26.IN7
avs_cra_address[2] => Mux27.IN7
avs_cra_address[2] => Mux28.IN7
avs_cra_address[2] => Mux29.IN7
avs_cra_address[2] => Mux30.IN7
avs_cra_address[2] => Mux31.IN7
avs_cra_address[2] => Mux32.IN6
avs_cra_address[2] => Mux33.IN6
avs_cra_address[2] => Mux34.IN6
avs_cra_address[2] => Mux35.IN6
avs_cra_address[2] => Mux36.IN6
avs_cra_address[2] => Mux37.IN6
avs_cra_address[2] => Mux38.IN6
avs_cra_address[2] => Mux39.IN6
avs_cra_address[2] => Mux40.IN6
avs_cra_address[2] => Mux41.IN6
avs_cra_address[2] => Mux42.IN6
avs_cra_address[2] => Mux43.IN6
avs_cra_address[2] => Mux44.IN6
avs_cra_address[2] => Mux45.IN6
avs_cra_address[2] => Mux46.IN6
avs_cra_address[2] => Mux47.IN6
avs_cra_address[2] => Mux48.IN6
avs_cra_address[2] => Mux49.IN6
avs_cra_address[2] => Mux50.IN6
avs_cra_address[2] => Mux51.IN6
avs_cra_address[2] => Mux52.IN6
avs_cra_address[2] => Mux53.IN6
avs_cra_address[2] => Mux54.IN6
avs_cra_address[2] => Mux55.IN6
avs_cra_address[2] => Mux56.IN6
avs_cra_address[2] => Mux57.IN6
avs_cra_address[2] => Mux58.IN6
avs_cra_address[2] => Mux59.IN6
avs_cra_address[2] => Mux60.IN6
avs_cra_address[2] => Mux61.IN6
avs_cra_address[2] => Mux62.IN5
avs_cra_address[2] => Mux63.IN3
avs_cra_address[2] => Equal0.IN1
avs_cra_address[2] => Equal1.IN0
avs_cra_address[2] => Equal2.IN2
avs_cra_address[2] => Equal3.IN1
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[7].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[6].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[5].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[4].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[3].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[2].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[1].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[0].IN0
avs_cra_byteenable[0] => data_and_enable_q[0].IN0
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[7].IN1
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[6].IN1
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[5].IN1
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[4].IN1
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[3].IN1
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[2].IN1
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[1].IN1
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[0].IN1
avs_cra_byteenable[0] => reg_and_not_enable_q[0].IN1
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[15].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[14].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[13].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[12].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[11].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[10].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[9].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[8].IN0
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[15].IN1
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[14].IN1
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[13].IN1
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[12].IN1
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[11].IN1
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[10].IN1
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[9].IN1
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[8].IN1
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[23].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[22].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[21].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[20].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[19].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[18].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[17].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[16].IN0
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[23].IN1
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[22].IN1
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[21].IN1
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[20].IN1
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[19].IN1
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[18].IN1
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[17].IN1
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[16].IN1
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[31].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[30].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[29].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[28].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[27].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[26].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[25].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[24].IN0
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[31].IN1
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[30].IN1
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[29].IN1
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[28].IN1
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[27].IN1
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[26].IN1
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[25].IN1
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[24].IN1
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[39].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[38].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[37].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[36].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[35].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[34].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[33].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[32].IN0
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[39].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[38].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[37].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[36].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[35].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[34].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[33].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[32].IN1
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[47].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[46].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[45].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[44].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[43].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[42].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[41].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[40].IN0
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[47].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[46].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[45].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[44].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[43].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[42].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[41].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[40].IN1
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[55].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[54].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[53].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[52].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[51].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[50].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[49].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[48].IN0
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[55].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[54].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[53].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[52].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[51].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[50].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[49].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[48].IN1
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[63].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[62].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[61].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[60].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[59].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[58].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[57].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[56].IN0
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[63].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[62].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[61].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[60].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[59].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[58].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[57].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[56].IN1
avs_cra_enable[0] => ~NO_FANOUT~
avs_cra_read[0] => ~NO_FANOUT~
avs_cra_write[0] => write_start_reg_q[0].IN1
avs_cra_write[0] => dupName_0_write_reg_x_q[0].IN1
avs_cra_write[0] => write_done_q[0].IN1
avs_cra_write[0] => write_reg_q[0].IN1
avs_cra_writedata[0] => data_and_enable_q[0].IN1
avs_cra_writedata[0] => dupName_0_data_and_enable_x_q[0].IN1
avs_cra_writedata[1] => dupName_0_data_and_enable_x_q[1].IN1
avs_cra_writedata[2] => dupName_0_data_and_enable_x_q[2].IN1
avs_cra_writedata[3] => dupName_0_data_and_enable_x_q[3].IN1
avs_cra_writedata[4] => dupName_0_data_and_enable_x_q[4].IN1
avs_cra_writedata[5] => dupName_0_data_and_enable_x_q[5].IN1
avs_cra_writedata[6] => dupName_0_data_and_enable_x_q[6].IN1
avs_cra_writedata[7] => dupName_0_data_and_enable_x_q[7].IN1
avs_cra_writedata[8] => dupName_0_data_and_enable_x_q[8].IN1
avs_cra_writedata[9] => dupName_0_data_and_enable_x_q[9].IN1
avs_cra_writedata[10] => dupName_0_data_and_enable_x_q[10].IN1
avs_cra_writedata[11] => dupName_0_data_and_enable_x_q[11].IN1
avs_cra_writedata[12] => dupName_0_data_and_enable_x_q[12].IN1
avs_cra_writedata[13] => dupName_0_data_and_enable_x_q[13].IN1
avs_cra_writedata[14] => dupName_0_data_and_enable_x_q[14].IN1
avs_cra_writedata[15] => dupName_0_data_and_enable_x_q[15].IN1
avs_cra_writedata[16] => dupName_0_data_and_enable_x_q[16].IN1
avs_cra_writedata[17] => dupName_0_data_and_enable_x_q[17].IN1
avs_cra_writedata[18] => dupName_0_data_and_enable_x_q[18].IN1
avs_cra_writedata[19] => dupName_0_data_and_enable_x_q[19].IN1
avs_cra_writedata[20] => dupName_0_data_and_enable_x_q[20].IN1
avs_cra_writedata[21] => dupName_0_data_and_enable_x_q[21].IN1
avs_cra_writedata[22] => dupName_0_data_and_enable_x_q[22].IN1
avs_cra_writedata[23] => dupName_0_data_and_enable_x_q[23].IN1
avs_cra_writedata[24] => dupName_0_data_and_enable_x_q[24].IN1
avs_cra_writedata[25] => dupName_0_data_and_enable_x_q[25].IN1
avs_cra_writedata[26] => dupName_0_data_and_enable_x_q[26].IN1
avs_cra_writedata[27] => dupName_0_data_and_enable_x_q[27].IN1
avs_cra_writedata[28] => dupName_0_data_and_enable_x_q[28].IN1
avs_cra_writedata[29] => dupName_0_data_and_enable_x_q[29].IN1
avs_cra_writedata[30] => dupName_0_data_and_enable_x_q[30].IN1
avs_cra_writedata[31] => dupName_0_data_and_enable_x_q[31].IN1
avs_cra_writedata[32] => dupName_0_data_and_enable_x_q[32].IN1
avs_cra_writedata[33] => dupName_0_data_and_enable_x_q[33].IN1
avs_cra_writedata[34] => dupName_0_data_and_enable_x_q[34].IN1
avs_cra_writedata[35] => dupName_0_data_and_enable_x_q[35].IN1
avs_cra_writedata[36] => dupName_0_data_and_enable_x_q[36].IN1
avs_cra_writedata[37] => dupName_0_data_and_enable_x_q[37].IN1
avs_cra_writedata[38] => dupName_0_data_and_enable_x_q[38].IN1
avs_cra_writedata[39] => dupName_0_data_and_enable_x_q[39].IN1
avs_cra_writedata[40] => dupName_0_data_and_enable_x_q[40].IN1
avs_cra_writedata[41] => dupName_0_data_and_enable_x_q[41].IN1
avs_cra_writedata[42] => dupName_0_data_and_enable_x_q[42].IN1
avs_cra_writedata[43] => dupName_0_data_and_enable_x_q[43].IN1
avs_cra_writedata[44] => dupName_0_data_and_enable_x_q[44].IN1
avs_cra_writedata[45] => dupName_0_data_and_enable_x_q[45].IN1
avs_cra_writedata[46] => dupName_0_data_and_enable_x_q[46].IN1
avs_cra_writedata[47] => dupName_0_data_and_enable_x_q[47].IN1
avs_cra_writedata[48] => dupName_0_data_and_enable_x_q[48].IN1
avs_cra_writedata[49] => dupName_0_data_and_enable_x_q[49].IN1
avs_cra_writedata[50] => dupName_0_data_and_enable_x_q[50].IN1
avs_cra_writedata[51] => dupName_0_data_and_enable_x_q[51].IN1
avs_cra_writedata[52] => dupName_0_data_and_enable_x_q[52].IN1
avs_cra_writedata[53] => dupName_0_data_and_enable_x_q[53].IN1
avs_cra_writedata[54] => dupName_0_data_and_enable_x_q[54].IN1
avs_cra_writedata[55] => dupName_0_data_and_enable_x_q[55].IN1
avs_cra_writedata[56] => dupName_0_data_and_enable_x_q[56].IN1
avs_cra_writedata[57] => dupName_0_data_and_enable_x_q[57].IN1
avs_cra_writedata[58] => dupName_0_data_and_enable_x_q[58].IN1
avs_cra_writedata[59] => dupName_0_data_and_enable_x_q[59].IN1
avs_cra_writedata[60] => dupName_0_data_and_enable_x_q[60].IN1
avs_cra_writedata[61] => dupName_0_data_and_enable_x_q[61].IN1
avs_cra_writedata[62] => dupName_0_data_and_enable_x_q[62].IN1
avs_cra_writedata[63] => dupName_0_data_and_enable_x_q[63].IN1
avst_iord_bl_do_data[0] => average_value_function:theaverage_value_function.in_iord_bl_do_i_fifodata[0]
avst_iord_bl_do_valid[0] => ~NO_FANOUT~
avst_iowr_nb_return_almostfull[0] => ~NO_FANOUT~
stall_in[0] => ~NO_FANOUT~
start[0] => ~NO_FANOUT~
valid_in[0] => ~NO_FANOUT~
avm_a_address[0] <= lsu_permute_address:thea_permute_address.o_addr[0]
avm_a_address[1] <= lsu_permute_address:thea_permute_address.o_addr[1]
avm_a_address[2] <= lsu_permute_address:thea_permute_address.o_addr[2]
avm_a_address[3] <= lsu_permute_address:thea_permute_address.o_addr[3]
avm_a_address[4] <= lsu_permute_address:thea_permute_address.o_addr[4]
avm_a_address[5] <= lsu_permute_address:thea_permute_address.o_addr[5]
avm_a_address[6] <= lsu_permute_address:thea_permute_address.o_addr[6]
avm_a_address[7] <= lsu_permute_address:thea_permute_address.o_addr[7]
avm_a_address[8] <= lsu_permute_address:thea_permute_address.o_addr[8]
avm_a_address[9] <= lsu_permute_address:thea_permute_address.o_addr[9]
avm_a_address[10] <= lsu_permute_address:thea_permute_address.o_addr[10]
avm_a_address[11] <= lsu_permute_address:thea_permute_address.o_addr[11]
avm_a_address[12] <= lsu_permute_address:thea_permute_address.o_addr[12]
avm_a_address[13] <= lsu_permute_address:thea_permute_address.o_addr[13]
avm_a_address[14] <= lsu_permute_address:thea_permute_address.o_addr[14]
avm_a_address[15] <= lsu_permute_address:thea_permute_address.o_addr[15]
avm_a_address[16] <= lsu_permute_address:thea_permute_address.o_addr[16]
avm_a_address[17] <= lsu_permute_address:thea_permute_address.o_addr[17]
avm_a_address[18] <= lsu_permute_address:thea_permute_address.o_addr[18]
avm_a_address[19] <= lsu_permute_address:thea_permute_address.o_addr[19]
avm_a_address[20] <= lsu_permute_address:thea_permute_address.o_addr[20]
avm_a_address[21] <= lsu_permute_address:thea_permute_address.o_addr[21]
avm_a_address[22] <= lsu_permute_address:thea_permute_address.o_addr[22]
avm_a_address[23] <= lsu_permute_address:thea_permute_address.o_addr[23]
avm_a_address[24] <= lsu_permute_address:thea_permute_address.o_addr[24]
avm_a_address[25] <= lsu_permute_address:thea_permute_address.o_addr[25]
avm_a_address[26] <= lsu_permute_address:thea_permute_address.o_addr[26]
avm_a_address[27] <= lsu_permute_address:thea_permute_address.o_addr[27]
avm_a_address[28] <= lsu_permute_address:thea_permute_address.o_addr[28]
avm_a_address[29] <= lsu_permute_address:thea_permute_address.o_addr[29]
avm_a_address[30] <= lsu_permute_address:thea_permute_address.o_addr[30]
avm_a_address[31] <= lsu_permute_address:thea_permute_address.o_addr[31]
avm_a_burstcount[0] <= <VCC>
avm_a_byteenable[0] <= avs_a_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
avm_a_byteenable[1] <= avs_a_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
avm_a_byteenable[2] <= avs_a_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
avm_a_byteenable[3] <= avs_a_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
avm_a_enable[0] <= <VCC>
avm_a_read[0] <= avs_a_read[0].DB_MAX_OUTPUT_PORT_TYPE
avm_a_write[0] <= avs_a_write[0].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[0] <= avs_a_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[1] <= avs_a_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[2] <= avs_a_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[3] <= avs_a_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[4] <= avs_a_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[5] <= avs_a_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[6] <= avs_a_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[7] <= avs_a_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[8] <= avs_a_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[9] <= avs_a_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[10] <= avs_a_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[11] <= avs_a_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[12] <= avs_a_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[13] <= avs_a_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[14] <= avs_a_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[15] <= avs_a_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[16] <= avs_a_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[17] <= avs_a_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[18] <= avs_a_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[19] <= avs_a_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[20] <= avs_a_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[21] <= avs_a_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[22] <= avs_a_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[23] <= avs_a_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[24] <= avs_a_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[25] <= avs_a_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[26] <= avs_a_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[27] <= avs_a_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[28] <= avs_a_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[29] <= avs_a_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[30] <= avs_a_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
avm_a_writedata[31] <= avs_a_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
avm_unnamed_average_value2_address[0] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[0]
avm_unnamed_average_value2_address[1] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[1]
avm_unnamed_average_value2_address[2] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[2]
avm_unnamed_average_value2_address[3] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[3]
avm_unnamed_average_value2_address[4] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[4]
avm_unnamed_average_value2_address[5] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[5]
avm_unnamed_average_value2_address[6] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[6]
avm_unnamed_average_value2_address[7] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[7]
avm_unnamed_average_value2_address[8] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[8]
avm_unnamed_average_value2_address[9] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[9]
avm_unnamed_average_value2_address[10] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[10]
avm_unnamed_average_value2_address[11] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[11]
avm_unnamed_average_value2_address[12] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[12]
avm_unnamed_average_value2_address[13] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[13]
avm_unnamed_average_value2_address[14] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[14]
avm_unnamed_average_value2_address[15] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[15]
avm_unnamed_average_value2_address[16] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[16]
avm_unnamed_average_value2_address[17] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[17]
avm_unnamed_average_value2_address[18] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[18]
avm_unnamed_average_value2_address[19] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[19]
avm_unnamed_average_value2_address[20] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[20]
avm_unnamed_average_value2_address[21] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[21]
avm_unnamed_average_value2_address[22] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[22]
avm_unnamed_average_value2_address[23] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[23]
avm_unnamed_average_value2_address[24] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[24]
avm_unnamed_average_value2_address[25] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[25]
avm_unnamed_average_value2_address[26] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[26]
avm_unnamed_average_value2_address[27] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[27]
avm_unnamed_average_value2_address[28] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[28]
avm_unnamed_average_value2_address[29] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[29]
avm_unnamed_average_value2_address[30] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[30]
avm_unnamed_average_value2_address[31] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_address[31]
avm_unnamed_average_value2_burstcount[0] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_burstcount[0]
avm_unnamed_average_value2_byteenable[0] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_byteenable[0]
avm_unnamed_average_value2_byteenable[1] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_byteenable[1]
avm_unnamed_average_value2_byteenable[2] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_byteenable[2]
avm_unnamed_average_value2_byteenable[3] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_byteenable[3]
avm_unnamed_average_value2_enable[0] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_enable[0]
avm_unnamed_average_value2_read[0] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_read[0]
avm_unnamed_average_value2_write[0] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_write[0]
avm_unnamed_average_value2_writedata[0] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[0]
avm_unnamed_average_value2_writedata[1] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[1]
avm_unnamed_average_value2_writedata[2] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[2]
avm_unnamed_average_value2_writedata[3] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[3]
avm_unnamed_average_value2_writedata[4] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[4]
avm_unnamed_average_value2_writedata[5] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[5]
avm_unnamed_average_value2_writedata[6] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[6]
avm_unnamed_average_value2_writedata[7] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[7]
avm_unnamed_average_value2_writedata[8] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[8]
avm_unnamed_average_value2_writedata[9] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[9]
avm_unnamed_average_value2_writedata[10] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[10]
avm_unnamed_average_value2_writedata[11] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[11]
avm_unnamed_average_value2_writedata[12] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[12]
avm_unnamed_average_value2_writedata[13] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[13]
avm_unnamed_average_value2_writedata[14] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[14]
avm_unnamed_average_value2_writedata[15] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[15]
avm_unnamed_average_value2_writedata[16] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[16]
avm_unnamed_average_value2_writedata[17] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[17]
avm_unnamed_average_value2_writedata[18] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[18]
avm_unnamed_average_value2_writedata[19] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[19]
avm_unnamed_average_value2_writedata[20] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[20]
avm_unnamed_average_value2_writedata[21] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[21]
avm_unnamed_average_value2_writedata[22] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[22]
avm_unnamed_average_value2_writedata[23] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[23]
avm_unnamed_average_value2_writedata[24] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[24]
avm_unnamed_average_value2_writedata[25] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[25]
avm_unnamed_average_value2_writedata[26] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[26]
avm_unnamed_average_value2_writedata[27] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[27]
avm_unnamed_average_value2_writedata[28] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[28]
avm_unnamed_average_value2_writedata[29] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[29]
avm_unnamed_average_value2_writedata[30] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[30]
avm_unnamed_average_value2_writedata[31] <= average_value_function:theaverage_value_function.out_unnamed_average_value2_avm_writedata[31]
avs_a_readdata[0] <= avm_a_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[1] <= avm_a_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[2] <= avm_a_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[3] <= avm_a_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[4] <= avm_a_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[5] <= avm_a_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[6] <= avm_a_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[7] <= avm_a_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[8] <= avm_a_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[9] <= avm_a_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[10] <= avm_a_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[11] <= avm_a_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[12] <= avm_a_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[13] <= avm_a_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[14] <= avm_a_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[15] <= avm_a_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[16] <= avm_a_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[17] <= avm_a_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[18] <= avm_a_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[19] <= avm_a_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[20] <= avm_a_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[21] <= avm_a_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[22] <= avm_a_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[23] <= avm_a_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[24] <= avm_a_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[25] <= avm_a_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[26] <= avm_a_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[27] <= avm_a_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[28] <= avm_a_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[29] <= avm_a_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[30] <= avm_a_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdata[31] <= avm_a_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
avs_a_readdatavalid[0] <= avm_a_readdatavalid[0].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[0] <= avs_cra_readdata_r_NO_SHIFT_REG_q[0].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[1] <= avs_cra_readdata_r_NO_SHIFT_REG_q[1].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[2] <= avs_cra_readdata_r_NO_SHIFT_REG_q[2].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[3] <= avs_cra_readdata_r_NO_SHIFT_REG_q[3].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[4] <= avs_cra_readdata_r_NO_SHIFT_REG_q[4].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[5] <= avs_cra_readdata_r_NO_SHIFT_REG_q[5].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[6] <= avs_cra_readdata_r_NO_SHIFT_REG_q[6].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[7] <= avs_cra_readdata_r_NO_SHIFT_REG_q[7].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[8] <= avs_cra_readdata_r_NO_SHIFT_REG_q[8].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[9] <= avs_cra_readdata_r_NO_SHIFT_REG_q[9].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[10] <= avs_cra_readdata_r_NO_SHIFT_REG_q[10].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[11] <= avs_cra_readdata_r_NO_SHIFT_REG_q[11].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[12] <= avs_cra_readdata_r_NO_SHIFT_REG_q[12].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[13] <= avs_cra_readdata_r_NO_SHIFT_REG_q[13].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[14] <= avs_cra_readdata_r_NO_SHIFT_REG_q[14].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[15] <= avs_cra_readdata_r_NO_SHIFT_REG_q[15].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[16] <= avs_cra_readdata_r_NO_SHIFT_REG_q[16].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[17] <= avs_cra_readdata_r_NO_SHIFT_REG_q[17].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[18] <= avs_cra_readdata_r_NO_SHIFT_REG_q[18].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[19] <= avs_cra_readdata_r_NO_SHIFT_REG_q[19].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[20] <= avs_cra_readdata_r_NO_SHIFT_REG_q[20].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[21] <= avs_cra_readdata_r_NO_SHIFT_REG_q[21].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[22] <= avs_cra_readdata_r_NO_SHIFT_REG_q[22].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[23] <= avs_cra_readdata_r_NO_SHIFT_REG_q[23].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[24] <= avs_cra_readdata_r_NO_SHIFT_REG_q[24].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[25] <= avs_cra_readdata_r_NO_SHIFT_REG_q[25].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[26] <= avs_cra_readdata_r_NO_SHIFT_REG_q[26].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[27] <= avs_cra_readdata_r_NO_SHIFT_REG_q[27].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[28] <= avs_cra_readdata_r_NO_SHIFT_REG_q[28].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[29] <= avs_cra_readdata_r_NO_SHIFT_REG_q[29].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[30] <= avs_cra_readdata_r_NO_SHIFT_REG_q[30].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[31] <= avs_cra_readdata_r_NO_SHIFT_REG_q[31].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[32] <= avs_cra_readdata_r_NO_SHIFT_REG_q[32].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[33] <= avs_cra_readdata_r_NO_SHIFT_REG_q[33].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[34] <= avs_cra_readdata_r_NO_SHIFT_REG_q[34].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[35] <= avs_cra_readdata_r_NO_SHIFT_REG_q[35].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[36] <= avs_cra_readdata_r_NO_SHIFT_REG_q[36].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[37] <= avs_cra_readdata_r_NO_SHIFT_REG_q[37].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[38] <= avs_cra_readdata_r_NO_SHIFT_REG_q[38].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[39] <= avs_cra_readdata_r_NO_SHIFT_REG_q[39].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[40] <= avs_cra_readdata_r_NO_SHIFT_REG_q[40].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[41] <= avs_cra_readdata_r_NO_SHIFT_REG_q[41].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[42] <= avs_cra_readdata_r_NO_SHIFT_REG_q[42].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[43] <= avs_cra_readdata_r_NO_SHIFT_REG_q[43].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[44] <= avs_cra_readdata_r_NO_SHIFT_REG_q[44].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[45] <= avs_cra_readdata_r_NO_SHIFT_REG_q[45].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[46] <= avs_cra_readdata_r_NO_SHIFT_REG_q[46].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[47] <= avs_cra_readdata_r_NO_SHIFT_REG_q[47].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[48] <= avs_cra_readdata_r_NO_SHIFT_REG_q[48].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[49] <= avs_cra_readdata_r_NO_SHIFT_REG_q[49].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[50] <= avs_cra_readdata_r_NO_SHIFT_REG_q[50].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[51] <= avs_cra_readdata_r_NO_SHIFT_REG_q[51].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[52] <= avs_cra_readdata_r_NO_SHIFT_REG_q[52].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[53] <= avs_cra_readdata_r_NO_SHIFT_REG_q[53].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[54] <= avs_cra_readdata_r_NO_SHIFT_REG_q[54].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[55] <= avs_cra_readdata_r_NO_SHIFT_REG_q[55].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[56] <= avs_cra_readdata_r_NO_SHIFT_REG_q[56].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[57] <= avs_cra_readdata_r_NO_SHIFT_REG_q[57].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[58] <= avs_cra_readdata_r_NO_SHIFT_REG_q[58].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[59] <= avs_cra_readdata_r_NO_SHIFT_REG_q[59].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[60] <= avs_cra_readdata_r_NO_SHIFT_REG_q[60].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[61] <= avs_cra_readdata_r_NO_SHIFT_REG_q[61].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[62] <= avs_cra_readdata_r_NO_SHIFT_REG_q[62].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[63] <= avs_cra_readdata_r_NO_SHIFT_REG_q[63].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdatavalid[0] <= <GND>
avst_iord_bl_do_ready[0] <= average_value_function:theaverage_value_function.out_iord_bl_do_o_fifoready[0]
avst_iowr_nb_return_data[0] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[0]
avst_iowr_nb_return_data[1] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[1]
avst_iowr_nb_return_data[2] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[2]
avst_iowr_nb_return_data[3] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[3]
avst_iowr_nb_return_data[4] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[4]
avst_iowr_nb_return_data[5] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[5]
avst_iowr_nb_return_data[6] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[6]
avst_iowr_nb_return_data[7] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[7]
avst_iowr_nb_return_data[8] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[8]
avst_iowr_nb_return_data[9] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[9]
avst_iowr_nb_return_data[10] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[10]
avst_iowr_nb_return_data[11] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[11]
avst_iowr_nb_return_data[12] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[12]
avst_iowr_nb_return_data[13] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[13]
avst_iowr_nb_return_data[14] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[14]
avst_iowr_nb_return_data[15] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[15]
avst_iowr_nb_return_data[16] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[16]
avst_iowr_nb_return_data[17] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[17]
avst_iowr_nb_return_data[18] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[18]
avst_iowr_nb_return_data[19] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[19]
avst_iowr_nb_return_data[20] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[20]
avst_iowr_nb_return_data[21] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[21]
avst_iowr_nb_return_data[22] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[22]
avst_iowr_nb_return_data[23] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[23]
avst_iowr_nb_return_data[24] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[24]
avst_iowr_nb_return_data[25] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[25]
avst_iowr_nb_return_data[26] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[26]
avst_iowr_nb_return_data[27] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[27]
avst_iowr_nb_return_data[28] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[28]
avst_iowr_nb_return_data[29] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[29]
avst_iowr_nb_return_data[30] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[30]
avst_iowr_nb_return_data[31] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifodata[31]
avst_iowr_nb_return_valid[0] <= average_value_function:theaverage_value_function.out_iowr_nb_return_o_fifovalid[0]
done_irq[0] <= interrupt_r_NO_SHIFT_REG_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => average_value_function:theaverage_value_function.clock
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[0].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[1].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[2].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[3].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[4].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[5].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[6].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[7].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[8].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[9].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[10].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[11].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[12].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[13].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[14].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[15].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[16].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[17].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[18].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[19].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[20].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[21].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[22].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[23].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[24].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[25].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[26].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[27].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[28].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[29].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[30].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[31].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[32].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[33].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[34].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[35].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[36].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[37].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[38].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[39].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[40].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[41].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[42].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[43].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[44].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[45].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[46].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[47].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[48].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[49].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[50].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[51].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[52].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[53].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[54].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[55].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[56].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[57].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[58].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[59].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[60].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[61].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[62].CLK
clock => avs_cra_readdata_r_NO_SHIFT_REG_q[63].CLK
clock => interrupt_mask_r_NO_SHIFT_REG_q[0].CLK
clock => interrupt_r_NO_SHIFT_REG_q[0].CLK
clock => done_r_NO_SHIFT_REG_q[0].CLK
clock => return_data_r_NO_SHIFT_REG_q[0].CLK
clock => return_data_r_NO_SHIFT_REG_q[1].CLK
clock => return_data_r_NO_SHIFT_REG_q[2].CLK
clock => return_data_r_NO_SHIFT_REG_q[3].CLK
clock => return_data_r_NO_SHIFT_REG_q[4].CLK
clock => return_data_r_NO_SHIFT_REG_q[5].CLK
clock => return_data_r_NO_SHIFT_REG_q[6].CLK
clock => return_data_r_NO_SHIFT_REG_q[7].CLK
clock => return_data_r_NO_SHIFT_REG_q[8].CLK
clock => return_data_r_NO_SHIFT_REG_q[9].CLK
clock => return_data_r_NO_SHIFT_REG_q[10].CLK
clock => return_data_r_NO_SHIFT_REG_q[11].CLK
clock => return_data_r_NO_SHIFT_REG_q[12].CLK
clock => return_data_r_NO_SHIFT_REG_q[13].CLK
clock => return_data_r_NO_SHIFT_REG_q[14].CLK
clock => return_data_r_NO_SHIFT_REG_q[15].CLK
clock => return_data_r_NO_SHIFT_REG_q[16].CLK
clock => return_data_r_NO_SHIFT_REG_q[17].CLK
clock => return_data_r_NO_SHIFT_REG_q[18].CLK
clock => return_data_r_NO_SHIFT_REG_q[19].CLK
clock => return_data_r_NO_SHIFT_REG_q[20].CLK
clock => return_data_r_NO_SHIFT_REG_q[21].CLK
clock => return_data_r_NO_SHIFT_REG_q[22].CLK
clock => return_data_r_NO_SHIFT_REG_q[23].CLK
clock => return_data_r_NO_SHIFT_REG_q[24].CLK
clock => return_data_r_NO_SHIFT_REG_q[25].CLK
clock => return_data_r_NO_SHIFT_REG_q[26].CLK
clock => return_data_r_NO_SHIFT_REG_q[27].CLK
clock => return_data_r_NO_SHIFT_REG_q[28].CLK
clock => return_data_r_NO_SHIFT_REG_q[29].CLK
clock => return_data_r_NO_SHIFT_REG_q[30].CLK
clock => return_data_r_NO_SHIFT_REG_q[31].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[0].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[1].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[2].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[3].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[4].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[5].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[6].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[7].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[8].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[9].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[10].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[11].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[12].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[13].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[14].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[15].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[16].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[17].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[18].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[19].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[20].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[21].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[22].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[23].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[24].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[25].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[26].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[27].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[28].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[29].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[30].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[31].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[32].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[33].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[34].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[35].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[36].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[37].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[38].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[39].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[40].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[41].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[42].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[43].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[44].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[45].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[46].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[47].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[48].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[49].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[50].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[51].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[52].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[53].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[54].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[55].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[56].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[57].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[58].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[59].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[60].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[61].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[62].CLK
clock => mm_slave_address_5_data_NO_SHIFT_REG_q[63].CLK
clock => start_r_NO_SHIFT_REG_q[0].CLK
clock => acl_reset_wire:thereset_wire_inst.clock
resetn => average_value_function:theaverage_value_function.resetn
resetn => acl_reset_wire:thereset_wire_inst.resetn
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[0].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[1].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[2].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[3].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[4].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[5].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[6].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[7].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[8].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[9].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[10].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[11].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[12].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[13].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[14].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[15].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[16].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[17].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[18].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[19].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[20].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[21].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[22].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[23].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[24].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[25].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[26].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[27].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[28].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[29].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[30].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[31].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[32].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[33].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[34].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[35].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[36].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[37].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[38].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[39].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[40].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[41].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[42].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[43].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[44].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[45].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[46].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[47].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[48].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[49].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[50].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[51].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[52].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[53].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[54].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[55].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[56].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[57].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[58].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[59].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[60].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[61].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[62].ACLR
resetn => avs_cra_readdata_r_NO_SHIFT_REG_q[63].ACLR
resetn => interrupt_r_NO_SHIFT_REG_q[0].ACLR
resetn => start_r_NO_SHIFT_REG_q[0].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[0].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[1].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[2].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[3].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[4].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[5].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[6].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[7].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[8].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[9].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[10].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[11].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[12].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[13].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[14].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[15].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[16].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[17].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[18].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[19].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[20].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[21].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[22].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[23].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[24].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[25].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[26].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[27].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[28].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[29].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[30].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[31].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[32].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[33].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[34].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[35].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[36].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[37].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[38].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[39].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[40].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[41].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[42].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[43].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[44].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[45].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[46].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[47].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[48].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[49].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[50].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[51].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[52].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[53].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[54].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[55].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[56].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[57].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[58].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[59].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[60].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[61].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[62].ACLR
resetn => mm_slave_address_5_data_NO_SHIFT_REG_q[63].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[0].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[1].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[2].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[3].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[4].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[5].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[6].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[7].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[8].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[9].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[10].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[11].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[12].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[13].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[14].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[15].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[16].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[17].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[18].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[19].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[20].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[21].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[22].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[23].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[24].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[25].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[26].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[27].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[28].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[29].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[30].ACLR
resetn => return_data_r_NO_SHIFT_REG_q[31].ACLR
resetn => done_r_NO_SHIFT_REG_q[0].PRESET
resetn => interrupt_mask_r_NO_SHIFT_REG_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|lsu_permute_address:thea_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function
in_arg_N[0] => bb_average_value_B2:thebb_average_value_B2.in_N[0]
in_arg_N[0] => bb_average_value_B3:thebb_average_value_B3.in_N[0]
in_arg_N[0] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[0]
in_arg_N[0] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[0]
in_arg_N[1] => bb_average_value_B2:thebb_average_value_B2.in_N[1]
in_arg_N[1] => bb_average_value_B3:thebb_average_value_B3.in_N[1]
in_arg_N[1] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[1]
in_arg_N[1] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[1]
in_arg_N[2] => bb_average_value_B2:thebb_average_value_B2.in_N[2]
in_arg_N[2] => bb_average_value_B3:thebb_average_value_B3.in_N[2]
in_arg_N[2] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[2]
in_arg_N[2] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[2]
in_arg_N[3] => bb_average_value_B2:thebb_average_value_B2.in_N[3]
in_arg_N[3] => bb_average_value_B3:thebb_average_value_B3.in_N[3]
in_arg_N[3] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[3]
in_arg_N[3] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[3]
in_arg_N[4] => bb_average_value_B2:thebb_average_value_B2.in_N[4]
in_arg_N[4] => bb_average_value_B3:thebb_average_value_B3.in_N[4]
in_arg_N[4] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[4]
in_arg_N[4] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[4]
in_arg_N[5] => bb_average_value_B2:thebb_average_value_B2.in_N[5]
in_arg_N[5] => bb_average_value_B3:thebb_average_value_B3.in_N[5]
in_arg_N[5] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[5]
in_arg_N[5] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[5]
in_arg_N[6] => bb_average_value_B2:thebb_average_value_B2.in_N[6]
in_arg_N[6] => bb_average_value_B3:thebb_average_value_B3.in_N[6]
in_arg_N[6] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[6]
in_arg_N[6] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[6]
in_arg_N[7] => bb_average_value_B2:thebb_average_value_B2.in_N[7]
in_arg_N[7] => bb_average_value_B3:thebb_average_value_B3.in_N[7]
in_arg_N[7] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[7]
in_arg_N[7] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[7]
in_arg_N[8] => bb_average_value_B2:thebb_average_value_B2.in_N[8]
in_arg_N[8] => bb_average_value_B3:thebb_average_value_B3.in_N[8]
in_arg_N[8] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[8]
in_arg_N[8] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[8]
in_arg_N[9] => bb_average_value_B2:thebb_average_value_B2.in_N[9]
in_arg_N[9] => bb_average_value_B3:thebb_average_value_B3.in_N[9]
in_arg_N[9] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[9]
in_arg_N[9] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[9]
in_arg_N[10] => bb_average_value_B2:thebb_average_value_B2.in_N[10]
in_arg_N[10] => bb_average_value_B3:thebb_average_value_B3.in_N[10]
in_arg_N[10] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[10]
in_arg_N[10] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[10]
in_arg_N[11] => bb_average_value_B2:thebb_average_value_B2.in_N[11]
in_arg_N[11] => bb_average_value_B3:thebb_average_value_B3.in_N[11]
in_arg_N[11] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[11]
in_arg_N[11] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[11]
in_arg_N[12] => bb_average_value_B2:thebb_average_value_B2.in_N[12]
in_arg_N[12] => bb_average_value_B3:thebb_average_value_B3.in_N[12]
in_arg_N[12] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[12]
in_arg_N[12] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[12]
in_arg_N[13] => bb_average_value_B2:thebb_average_value_B2.in_N[13]
in_arg_N[13] => bb_average_value_B3:thebb_average_value_B3.in_N[13]
in_arg_N[13] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[13]
in_arg_N[13] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[13]
in_arg_N[14] => bb_average_value_B2:thebb_average_value_B2.in_N[14]
in_arg_N[14] => bb_average_value_B3:thebb_average_value_B3.in_N[14]
in_arg_N[14] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[14]
in_arg_N[14] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[14]
in_arg_N[15] => bb_average_value_B2:thebb_average_value_B2.in_N[15]
in_arg_N[15] => bb_average_value_B3:thebb_average_value_B3.in_N[15]
in_arg_N[15] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[15]
in_arg_N[15] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[15]
in_arg_N[16] => bb_average_value_B2:thebb_average_value_B2.in_N[16]
in_arg_N[16] => bb_average_value_B3:thebb_average_value_B3.in_N[16]
in_arg_N[16] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[16]
in_arg_N[16] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[16]
in_arg_N[17] => bb_average_value_B2:thebb_average_value_B2.in_N[17]
in_arg_N[17] => bb_average_value_B3:thebb_average_value_B3.in_N[17]
in_arg_N[17] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[17]
in_arg_N[17] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[17]
in_arg_N[18] => bb_average_value_B2:thebb_average_value_B2.in_N[18]
in_arg_N[18] => bb_average_value_B3:thebb_average_value_B3.in_N[18]
in_arg_N[18] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[18]
in_arg_N[18] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[18]
in_arg_N[19] => bb_average_value_B2:thebb_average_value_B2.in_N[19]
in_arg_N[19] => bb_average_value_B3:thebb_average_value_B3.in_N[19]
in_arg_N[19] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[19]
in_arg_N[19] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[19]
in_arg_N[20] => bb_average_value_B2:thebb_average_value_B2.in_N[20]
in_arg_N[20] => bb_average_value_B3:thebb_average_value_B3.in_N[20]
in_arg_N[20] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[20]
in_arg_N[20] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[20]
in_arg_N[21] => bb_average_value_B2:thebb_average_value_B2.in_N[21]
in_arg_N[21] => bb_average_value_B3:thebb_average_value_B3.in_N[21]
in_arg_N[21] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[21]
in_arg_N[21] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[21]
in_arg_N[22] => bb_average_value_B2:thebb_average_value_B2.in_N[22]
in_arg_N[22] => bb_average_value_B3:thebb_average_value_B3.in_N[22]
in_arg_N[22] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[22]
in_arg_N[22] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[22]
in_arg_N[23] => bb_average_value_B2:thebb_average_value_B2.in_N[23]
in_arg_N[23] => bb_average_value_B3:thebb_average_value_B3.in_N[23]
in_arg_N[23] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[23]
in_arg_N[23] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[23]
in_arg_N[24] => bb_average_value_B2:thebb_average_value_B2.in_N[24]
in_arg_N[24] => bb_average_value_B3:thebb_average_value_B3.in_N[24]
in_arg_N[24] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[24]
in_arg_N[24] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[24]
in_arg_N[25] => bb_average_value_B2:thebb_average_value_B2.in_N[25]
in_arg_N[25] => bb_average_value_B3:thebb_average_value_B3.in_N[25]
in_arg_N[25] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[25]
in_arg_N[25] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[25]
in_arg_N[26] => bb_average_value_B2:thebb_average_value_B2.in_N[26]
in_arg_N[26] => bb_average_value_B3:thebb_average_value_B3.in_N[26]
in_arg_N[26] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[26]
in_arg_N[26] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[26]
in_arg_N[27] => bb_average_value_B2:thebb_average_value_B2.in_N[27]
in_arg_N[27] => bb_average_value_B3:thebb_average_value_B3.in_N[27]
in_arg_N[27] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[27]
in_arg_N[27] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[27]
in_arg_N[28] => bb_average_value_B2:thebb_average_value_B2.in_N[28]
in_arg_N[28] => bb_average_value_B3:thebb_average_value_B3.in_N[28]
in_arg_N[28] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[28]
in_arg_N[28] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[28]
in_arg_N[29] => bb_average_value_B2:thebb_average_value_B2.in_N[29]
in_arg_N[29] => bb_average_value_B3:thebb_average_value_B3.in_N[29]
in_arg_N[29] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[29]
in_arg_N[29] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[29]
in_arg_N[30] => bb_average_value_B2:thebb_average_value_B2.in_N[30]
in_arg_N[30] => bb_average_value_B3:thebb_average_value_B3.in_N[30]
in_arg_N[30] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[30]
in_arg_N[30] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[30]
in_arg_N[31] => bb_average_value_B2:thebb_average_value_B2.in_N[31]
in_arg_N[31] => bb_average_value_B3:thebb_average_value_B3.in_N[31]
in_arg_N[31] => bb_average_value_B1_start:thebb_average_value_B1_start.in_N[31]
in_arg_N[31] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_N[31]
in_arg_a[0] => bb_average_value_B2:thebb_average_value_B2.in_a[0]
in_arg_a[0] => bb_average_value_B3:thebb_average_value_B3.in_a[0]
in_arg_a[0] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[0]
in_arg_a[0] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[0]
in_arg_a[1] => bb_average_value_B2:thebb_average_value_B2.in_a[1]
in_arg_a[1] => bb_average_value_B3:thebb_average_value_B3.in_a[1]
in_arg_a[1] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[1]
in_arg_a[1] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[1]
in_arg_a[2] => bb_average_value_B2:thebb_average_value_B2.in_a[2]
in_arg_a[2] => bb_average_value_B3:thebb_average_value_B3.in_a[2]
in_arg_a[2] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[2]
in_arg_a[2] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[2]
in_arg_a[3] => bb_average_value_B2:thebb_average_value_B2.in_a[3]
in_arg_a[3] => bb_average_value_B3:thebb_average_value_B3.in_a[3]
in_arg_a[3] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[3]
in_arg_a[3] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[3]
in_arg_a[4] => bb_average_value_B2:thebb_average_value_B2.in_a[4]
in_arg_a[4] => bb_average_value_B3:thebb_average_value_B3.in_a[4]
in_arg_a[4] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[4]
in_arg_a[4] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[4]
in_arg_a[5] => bb_average_value_B2:thebb_average_value_B2.in_a[5]
in_arg_a[5] => bb_average_value_B3:thebb_average_value_B3.in_a[5]
in_arg_a[5] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[5]
in_arg_a[5] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[5]
in_arg_a[6] => bb_average_value_B2:thebb_average_value_B2.in_a[6]
in_arg_a[6] => bb_average_value_B3:thebb_average_value_B3.in_a[6]
in_arg_a[6] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[6]
in_arg_a[6] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[6]
in_arg_a[7] => bb_average_value_B2:thebb_average_value_B2.in_a[7]
in_arg_a[7] => bb_average_value_B3:thebb_average_value_B3.in_a[7]
in_arg_a[7] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[7]
in_arg_a[7] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[7]
in_arg_a[8] => bb_average_value_B2:thebb_average_value_B2.in_a[8]
in_arg_a[8] => bb_average_value_B3:thebb_average_value_B3.in_a[8]
in_arg_a[8] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[8]
in_arg_a[8] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[8]
in_arg_a[9] => bb_average_value_B2:thebb_average_value_B2.in_a[9]
in_arg_a[9] => bb_average_value_B3:thebb_average_value_B3.in_a[9]
in_arg_a[9] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[9]
in_arg_a[9] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[9]
in_arg_a[10] => bb_average_value_B2:thebb_average_value_B2.in_a[10]
in_arg_a[10] => bb_average_value_B3:thebb_average_value_B3.in_a[10]
in_arg_a[10] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[10]
in_arg_a[10] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[10]
in_arg_a[11] => bb_average_value_B2:thebb_average_value_B2.in_a[11]
in_arg_a[11] => bb_average_value_B3:thebb_average_value_B3.in_a[11]
in_arg_a[11] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[11]
in_arg_a[11] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[11]
in_arg_a[12] => bb_average_value_B2:thebb_average_value_B2.in_a[12]
in_arg_a[12] => bb_average_value_B3:thebb_average_value_B3.in_a[12]
in_arg_a[12] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[12]
in_arg_a[12] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[12]
in_arg_a[13] => bb_average_value_B2:thebb_average_value_B2.in_a[13]
in_arg_a[13] => bb_average_value_B3:thebb_average_value_B3.in_a[13]
in_arg_a[13] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[13]
in_arg_a[13] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[13]
in_arg_a[14] => bb_average_value_B2:thebb_average_value_B2.in_a[14]
in_arg_a[14] => bb_average_value_B3:thebb_average_value_B3.in_a[14]
in_arg_a[14] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[14]
in_arg_a[14] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[14]
in_arg_a[15] => bb_average_value_B2:thebb_average_value_B2.in_a[15]
in_arg_a[15] => bb_average_value_B3:thebb_average_value_B3.in_a[15]
in_arg_a[15] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[15]
in_arg_a[15] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[15]
in_arg_a[16] => bb_average_value_B2:thebb_average_value_B2.in_a[16]
in_arg_a[16] => bb_average_value_B3:thebb_average_value_B3.in_a[16]
in_arg_a[16] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[16]
in_arg_a[16] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[16]
in_arg_a[17] => bb_average_value_B2:thebb_average_value_B2.in_a[17]
in_arg_a[17] => bb_average_value_B3:thebb_average_value_B3.in_a[17]
in_arg_a[17] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[17]
in_arg_a[17] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[17]
in_arg_a[18] => bb_average_value_B2:thebb_average_value_B2.in_a[18]
in_arg_a[18] => bb_average_value_B3:thebb_average_value_B3.in_a[18]
in_arg_a[18] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[18]
in_arg_a[18] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[18]
in_arg_a[19] => bb_average_value_B2:thebb_average_value_B2.in_a[19]
in_arg_a[19] => bb_average_value_B3:thebb_average_value_B3.in_a[19]
in_arg_a[19] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[19]
in_arg_a[19] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[19]
in_arg_a[20] => bb_average_value_B2:thebb_average_value_B2.in_a[20]
in_arg_a[20] => bb_average_value_B3:thebb_average_value_B3.in_a[20]
in_arg_a[20] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[20]
in_arg_a[20] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[20]
in_arg_a[21] => bb_average_value_B2:thebb_average_value_B2.in_a[21]
in_arg_a[21] => bb_average_value_B3:thebb_average_value_B3.in_a[21]
in_arg_a[21] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[21]
in_arg_a[21] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[21]
in_arg_a[22] => bb_average_value_B2:thebb_average_value_B2.in_a[22]
in_arg_a[22] => bb_average_value_B3:thebb_average_value_B3.in_a[22]
in_arg_a[22] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[22]
in_arg_a[22] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[22]
in_arg_a[23] => bb_average_value_B2:thebb_average_value_B2.in_a[23]
in_arg_a[23] => bb_average_value_B3:thebb_average_value_B3.in_a[23]
in_arg_a[23] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[23]
in_arg_a[23] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[23]
in_arg_a[24] => bb_average_value_B2:thebb_average_value_B2.in_a[24]
in_arg_a[24] => bb_average_value_B3:thebb_average_value_B3.in_a[24]
in_arg_a[24] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[24]
in_arg_a[24] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[24]
in_arg_a[25] => bb_average_value_B2:thebb_average_value_B2.in_a[25]
in_arg_a[25] => bb_average_value_B3:thebb_average_value_B3.in_a[25]
in_arg_a[25] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[25]
in_arg_a[25] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[25]
in_arg_a[26] => bb_average_value_B2:thebb_average_value_B2.in_a[26]
in_arg_a[26] => bb_average_value_B3:thebb_average_value_B3.in_a[26]
in_arg_a[26] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[26]
in_arg_a[26] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[26]
in_arg_a[27] => bb_average_value_B2:thebb_average_value_B2.in_a[27]
in_arg_a[27] => bb_average_value_B3:thebb_average_value_B3.in_a[27]
in_arg_a[27] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[27]
in_arg_a[27] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[27]
in_arg_a[28] => bb_average_value_B2:thebb_average_value_B2.in_a[28]
in_arg_a[28] => bb_average_value_B3:thebb_average_value_B3.in_a[28]
in_arg_a[28] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[28]
in_arg_a[28] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[28]
in_arg_a[29] => bb_average_value_B2:thebb_average_value_B2.in_a[29]
in_arg_a[29] => bb_average_value_B3:thebb_average_value_B3.in_a[29]
in_arg_a[29] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[29]
in_arg_a[29] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[29]
in_arg_a[30] => bb_average_value_B2:thebb_average_value_B2.in_a[30]
in_arg_a[30] => bb_average_value_B3:thebb_average_value_B3.in_a[30]
in_arg_a[30] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[30]
in_arg_a[30] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[30]
in_arg_a[31] => bb_average_value_B2:thebb_average_value_B2.in_a[31]
in_arg_a[31] => bb_average_value_B3:thebb_average_value_B3.in_a[31]
in_arg_a[31] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[31]
in_arg_a[31] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[31]
in_arg_a[32] => bb_average_value_B2:thebb_average_value_B2.in_a[32]
in_arg_a[32] => bb_average_value_B3:thebb_average_value_B3.in_a[32]
in_arg_a[32] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[32]
in_arg_a[32] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[32]
in_arg_a[33] => bb_average_value_B2:thebb_average_value_B2.in_a[33]
in_arg_a[33] => bb_average_value_B3:thebb_average_value_B3.in_a[33]
in_arg_a[33] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[33]
in_arg_a[33] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[33]
in_arg_a[34] => bb_average_value_B2:thebb_average_value_B2.in_a[34]
in_arg_a[34] => bb_average_value_B3:thebb_average_value_B3.in_a[34]
in_arg_a[34] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[34]
in_arg_a[34] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[34]
in_arg_a[35] => bb_average_value_B2:thebb_average_value_B2.in_a[35]
in_arg_a[35] => bb_average_value_B3:thebb_average_value_B3.in_a[35]
in_arg_a[35] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[35]
in_arg_a[35] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[35]
in_arg_a[36] => bb_average_value_B2:thebb_average_value_B2.in_a[36]
in_arg_a[36] => bb_average_value_B3:thebb_average_value_B3.in_a[36]
in_arg_a[36] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[36]
in_arg_a[36] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[36]
in_arg_a[37] => bb_average_value_B2:thebb_average_value_B2.in_a[37]
in_arg_a[37] => bb_average_value_B3:thebb_average_value_B3.in_a[37]
in_arg_a[37] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[37]
in_arg_a[37] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[37]
in_arg_a[38] => bb_average_value_B2:thebb_average_value_B2.in_a[38]
in_arg_a[38] => bb_average_value_B3:thebb_average_value_B3.in_a[38]
in_arg_a[38] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[38]
in_arg_a[38] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[38]
in_arg_a[39] => bb_average_value_B2:thebb_average_value_B2.in_a[39]
in_arg_a[39] => bb_average_value_B3:thebb_average_value_B3.in_a[39]
in_arg_a[39] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[39]
in_arg_a[39] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[39]
in_arg_a[40] => bb_average_value_B2:thebb_average_value_B2.in_a[40]
in_arg_a[40] => bb_average_value_B3:thebb_average_value_B3.in_a[40]
in_arg_a[40] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[40]
in_arg_a[40] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[40]
in_arg_a[41] => bb_average_value_B2:thebb_average_value_B2.in_a[41]
in_arg_a[41] => bb_average_value_B3:thebb_average_value_B3.in_a[41]
in_arg_a[41] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[41]
in_arg_a[41] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[41]
in_arg_a[42] => bb_average_value_B2:thebb_average_value_B2.in_a[42]
in_arg_a[42] => bb_average_value_B3:thebb_average_value_B3.in_a[42]
in_arg_a[42] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[42]
in_arg_a[42] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[42]
in_arg_a[43] => bb_average_value_B2:thebb_average_value_B2.in_a[43]
in_arg_a[43] => bb_average_value_B3:thebb_average_value_B3.in_a[43]
in_arg_a[43] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[43]
in_arg_a[43] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[43]
in_arg_a[44] => bb_average_value_B2:thebb_average_value_B2.in_a[44]
in_arg_a[44] => bb_average_value_B3:thebb_average_value_B3.in_a[44]
in_arg_a[44] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[44]
in_arg_a[44] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[44]
in_arg_a[45] => bb_average_value_B2:thebb_average_value_B2.in_a[45]
in_arg_a[45] => bb_average_value_B3:thebb_average_value_B3.in_a[45]
in_arg_a[45] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[45]
in_arg_a[45] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[45]
in_arg_a[46] => bb_average_value_B2:thebb_average_value_B2.in_a[46]
in_arg_a[46] => bb_average_value_B3:thebb_average_value_B3.in_a[46]
in_arg_a[46] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[46]
in_arg_a[46] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[46]
in_arg_a[47] => bb_average_value_B2:thebb_average_value_B2.in_a[47]
in_arg_a[47] => bb_average_value_B3:thebb_average_value_B3.in_a[47]
in_arg_a[47] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[47]
in_arg_a[47] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[47]
in_arg_a[48] => bb_average_value_B2:thebb_average_value_B2.in_a[48]
in_arg_a[48] => bb_average_value_B3:thebb_average_value_B3.in_a[48]
in_arg_a[48] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[48]
in_arg_a[48] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[48]
in_arg_a[49] => bb_average_value_B2:thebb_average_value_B2.in_a[49]
in_arg_a[49] => bb_average_value_B3:thebb_average_value_B3.in_a[49]
in_arg_a[49] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[49]
in_arg_a[49] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[49]
in_arg_a[50] => bb_average_value_B2:thebb_average_value_B2.in_a[50]
in_arg_a[50] => bb_average_value_B3:thebb_average_value_B3.in_a[50]
in_arg_a[50] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[50]
in_arg_a[50] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[50]
in_arg_a[51] => bb_average_value_B2:thebb_average_value_B2.in_a[51]
in_arg_a[51] => bb_average_value_B3:thebb_average_value_B3.in_a[51]
in_arg_a[51] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[51]
in_arg_a[51] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[51]
in_arg_a[52] => bb_average_value_B2:thebb_average_value_B2.in_a[52]
in_arg_a[52] => bb_average_value_B3:thebb_average_value_B3.in_a[52]
in_arg_a[52] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[52]
in_arg_a[52] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[52]
in_arg_a[53] => bb_average_value_B2:thebb_average_value_B2.in_a[53]
in_arg_a[53] => bb_average_value_B3:thebb_average_value_B3.in_a[53]
in_arg_a[53] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[53]
in_arg_a[53] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[53]
in_arg_a[54] => bb_average_value_B2:thebb_average_value_B2.in_a[54]
in_arg_a[54] => bb_average_value_B3:thebb_average_value_B3.in_a[54]
in_arg_a[54] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[54]
in_arg_a[54] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[54]
in_arg_a[55] => bb_average_value_B2:thebb_average_value_B2.in_a[55]
in_arg_a[55] => bb_average_value_B3:thebb_average_value_B3.in_a[55]
in_arg_a[55] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[55]
in_arg_a[55] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[55]
in_arg_a[56] => bb_average_value_B2:thebb_average_value_B2.in_a[56]
in_arg_a[56] => bb_average_value_B3:thebb_average_value_B3.in_a[56]
in_arg_a[56] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[56]
in_arg_a[56] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[56]
in_arg_a[57] => bb_average_value_B2:thebb_average_value_B2.in_a[57]
in_arg_a[57] => bb_average_value_B3:thebb_average_value_B3.in_a[57]
in_arg_a[57] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[57]
in_arg_a[57] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[57]
in_arg_a[58] => bb_average_value_B2:thebb_average_value_B2.in_a[58]
in_arg_a[58] => bb_average_value_B3:thebb_average_value_B3.in_a[58]
in_arg_a[58] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[58]
in_arg_a[58] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[58]
in_arg_a[59] => bb_average_value_B2:thebb_average_value_B2.in_a[59]
in_arg_a[59] => bb_average_value_B3:thebb_average_value_B3.in_a[59]
in_arg_a[59] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[59]
in_arg_a[59] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[59]
in_arg_a[60] => bb_average_value_B2:thebb_average_value_B2.in_a[60]
in_arg_a[60] => bb_average_value_B3:thebb_average_value_B3.in_a[60]
in_arg_a[60] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[60]
in_arg_a[60] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[60]
in_arg_a[61] => bb_average_value_B2:thebb_average_value_B2.in_a[61]
in_arg_a[61] => bb_average_value_B3:thebb_average_value_B3.in_a[61]
in_arg_a[61] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[61]
in_arg_a[61] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[61]
in_arg_a[62] => bb_average_value_B2:thebb_average_value_B2.in_a[62]
in_arg_a[62] => bb_average_value_B3:thebb_average_value_B3.in_a[62]
in_arg_a[62] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[62]
in_arg_a[62] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[62]
in_arg_a[63] => bb_average_value_B2:thebb_average_value_B2.in_a[63]
in_arg_a[63] => bb_average_value_B3:thebb_average_value_B3.in_a[63]
in_arg_a[63] => bb_average_value_B1_start:thebb_average_value_B1_start.in_a[63]
in_arg_a[63] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_a[63]
in_arg_do[0] => ~NO_FANOUT~
in_arg_do[1] => ~NO_FANOUT~
in_arg_do[2] => ~NO_FANOUT~
in_arg_do[3] => ~NO_FANOUT~
in_arg_do[4] => ~NO_FANOUT~
in_arg_do[5] => ~NO_FANOUT~
in_arg_do[6] => ~NO_FANOUT~
in_arg_do[7] => ~NO_FANOUT~
in_arg_do[8] => ~NO_FANOUT~
in_arg_do[9] => ~NO_FANOUT~
in_arg_do[10] => ~NO_FANOUT~
in_arg_do[11] => ~NO_FANOUT~
in_arg_do[12] => ~NO_FANOUT~
in_arg_do[13] => ~NO_FANOUT~
in_arg_do[14] => ~NO_FANOUT~
in_arg_do[15] => ~NO_FANOUT~
in_arg_do[16] => ~NO_FANOUT~
in_arg_do[17] => ~NO_FANOUT~
in_arg_do[18] => ~NO_FANOUT~
in_arg_do[19] => ~NO_FANOUT~
in_arg_do[20] => ~NO_FANOUT~
in_arg_do[21] => ~NO_FANOUT~
in_arg_do[22] => ~NO_FANOUT~
in_arg_do[23] => ~NO_FANOUT~
in_arg_do[24] => ~NO_FANOUT~
in_arg_do[25] => ~NO_FANOUT~
in_arg_do[26] => ~NO_FANOUT~
in_arg_do[27] => ~NO_FANOUT~
in_arg_do[28] => ~NO_FANOUT~
in_arg_do[29] => ~NO_FANOUT~
in_arg_do[30] => ~NO_FANOUT~
in_arg_do[31] => ~NO_FANOUT~
in_arg_do[32] => ~NO_FANOUT~
in_arg_do[33] => ~NO_FANOUT~
in_arg_do[34] => ~NO_FANOUT~
in_arg_do[35] => ~NO_FANOUT~
in_arg_do[36] => ~NO_FANOUT~
in_arg_do[37] => ~NO_FANOUT~
in_arg_do[38] => ~NO_FANOUT~
in_arg_do[39] => ~NO_FANOUT~
in_arg_do[40] => ~NO_FANOUT~
in_arg_do[41] => ~NO_FANOUT~
in_arg_do[42] => ~NO_FANOUT~
in_arg_do[43] => ~NO_FANOUT~
in_arg_do[44] => ~NO_FANOUT~
in_arg_do[45] => ~NO_FANOUT~
in_arg_do[46] => ~NO_FANOUT~
in_arg_do[47] => ~NO_FANOUT~
in_arg_do[48] => ~NO_FANOUT~
in_arg_do[49] => ~NO_FANOUT~
in_arg_do[50] => ~NO_FANOUT~
in_arg_do[51] => ~NO_FANOUT~
in_arg_do[52] => ~NO_FANOUT~
in_arg_do[53] => ~NO_FANOUT~
in_arg_do[54] => ~NO_FANOUT~
in_arg_do[55] => ~NO_FANOUT~
in_arg_do[56] => ~NO_FANOUT~
in_arg_do[57] => ~NO_FANOUT~
in_arg_do[58] => ~NO_FANOUT~
in_arg_do[59] => ~NO_FANOUT~
in_arg_do[60] => ~NO_FANOUT~
in_arg_do[61] => ~NO_FANOUT~
in_arg_do[62] => ~NO_FANOUT~
in_arg_do[63] => ~NO_FANOUT~
in_arg_return[0] => ~NO_FANOUT~
in_arg_return[1] => ~NO_FANOUT~
in_arg_return[2] => ~NO_FANOUT~
in_arg_return[3] => ~NO_FANOUT~
in_arg_return[4] => ~NO_FANOUT~
in_arg_return[5] => ~NO_FANOUT~
in_arg_return[6] => ~NO_FANOUT~
in_arg_return[7] => ~NO_FANOUT~
in_arg_return[8] => ~NO_FANOUT~
in_arg_return[9] => ~NO_FANOUT~
in_arg_return[10] => ~NO_FANOUT~
in_arg_return[11] => ~NO_FANOUT~
in_arg_return[12] => ~NO_FANOUT~
in_arg_return[13] => ~NO_FANOUT~
in_arg_return[14] => ~NO_FANOUT~
in_arg_return[15] => ~NO_FANOUT~
in_arg_return[16] => ~NO_FANOUT~
in_arg_return[17] => ~NO_FANOUT~
in_arg_return[18] => ~NO_FANOUT~
in_arg_return[19] => ~NO_FANOUT~
in_arg_return[20] => ~NO_FANOUT~
in_arg_return[21] => ~NO_FANOUT~
in_arg_return[22] => ~NO_FANOUT~
in_arg_return[23] => ~NO_FANOUT~
in_arg_return[24] => ~NO_FANOUT~
in_arg_return[25] => ~NO_FANOUT~
in_arg_return[26] => ~NO_FANOUT~
in_arg_return[27] => ~NO_FANOUT~
in_arg_return[28] => ~NO_FANOUT~
in_arg_return[29] => ~NO_FANOUT~
in_arg_return[30] => ~NO_FANOUT~
in_arg_return[31] => ~NO_FANOUT~
in_arg_return[32] => ~NO_FANOUT~
in_arg_return[33] => ~NO_FANOUT~
in_arg_return[34] => ~NO_FANOUT~
in_arg_return[35] => ~NO_FANOUT~
in_arg_return[36] => ~NO_FANOUT~
in_arg_return[37] => ~NO_FANOUT~
in_arg_return[38] => ~NO_FANOUT~
in_arg_return[39] => ~NO_FANOUT~
in_arg_return[40] => ~NO_FANOUT~
in_arg_return[41] => ~NO_FANOUT~
in_arg_return[42] => ~NO_FANOUT~
in_arg_return[43] => ~NO_FANOUT~
in_arg_return[44] => ~NO_FANOUT~
in_arg_return[45] => ~NO_FANOUT~
in_arg_return[46] => ~NO_FANOUT~
in_arg_return[47] => ~NO_FANOUT~
in_arg_return[48] => ~NO_FANOUT~
in_arg_return[49] => ~NO_FANOUT~
in_arg_return[50] => ~NO_FANOUT~
in_arg_return[51] => ~NO_FANOUT~
in_arg_return[52] => ~NO_FANOUT~
in_arg_return[53] => ~NO_FANOUT~
in_arg_return[54] => ~NO_FANOUT~
in_arg_return[55] => ~NO_FANOUT~
in_arg_return[56] => ~NO_FANOUT~
in_arg_return[57] => ~NO_FANOUT~
in_arg_return[58] => ~NO_FANOUT~
in_arg_return[59] => ~NO_FANOUT~
in_arg_return[60] => ~NO_FANOUT~
in_arg_return[61] => ~NO_FANOUT~
in_arg_return[62] => ~NO_FANOUT~
in_arg_return[63] => ~NO_FANOUT~
in_iord_bl_do_i_fifodata[0] => bb_average_value_B1_start:thebb_average_value_B1_start.in_iord_bl_do_i_fifodata[0]
in_iord_bl_do_i_fifovalid[0] => bb_average_value_B1_start:thebb_average_value_B1_start.in_iord_bl_do_i_fifovalid[0]
in_stall_in[0] => ~NO_FANOUT~
in_start[0] => bb_average_value_B2:thebb_average_value_B2.in_flush[0]
in_unnamed_average_value2_avm_readdata[0] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[0]
in_unnamed_average_value2_avm_readdata[1] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[1]
in_unnamed_average_value2_avm_readdata[2] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[2]
in_unnamed_average_value2_avm_readdata[3] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[3]
in_unnamed_average_value2_avm_readdata[4] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[4]
in_unnamed_average_value2_avm_readdata[5] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[5]
in_unnamed_average_value2_avm_readdata[6] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[6]
in_unnamed_average_value2_avm_readdata[7] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[7]
in_unnamed_average_value2_avm_readdata[8] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[8]
in_unnamed_average_value2_avm_readdata[9] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[9]
in_unnamed_average_value2_avm_readdata[10] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[10]
in_unnamed_average_value2_avm_readdata[11] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[11]
in_unnamed_average_value2_avm_readdata[12] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[12]
in_unnamed_average_value2_avm_readdata[13] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[13]
in_unnamed_average_value2_avm_readdata[14] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[14]
in_unnamed_average_value2_avm_readdata[15] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[15]
in_unnamed_average_value2_avm_readdata[16] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[16]
in_unnamed_average_value2_avm_readdata[17] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[17]
in_unnamed_average_value2_avm_readdata[18] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[18]
in_unnamed_average_value2_avm_readdata[19] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[19]
in_unnamed_average_value2_avm_readdata[20] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[20]
in_unnamed_average_value2_avm_readdata[21] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[21]
in_unnamed_average_value2_avm_readdata[22] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[22]
in_unnamed_average_value2_avm_readdata[23] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[23]
in_unnamed_average_value2_avm_readdata[24] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[24]
in_unnamed_average_value2_avm_readdata[25] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[25]
in_unnamed_average_value2_avm_readdata[26] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[26]
in_unnamed_average_value2_avm_readdata[27] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[27]
in_unnamed_average_value2_avm_readdata[28] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[28]
in_unnamed_average_value2_avm_readdata[29] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[29]
in_unnamed_average_value2_avm_readdata[30] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[30]
in_unnamed_average_value2_avm_readdata[31] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdata[31]
in_unnamed_average_value2_avm_readdatavalid[0] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_readdatavalid[0]
in_unnamed_average_value2_avm_waitrequest[0] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_waitrequest[0]
in_unnamed_average_value2_avm_writeack[0] => bb_average_value_B2:thebb_average_value_B2.in_unnamed_average_value2_avm_writeack[0]
in_valid_in[0] => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.in_valid_in_0[0]
out_iord_bl_do_o_fifoready[0] <= bb_average_value_B1_start:thebb_average_value_B1_start.out_iord_bl_do_o_fifoready[0]
out_iowr_nb_return_o_fifodata[0] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[0]
out_iowr_nb_return_o_fifodata[1] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[1]
out_iowr_nb_return_o_fifodata[2] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[2]
out_iowr_nb_return_o_fifodata[3] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[3]
out_iowr_nb_return_o_fifodata[4] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[4]
out_iowr_nb_return_o_fifodata[5] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[5]
out_iowr_nb_return_o_fifodata[6] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[6]
out_iowr_nb_return_o_fifodata[7] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[7]
out_iowr_nb_return_o_fifodata[8] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[8]
out_iowr_nb_return_o_fifodata[9] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[9]
out_iowr_nb_return_o_fifodata[10] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[10]
out_iowr_nb_return_o_fifodata[11] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[11]
out_iowr_nb_return_o_fifodata[12] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[12]
out_iowr_nb_return_o_fifodata[13] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[13]
out_iowr_nb_return_o_fifodata[14] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[14]
out_iowr_nb_return_o_fifodata[15] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[15]
out_iowr_nb_return_o_fifodata[16] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[16]
out_iowr_nb_return_o_fifodata[17] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[17]
out_iowr_nb_return_o_fifodata[18] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[18]
out_iowr_nb_return_o_fifodata[19] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[19]
out_iowr_nb_return_o_fifodata[20] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[20]
out_iowr_nb_return_o_fifodata[21] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[21]
out_iowr_nb_return_o_fifodata[22] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[22]
out_iowr_nb_return_o_fifodata[23] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[23]
out_iowr_nb_return_o_fifodata[24] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[24]
out_iowr_nb_return_o_fifodata[25] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[25]
out_iowr_nb_return_o_fifodata[26] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[26]
out_iowr_nb_return_o_fifodata[27] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[27]
out_iowr_nb_return_o_fifodata[28] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[28]
out_iowr_nb_return_o_fifodata[29] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[29]
out_iowr_nb_return_o_fifodata[30] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[30]
out_iowr_nb_return_o_fifodata[31] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifodata[31]
out_iowr_nb_return_o_fifovalid[0] <= bb_average_value_B3:thebb_average_value_B3.out_iowr_nb_return_o_fifovalid[0]
out_stall_out[0] <= bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.out_stall_out_0[0]
out_unnamed_average_value2_avm_address[0] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[0]
out_unnamed_average_value2_avm_address[1] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[1]
out_unnamed_average_value2_avm_address[2] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[2]
out_unnamed_average_value2_avm_address[3] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[3]
out_unnamed_average_value2_avm_address[4] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[4]
out_unnamed_average_value2_avm_address[5] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[5]
out_unnamed_average_value2_avm_address[6] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[6]
out_unnamed_average_value2_avm_address[7] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[7]
out_unnamed_average_value2_avm_address[8] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[8]
out_unnamed_average_value2_avm_address[9] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[9]
out_unnamed_average_value2_avm_address[10] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[10]
out_unnamed_average_value2_avm_address[11] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[11]
out_unnamed_average_value2_avm_address[12] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[12]
out_unnamed_average_value2_avm_address[13] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[13]
out_unnamed_average_value2_avm_address[14] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[14]
out_unnamed_average_value2_avm_address[15] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[15]
out_unnamed_average_value2_avm_address[16] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[16]
out_unnamed_average_value2_avm_address[17] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[17]
out_unnamed_average_value2_avm_address[18] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[18]
out_unnamed_average_value2_avm_address[19] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[19]
out_unnamed_average_value2_avm_address[20] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[20]
out_unnamed_average_value2_avm_address[21] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[21]
out_unnamed_average_value2_avm_address[22] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[22]
out_unnamed_average_value2_avm_address[23] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[23]
out_unnamed_average_value2_avm_address[24] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[24]
out_unnamed_average_value2_avm_address[25] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[25]
out_unnamed_average_value2_avm_address[26] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[26]
out_unnamed_average_value2_avm_address[27] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[27]
out_unnamed_average_value2_avm_address[28] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[28]
out_unnamed_average_value2_avm_address[29] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[29]
out_unnamed_average_value2_avm_address[30] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[30]
out_unnamed_average_value2_avm_address[31] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_address[31]
out_unnamed_average_value2_avm_burstcount[0] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_burstcount[0]
out_unnamed_average_value2_avm_byteenable[0] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_byteenable[0]
out_unnamed_average_value2_avm_byteenable[1] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_byteenable[1]
out_unnamed_average_value2_avm_byteenable[2] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_byteenable[2]
out_unnamed_average_value2_avm_byteenable[3] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_byteenable[3]
out_unnamed_average_value2_avm_enable[0] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_enable[0]
out_unnamed_average_value2_avm_read[0] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_read[0]
out_unnamed_average_value2_avm_write[0] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_write[0]
out_unnamed_average_value2_avm_writedata[0] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[0]
out_unnamed_average_value2_avm_writedata[1] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[1]
out_unnamed_average_value2_avm_writedata[2] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[2]
out_unnamed_average_value2_avm_writedata[3] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[3]
out_unnamed_average_value2_avm_writedata[4] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[4]
out_unnamed_average_value2_avm_writedata[5] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[5]
out_unnamed_average_value2_avm_writedata[6] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[6]
out_unnamed_average_value2_avm_writedata[7] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[7]
out_unnamed_average_value2_avm_writedata[8] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[8]
out_unnamed_average_value2_avm_writedata[9] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[9]
out_unnamed_average_value2_avm_writedata[10] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[10]
out_unnamed_average_value2_avm_writedata[11] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[11]
out_unnamed_average_value2_avm_writedata[12] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[12]
out_unnamed_average_value2_avm_writedata[13] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[13]
out_unnamed_average_value2_avm_writedata[14] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[14]
out_unnamed_average_value2_avm_writedata[15] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[15]
out_unnamed_average_value2_avm_writedata[16] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[16]
out_unnamed_average_value2_avm_writedata[17] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[17]
out_unnamed_average_value2_avm_writedata[18] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[18]
out_unnamed_average_value2_avm_writedata[19] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[19]
out_unnamed_average_value2_avm_writedata[20] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[20]
out_unnamed_average_value2_avm_writedata[21] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[21]
out_unnamed_average_value2_avm_writedata[22] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[22]
out_unnamed_average_value2_avm_writedata[23] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[23]
out_unnamed_average_value2_avm_writedata[24] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[24]
out_unnamed_average_value2_avm_writedata[25] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[25]
out_unnamed_average_value2_avm_writedata[26] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[26]
out_unnamed_average_value2_avm_writedata[27] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[27]
out_unnamed_average_value2_avm_writedata[28] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[28]
out_unnamed_average_value2_avm_writedata[29] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[29]
out_unnamed_average_value2_avm_writedata[30] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[30]
out_unnamed_average_value2_avm_writedata[31] <= bb_average_value_B2:thebb_average_value_B2.out_unnamed_average_value2_avm_writedata[31]
out_valid_out[0] <= <GND>
clock => i_acl_pipeline_keep_going9_average_value_valid_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.clock
clock => i_acl_pipeline_keep_going_average_value_valid_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.clock
clock => bb_average_value_B3_sr_0:thebb_average_value_B3_sr_0_aunroll_x.clock
clock => i_acl_pipeline_keep_going_average_value_sr:thei_acl_pipeline_keep_going_average_value_sr.clock
clock => bb_average_value_B2:thebb_average_value_B2.clock
clock => bb_average_value_B2_sr_1:thebb_average_value_B2_sr_1_aunroll_x.clock
clock => loop_limiter_average_value0:theloop_limiter_average_value0.clock
clock => i_acl_pipeline_keep_going9_average_value_sr:thei_acl_pipeline_keep_going9_average_value_sr.clock
clock => bb_average_value_B3:thebb_average_value_B3.clock
clock => bb_average_value_B1_start:thebb_average_value_B1_start.clock
clock => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.clock
resetn => i_acl_pipeline_keep_going9_average_value_valid_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.resetn
resetn => i_acl_pipeline_keep_going_average_value_valid_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.resetn
resetn => bb_average_value_B3_sr_0:thebb_average_value_B3_sr_0_aunroll_x.resetn
resetn => i_acl_pipeline_keep_going_average_value_sr:thei_acl_pipeline_keep_going_average_value_sr.resetn
resetn => bb_average_value_B2:thebb_average_value_B2.resetn
resetn => bb_average_value_B2_sr_1:thebb_average_value_B2_sr_1_aunroll_x.resetn
resetn => loop_limiter_average_value0:theloop_limiter_average_value0.resetn
resetn => i_acl_pipeline_keep_going9_average_value_sr:thei_acl_pipeline_keep_going9_average_value_sr.resetn
resetn => bb_average_value_B3:thebb_average_value_B3.resetn
resetn => bb_average_value_B1_start:thebb_average_value_B1_start.resetn
resetn => bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|i_acl_pipeline_keep_going9_average_value_valid_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo
in_data_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.data_in[0]
in_data_in[1] => acl_data_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.data_in[1]
in_stall_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.stall_in
in_valid_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.valid_in
out_data_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.data_out[0]
out_data_out[1] <= acl_data_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.data_out[1]
out_stall_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.valid_out
clock => acl_data_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.clock
resetn => acl_data_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|i_acl_pipeline_keep_going9_average_value_valid_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo|acl_data_fifo:thei_acl_pipeline_keep_going9_average_value_valid_fifo
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|i_acl_pipeline_keep_going_average_value_valid_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo
in_data_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.data_in[0]
in_data_in[1] => acl_data_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.data_in[1]
in_stall_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.stall_in
in_valid_in[0] => acl_data_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.valid_in
out_data_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.data_out[0]
out_data_out[1] <= acl_data_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.data_out[1]
out_stall_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.valid_out
clock => acl_data_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.clock
resetn => acl_data_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|i_acl_pipeline_keep_going_average_value_valid_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo|acl_data_fifo:thei_acl_pipeline_keep_going_average_value_valid_fifo
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3_sr_0:thebb_average_value_B3_sr_0_aunroll_x
in_i_data_0[0] => data_mux_0_x_q.DATAB
in_i_data_0[0] => sr_0_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|i_acl_pipeline_keep_going_average_value_sr:thei_acl_pipeline_keep_going_average_value_sr
in_i_data[0] => data_mux_q.DATAB
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2
in_N[0] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[0]
in_N[1] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[1]
in_N[2] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[2]
in_N[3] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[3]
in_N[4] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[4]
in_N[5] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[5]
in_N[6] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[6]
in_N[7] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[7]
in_N[8] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[8]
in_N[9] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[9]
in_N[10] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[10]
in_N[11] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[11]
in_N[12] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[12]
in_N[13] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[13]
in_N[14] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[14]
in_N[15] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[15]
in_N[16] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[16]
in_N[17] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[17]
in_N[18] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[18]
in_N[19] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[19]
in_N[20] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[20]
in_N[21] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[21]
in_N[22] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[22]
in_N[23] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[23]
in_N[24] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[24]
in_N[25] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[25]
in_N[26] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[26]
in_N[27] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[27]
in_N[28] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[28]
in_N[29] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[29]
in_N[30] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[30]
in_N[31] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_N[31]
in_a[0] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[0]
in_a[1] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[1]
in_a[2] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[2]
in_a[3] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[3]
in_a[4] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[4]
in_a[5] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[5]
in_a[6] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[6]
in_a[7] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[7]
in_a[8] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[8]
in_a[9] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[9]
in_a[10] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[10]
in_a[11] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[11]
in_a[12] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[12]
in_a[13] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[13]
in_a[14] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[14]
in_a[15] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[15]
in_a[16] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[16]
in_a[17] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[17]
in_a[18] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[18]
in_a[19] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[19]
in_a[20] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[20]
in_a[21] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[21]
in_a[22] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[22]
in_a[23] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[23]
in_a[24] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[24]
in_a[25] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[25]
in_a[26] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[26]
in_a[27] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[27]
in_a[28] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[28]
in_a[29] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[29]
in_a[30] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[30]
in_a[31] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[31]
in_a[32] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[32]
in_a[33] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[33]
in_a[34] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[34]
in_a[35] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[35]
in_a[36] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[36]
in_a[37] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[37]
in_a[38] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[38]
in_a[39] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[39]
in_a[40] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[40]
in_a[41] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[41]
in_a[42] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[42]
in_a[43] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[43]
in_a[44] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[44]
in_a[45] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[45]
in_a[46] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[46]
in_a[47] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[47]
in_a[48] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[48]
in_a[49] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[49]
in_a[50] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[50]
in_a[51] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[51]
in_a[52] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[52]
in_a[53] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[53]
in_a[54] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[54]
in_a[55] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[55]
in_a[56] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[56]
in_a[57] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[57]
in_a[58] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[58]
in_a[59] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[59]
in_a[60] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[60]
in_a[61] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[61]
in_a[62] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[62]
in_a[63] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_a[63]
in_flush[0] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_flush[0]
in_forked_0[0] => average_value_B2_merge:theaverage_value_B2_merge.in_forked_0[0]
in_forked_1[0] => average_value_B2_merge:theaverage_value_B2_merge.in_forked_1[0]
in_stall_in_0[0] => average_value_B2_branch:theaverage_value_B2_branch.in_stall_in_0[0]
in_stall_in_1[0] => average_value_B2_branch:theaverage_value_B2_branch.in_stall_in_1[0]
in_unnamed_average_value2_avm_readdata[0] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[0]
in_unnamed_average_value2_avm_readdata[1] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[1]
in_unnamed_average_value2_avm_readdata[2] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[2]
in_unnamed_average_value2_avm_readdata[3] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[3]
in_unnamed_average_value2_avm_readdata[4] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[4]
in_unnamed_average_value2_avm_readdata[5] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[5]
in_unnamed_average_value2_avm_readdata[6] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[6]
in_unnamed_average_value2_avm_readdata[7] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[7]
in_unnamed_average_value2_avm_readdata[8] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[8]
in_unnamed_average_value2_avm_readdata[9] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[9]
in_unnamed_average_value2_avm_readdata[10] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[10]
in_unnamed_average_value2_avm_readdata[11] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[11]
in_unnamed_average_value2_avm_readdata[12] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[12]
in_unnamed_average_value2_avm_readdata[13] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[13]
in_unnamed_average_value2_avm_readdata[14] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[14]
in_unnamed_average_value2_avm_readdata[15] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[15]
in_unnamed_average_value2_avm_readdata[16] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[16]
in_unnamed_average_value2_avm_readdata[17] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[17]
in_unnamed_average_value2_avm_readdata[18] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[18]
in_unnamed_average_value2_avm_readdata[19] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[19]
in_unnamed_average_value2_avm_readdata[20] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[20]
in_unnamed_average_value2_avm_readdata[21] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[21]
in_unnamed_average_value2_avm_readdata[22] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[22]
in_unnamed_average_value2_avm_readdata[23] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[23]
in_unnamed_average_value2_avm_readdata[24] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[24]
in_unnamed_average_value2_avm_readdata[25] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[25]
in_unnamed_average_value2_avm_readdata[26] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[26]
in_unnamed_average_value2_avm_readdata[27] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[27]
in_unnamed_average_value2_avm_readdata[28] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[28]
in_unnamed_average_value2_avm_readdata[29] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[29]
in_unnamed_average_value2_avm_readdata[30] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[30]
in_unnamed_average_value2_avm_readdata[31] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdata[31]
in_unnamed_average_value2_avm_readdatavalid[0] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_readdatavalid[0]
in_unnamed_average_value2_avm_waitrequest[0] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_waitrequest[0]
in_unnamed_average_value2_avm_writeack[0] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_unnamed_average_value2_avm_writeack[0]
in_valid_in_0[0] => average_value_B2_merge:theaverage_value_B2_merge.in_valid_in_0[0]
in_valid_in_1[0] => average_value_B2_merge:theaverage_value_B2_merge.in_valid_in_1[0]
out_exiting_stall_out[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_stall_out[0]
out_exiting_valid_out[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_valid_out[0]
out_intel_reserved_ffwd_0_0[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[0]
out_intel_reserved_ffwd_0_0[1] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[1]
out_intel_reserved_ffwd_0_0[2] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[2]
out_intel_reserved_ffwd_0_0[3] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[3]
out_intel_reserved_ffwd_0_0[4] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[4]
out_intel_reserved_ffwd_0_0[5] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[5]
out_intel_reserved_ffwd_0_0[6] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[6]
out_intel_reserved_ffwd_0_0[7] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[7]
out_intel_reserved_ffwd_0_0[8] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[8]
out_intel_reserved_ffwd_0_0[9] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[9]
out_intel_reserved_ffwd_0_0[10] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[10]
out_intel_reserved_ffwd_0_0[11] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[11]
out_intel_reserved_ffwd_0_0[12] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[12]
out_intel_reserved_ffwd_0_0[13] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[13]
out_intel_reserved_ffwd_0_0[14] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[14]
out_intel_reserved_ffwd_0_0[15] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[15]
out_intel_reserved_ffwd_0_0[16] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[16]
out_intel_reserved_ffwd_0_0[17] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[17]
out_intel_reserved_ffwd_0_0[18] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[18]
out_intel_reserved_ffwd_0_0[19] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[19]
out_intel_reserved_ffwd_0_0[20] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[20]
out_intel_reserved_ffwd_0_0[21] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[21]
out_intel_reserved_ffwd_0_0[22] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[22]
out_intel_reserved_ffwd_0_0[23] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[23]
out_intel_reserved_ffwd_0_0[24] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[24]
out_intel_reserved_ffwd_0_0[25] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[25]
out_intel_reserved_ffwd_0_0[26] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[26]
out_intel_reserved_ffwd_0_0[27] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[27]
out_intel_reserved_ffwd_0_0[28] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[28]
out_intel_reserved_ffwd_0_0[29] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[29]
out_intel_reserved_ffwd_0_0[30] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[30]
out_intel_reserved_ffwd_0_0[31] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[31]
out_intel_reserved_ffwd_0_0[32] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[32]
out_intel_reserved_ffwd_0_0[33] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[33]
out_intel_reserved_ffwd_0_0[34] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[34]
out_intel_reserved_ffwd_0_0[35] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[35]
out_intel_reserved_ffwd_0_0[36] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[36]
out_intel_reserved_ffwd_0_0[37] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[37]
out_intel_reserved_ffwd_0_0[38] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[38]
out_intel_reserved_ffwd_0_0[39] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[39]
out_intel_reserved_ffwd_0_0[40] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[40]
out_intel_reserved_ffwd_0_0[41] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[41]
out_intel_reserved_ffwd_0_0[42] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[42]
out_intel_reserved_ffwd_0_0[43] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[43]
out_intel_reserved_ffwd_0_0[44] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[44]
out_intel_reserved_ffwd_0_0[45] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[45]
out_intel_reserved_ffwd_0_0[46] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[46]
out_intel_reserved_ffwd_0_0[47] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[47]
out_intel_reserved_ffwd_0_0[48] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[48]
out_intel_reserved_ffwd_0_0[49] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[49]
out_intel_reserved_ffwd_0_0[50] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[50]
out_intel_reserved_ffwd_0_0[51] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[51]
out_intel_reserved_ffwd_0_0[52] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[52]
out_intel_reserved_ffwd_0_0[53] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[53]
out_intel_reserved_ffwd_0_0[54] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[54]
out_intel_reserved_ffwd_0_0[55] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[55]
out_intel_reserved_ffwd_0_0[56] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[56]
out_intel_reserved_ffwd_0_0[57] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[57]
out_intel_reserved_ffwd_0_0[58] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[58]
out_intel_reserved_ffwd_0_0[59] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[59]
out_intel_reserved_ffwd_0_0[60] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[60]
out_intel_reserved_ffwd_0_0[61] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[61]
out_intel_reserved_ffwd_0_0[62] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[62]
out_intel_reserved_ffwd_0_0[63] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_0_0[63]
out_intel_reserved_ffwd_1_0[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[0]
out_intel_reserved_ffwd_1_0[1] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[1]
out_intel_reserved_ffwd_1_0[2] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[2]
out_intel_reserved_ffwd_1_0[3] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[3]
out_intel_reserved_ffwd_1_0[4] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[4]
out_intel_reserved_ffwd_1_0[5] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[5]
out_intel_reserved_ffwd_1_0[6] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[6]
out_intel_reserved_ffwd_1_0[7] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[7]
out_intel_reserved_ffwd_1_0[8] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[8]
out_intel_reserved_ffwd_1_0[9] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[9]
out_intel_reserved_ffwd_1_0[10] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[10]
out_intel_reserved_ffwd_1_0[11] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[11]
out_intel_reserved_ffwd_1_0[12] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[12]
out_intel_reserved_ffwd_1_0[13] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[13]
out_intel_reserved_ffwd_1_0[14] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[14]
out_intel_reserved_ffwd_1_0[15] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[15]
out_intel_reserved_ffwd_1_0[16] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[16]
out_intel_reserved_ffwd_1_0[17] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[17]
out_intel_reserved_ffwd_1_0[18] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[18]
out_intel_reserved_ffwd_1_0[19] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[19]
out_intel_reserved_ffwd_1_0[20] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[20]
out_intel_reserved_ffwd_1_0[21] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[21]
out_intel_reserved_ffwd_1_0[22] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[22]
out_intel_reserved_ffwd_1_0[23] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[23]
out_intel_reserved_ffwd_1_0[24] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[24]
out_intel_reserved_ffwd_1_0[25] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[25]
out_intel_reserved_ffwd_1_0[26] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[26]
out_intel_reserved_ffwd_1_0[27] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[27]
out_intel_reserved_ffwd_1_0[28] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[28]
out_intel_reserved_ffwd_1_0[29] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[29]
out_intel_reserved_ffwd_1_0[30] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[30]
out_intel_reserved_ffwd_1_0[31] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[31]
out_intel_reserved_ffwd_1_0[32] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[32]
out_intel_reserved_ffwd_1_0[33] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[33]
out_intel_reserved_ffwd_1_0[34] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[34]
out_intel_reserved_ffwd_1_0[35] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[35]
out_intel_reserved_ffwd_1_0[36] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[36]
out_intel_reserved_ffwd_1_0[37] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[37]
out_intel_reserved_ffwd_1_0[38] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[38]
out_intel_reserved_ffwd_1_0[39] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[39]
out_intel_reserved_ffwd_1_0[40] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[40]
out_intel_reserved_ffwd_1_0[41] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[41]
out_intel_reserved_ffwd_1_0[42] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[42]
out_intel_reserved_ffwd_1_0[43] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[43]
out_intel_reserved_ffwd_1_0[44] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[44]
out_intel_reserved_ffwd_1_0[45] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[45]
out_intel_reserved_ffwd_1_0[46] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[46]
out_intel_reserved_ffwd_1_0[47] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[47]
out_intel_reserved_ffwd_1_0[48] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[48]
out_intel_reserved_ffwd_1_0[49] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[49]
out_intel_reserved_ffwd_1_0[50] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[50]
out_intel_reserved_ffwd_1_0[51] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[51]
out_intel_reserved_ffwd_1_0[52] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[52]
out_intel_reserved_ffwd_1_0[53] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[53]
out_intel_reserved_ffwd_1_0[54] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[54]
out_intel_reserved_ffwd_1_0[55] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[55]
out_intel_reserved_ffwd_1_0[56] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[56]
out_intel_reserved_ffwd_1_0[57] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[57]
out_intel_reserved_ffwd_1_0[58] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[58]
out_intel_reserved_ffwd_1_0[59] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[59]
out_intel_reserved_ffwd_1_0[60] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[60]
out_intel_reserved_ffwd_1_0[61] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[61]
out_intel_reserved_ffwd_1_0[62] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[62]
out_intel_reserved_ffwd_1_0[63] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_intel_reserved_ffwd_1_0[63]
out_stall_out_0[0] <= average_value_B2_merge:theaverage_value_B2_merge.out_stall_out_0[0]
out_stall_out_1[0] <= average_value_B2_merge:theaverage_value_B2_merge.out_stall_out_1[0]
out_unnamed_average_value2_avm_address[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[0]
out_unnamed_average_value2_avm_address[1] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[1]
out_unnamed_average_value2_avm_address[2] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[2]
out_unnamed_average_value2_avm_address[3] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[3]
out_unnamed_average_value2_avm_address[4] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[4]
out_unnamed_average_value2_avm_address[5] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[5]
out_unnamed_average_value2_avm_address[6] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[6]
out_unnamed_average_value2_avm_address[7] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[7]
out_unnamed_average_value2_avm_address[8] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[8]
out_unnamed_average_value2_avm_address[9] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[9]
out_unnamed_average_value2_avm_address[10] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[10]
out_unnamed_average_value2_avm_address[11] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[11]
out_unnamed_average_value2_avm_address[12] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[12]
out_unnamed_average_value2_avm_address[13] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[13]
out_unnamed_average_value2_avm_address[14] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[14]
out_unnamed_average_value2_avm_address[15] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[15]
out_unnamed_average_value2_avm_address[16] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[16]
out_unnamed_average_value2_avm_address[17] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[17]
out_unnamed_average_value2_avm_address[18] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[18]
out_unnamed_average_value2_avm_address[19] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[19]
out_unnamed_average_value2_avm_address[20] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[20]
out_unnamed_average_value2_avm_address[21] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[21]
out_unnamed_average_value2_avm_address[22] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[22]
out_unnamed_average_value2_avm_address[23] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[23]
out_unnamed_average_value2_avm_address[24] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[24]
out_unnamed_average_value2_avm_address[25] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[25]
out_unnamed_average_value2_avm_address[26] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[26]
out_unnamed_average_value2_avm_address[27] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[27]
out_unnamed_average_value2_avm_address[28] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[28]
out_unnamed_average_value2_avm_address[29] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[29]
out_unnamed_average_value2_avm_address[30] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[30]
out_unnamed_average_value2_avm_address[31] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_address[31]
out_unnamed_average_value2_avm_burstcount[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_burstcount[0]
out_unnamed_average_value2_avm_byteenable[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_byteenable[0]
out_unnamed_average_value2_avm_byteenable[1] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_byteenable[1]
out_unnamed_average_value2_avm_byteenable[2] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_byteenable[2]
out_unnamed_average_value2_avm_byteenable[3] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_byteenable[3]
out_unnamed_average_value2_avm_enable[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_enable[0]
out_unnamed_average_value2_avm_read[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_read[0]
out_unnamed_average_value2_avm_write[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_write[0]
out_unnamed_average_value2_avm_writedata[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[0]
out_unnamed_average_value2_avm_writedata[1] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[1]
out_unnamed_average_value2_avm_writedata[2] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[2]
out_unnamed_average_value2_avm_writedata[3] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[3]
out_unnamed_average_value2_avm_writedata[4] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[4]
out_unnamed_average_value2_avm_writedata[5] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[5]
out_unnamed_average_value2_avm_writedata[6] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[6]
out_unnamed_average_value2_avm_writedata[7] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[7]
out_unnamed_average_value2_avm_writedata[8] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[8]
out_unnamed_average_value2_avm_writedata[9] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[9]
out_unnamed_average_value2_avm_writedata[10] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[10]
out_unnamed_average_value2_avm_writedata[11] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[11]
out_unnamed_average_value2_avm_writedata[12] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[12]
out_unnamed_average_value2_avm_writedata[13] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[13]
out_unnamed_average_value2_avm_writedata[14] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[14]
out_unnamed_average_value2_avm_writedata[15] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[15]
out_unnamed_average_value2_avm_writedata[16] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[16]
out_unnamed_average_value2_avm_writedata[17] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[17]
out_unnamed_average_value2_avm_writedata[18] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[18]
out_unnamed_average_value2_avm_writedata[19] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[19]
out_unnamed_average_value2_avm_writedata[20] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[20]
out_unnamed_average_value2_avm_writedata[21] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[21]
out_unnamed_average_value2_avm_writedata[22] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[22]
out_unnamed_average_value2_avm_writedata[23] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[23]
out_unnamed_average_value2_avm_writedata[24] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[24]
out_unnamed_average_value2_avm_writedata[25] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[25]
out_unnamed_average_value2_avm_writedata[26] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[26]
out_unnamed_average_value2_avm_writedata[27] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[27]
out_unnamed_average_value2_avm_writedata[28] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[28]
out_unnamed_average_value2_avm_writedata[29] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[29]
out_unnamed_average_value2_avm_writedata[30] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[30]
out_unnamed_average_value2_avm_writedata[31] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_unnamed_average_value2_avm_writedata[31]
out_valid_out_0[0] <= average_value_B2_branch:theaverage_value_B2_branch.out_valid_out_0[0]
out_valid_out_1[0] <= average_value_B2_branch:theaverage_value_B2_branch.out_valid_out_1[0]
in_pipeline_stall_in[0] => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.out_pipeline_valid_out[0]
clock => average_value_B2_branch:theaverage_value_B2_branch.clock
clock => average_value_B2_merge:theaverage_value_B2_merge.clock
clock => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.clock
resetn => average_value_B2_branch:theaverage_value_B2_branch.resetn
resetn => average_value_B2_merge:theaverage_value_B2_merge.resetn
resetn => bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|average_value_B2_branch:theaverage_value_B2_branch
in_c0_exe2[0] => valid_out_0_and_q[0].IN0
in_c0_exe2[0] => valid_out_1_and_q[0].IN0
in_stall_in_0[0] => not_valid_or_not_stall_0_q[0].IN1
in_stall_in_1[0] => not_valid_or_not_stall_1_q[0].IN1
in_valid_in[0] => valid_out_1_and_q[0].IN1
in_valid_in[0] => valid_out_0_and_q[0].IN1
out_stall_out[0] <= average_value_B2_branch_enable_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= valid_0_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_1[0] <= valid_1_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => valid_0_reg_q[0].CLK
clock => valid_1_reg_q[0].CLK
resetn => valid_0_reg_q[0].ACLR
resetn => valid_1_reg_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|average_value_B2_merge:theaverage_value_B2_merge
in_forked_0[0] => forked_mux_q.DATAA
in_forked_1[0] => forked_mux_q.DATAB
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => forked_mux_q.OUTPUTSELECT
in_valid_in_1[0] => valid_or_q.IN1
out_forked[0] <= forked_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region
out_unnamed_average_value2_avm_address[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[0]
out_unnamed_average_value2_avm_address[1] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[1]
out_unnamed_average_value2_avm_address[2] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[2]
out_unnamed_average_value2_avm_address[3] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[3]
out_unnamed_average_value2_avm_address[4] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[4]
out_unnamed_average_value2_avm_address[5] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[5]
out_unnamed_average_value2_avm_address[6] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[6]
out_unnamed_average_value2_avm_address[7] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[7]
out_unnamed_average_value2_avm_address[8] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[8]
out_unnamed_average_value2_avm_address[9] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[9]
out_unnamed_average_value2_avm_address[10] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[10]
out_unnamed_average_value2_avm_address[11] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[11]
out_unnamed_average_value2_avm_address[12] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[12]
out_unnamed_average_value2_avm_address[13] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[13]
out_unnamed_average_value2_avm_address[14] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[14]
out_unnamed_average_value2_avm_address[15] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[15]
out_unnamed_average_value2_avm_address[16] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[16]
out_unnamed_average_value2_avm_address[17] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[17]
out_unnamed_average_value2_avm_address[18] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[18]
out_unnamed_average_value2_avm_address[19] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[19]
out_unnamed_average_value2_avm_address[20] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[20]
out_unnamed_average_value2_avm_address[21] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[21]
out_unnamed_average_value2_avm_address[22] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[22]
out_unnamed_average_value2_avm_address[23] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[23]
out_unnamed_average_value2_avm_address[24] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[24]
out_unnamed_average_value2_avm_address[25] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[25]
out_unnamed_average_value2_avm_address[26] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[26]
out_unnamed_average_value2_avm_address[27] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[27]
out_unnamed_average_value2_avm_address[28] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[28]
out_unnamed_average_value2_avm_address[29] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[29]
out_unnamed_average_value2_avm_address[30] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[30]
out_unnamed_average_value2_avm_address[31] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_address[31]
out_unnamed_average_value2_avm_enable[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_enable[0]
out_unnamed_average_value2_avm_read[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_read[0]
out_unnamed_average_value2_avm_write[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_write[0]
out_unnamed_average_value2_avm_writedata[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[0]
out_unnamed_average_value2_avm_writedata[1] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[1]
out_unnamed_average_value2_avm_writedata[2] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[2]
out_unnamed_average_value2_avm_writedata[3] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[3]
out_unnamed_average_value2_avm_writedata[4] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[4]
out_unnamed_average_value2_avm_writedata[5] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[5]
out_unnamed_average_value2_avm_writedata[6] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[6]
out_unnamed_average_value2_avm_writedata[7] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[7]
out_unnamed_average_value2_avm_writedata[8] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[8]
out_unnamed_average_value2_avm_writedata[9] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[9]
out_unnamed_average_value2_avm_writedata[10] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[10]
out_unnamed_average_value2_avm_writedata[11] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[11]
out_unnamed_average_value2_avm_writedata[12] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[12]
out_unnamed_average_value2_avm_writedata[13] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[13]
out_unnamed_average_value2_avm_writedata[14] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[14]
out_unnamed_average_value2_avm_writedata[15] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[15]
out_unnamed_average_value2_avm_writedata[16] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[16]
out_unnamed_average_value2_avm_writedata[17] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[17]
out_unnamed_average_value2_avm_writedata[18] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[18]
out_unnamed_average_value2_avm_writedata[19] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[19]
out_unnamed_average_value2_avm_writedata[20] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[20]
out_unnamed_average_value2_avm_writedata[21] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[21]
out_unnamed_average_value2_avm_writedata[22] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[22]
out_unnamed_average_value2_avm_writedata[23] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[23]
out_unnamed_average_value2_avm_writedata[24] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[24]
out_unnamed_average_value2_avm_writedata[25] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[25]
out_unnamed_average_value2_avm_writedata[26] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[26]
out_unnamed_average_value2_avm_writedata[27] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[27]
out_unnamed_average_value2_avm_writedata[28] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[28]
out_unnamed_average_value2_avm_writedata[29] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[29]
out_unnamed_average_value2_avm_writedata[30] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[30]
out_unnamed_average_value2_avm_writedata[31] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_writedata[31]
out_unnamed_average_value2_avm_byteenable[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_byteenable[0]
out_unnamed_average_value2_avm_byteenable[1] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_byteenable[1]
out_unnamed_average_value2_avm_byteenable[2] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_byteenable[2]
out_unnamed_average_value2_avm_byteenable[3] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_byteenable[3]
out_unnamed_average_value2_avm_burstcount[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_unnamed_average_value2_avm_burstcount[0]
in_a[0] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[0]
in_a[1] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[1]
in_a[2] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[2]
in_a[3] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[3]
in_a[4] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[4]
in_a[5] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[5]
in_a[6] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[6]
in_a[7] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[7]
in_a[8] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[8]
in_a[9] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[9]
in_a[10] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[10]
in_a[11] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[11]
in_a[12] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[12]
in_a[13] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[13]
in_a[14] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[14]
in_a[15] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[15]
in_a[16] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[16]
in_a[17] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[17]
in_a[18] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[18]
in_a[19] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[19]
in_a[20] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[20]
in_a[21] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[21]
in_a[22] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[22]
in_a[23] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[23]
in_a[24] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[24]
in_a[25] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[25]
in_a[26] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[26]
in_a[27] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[27]
in_a[28] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[28]
in_a[29] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[29]
in_a[30] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[30]
in_a[31] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[31]
in_a[32] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[32]
in_a[33] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[33]
in_a[34] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[34]
in_a[35] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[35]
in_a[36] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[36]
in_a[37] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[37]
in_a[38] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[38]
in_a[39] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[39]
in_a[40] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[40]
in_a[41] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[41]
in_a[42] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[42]
in_a[43] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[43]
in_a[44] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[44]
in_a[45] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[45]
in_a[46] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[46]
in_a[47] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[47]
in_a[48] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[48]
in_a[49] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[49]
in_a[50] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[50]
in_a[51] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[51]
in_a[52] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[52]
in_a[53] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[53]
in_a[54] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[54]
in_a[55] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[55]
in_a[56] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[56]
in_a[57] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[57]
in_a[58] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[58]
in_a[59] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[59]
in_a[60] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[60]
in_a[61] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[61]
in_a[62] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[62]
in_a[63] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_a[63]
out_intel_reserved_ffwd_1_0[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[0]
out_intel_reserved_ffwd_1_0[1] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[1]
out_intel_reserved_ffwd_1_0[2] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[2]
out_intel_reserved_ffwd_1_0[3] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[3]
out_intel_reserved_ffwd_1_0[4] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[4]
out_intel_reserved_ffwd_1_0[5] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[5]
out_intel_reserved_ffwd_1_0[6] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[6]
out_intel_reserved_ffwd_1_0[7] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[7]
out_intel_reserved_ffwd_1_0[8] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[8]
out_intel_reserved_ffwd_1_0[9] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[9]
out_intel_reserved_ffwd_1_0[10] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[10]
out_intel_reserved_ffwd_1_0[11] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[11]
out_intel_reserved_ffwd_1_0[12] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[12]
out_intel_reserved_ffwd_1_0[13] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[13]
out_intel_reserved_ffwd_1_0[14] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[14]
out_intel_reserved_ffwd_1_0[15] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[15]
out_intel_reserved_ffwd_1_0[16] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[16]
out_intel_reserved_ffwd_1_0[17] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[17]
out_intel_reserved_ffwd_1_0[18] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[18]
out_intel_reserved_ffwd_1_0[19] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[19]
out_intel_reserved_ffwd_1_0[20] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[20]
out_intel_reserved_ffwd_1_0[21] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[21]
out_intel_reserved_ffwd_1_0[22] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[22]
out_intel_reserved_ffwd_1_0[23] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[23]
out_intel_reserved_ffwd_1_0[24] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[24]
out_intel_reserved_ffwd_1_0[25] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[25]
out_intel_reserved_ffwd_1_0[26] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[26]
out_intel_reserved_ffwd_1_0[27] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[27]
out_intel_reserved_ffwd_1_0[28] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[28]
out_intel_reserved_ffwd_1_0[29] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[29]
out_intel_reserved_ffwd_1_0[30] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[30]
out_intel_reserved_ffwd_1_0[31] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[31]
out_intel_reserved_ffwd_1_0[32] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[32]
out_intel_reserved_ffwd_1_0[33] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[33]
out_intel_reserved_ffwd_1_0[34] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[34]
out_intel_reserved_ffwd_1_0[35] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[35]
out_intel_reserved_ffwd_1_0[36] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[36]
out_intel_reserved_ffwd_1_0[37] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[37]
out_intel_reserved_ffwd_1_0[38] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[38]
out_intel_reserved_ffwd_1_0[39] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[39]
out_intel_reserved_ffwd_1_0[40] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[40]
out_intel_reserved_ffwd_1_0[41] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[41]
out_intel_reserved_ffwd_1_0[42] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[42]
out_intel_reserved_ffwd_1_0[43] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[43]
out_intel_reserved_ffwd_1_0[44] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[44]
out_intel_reserved_ffwd_1_0[45] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[45]
out_intel_reserved_ffwd_1_0[46] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[46]
out_intel_reserved_ffwd_1_0[47] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[47]
out_intel_reserved_ffwd_1_0[48] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[48]
out_intel_reserved_ffwd_1_0[49] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[49]
out_intel_reserved_ffwd_1_0[50] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[50]
out_intel_reserved_ffwd_1_0[51] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[51]
out_intel_reserved_ffwd_1_0[52] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[52]
out_intel_reserved_ffwd_1_0[53] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[53]
out_intel_reserved_ffwd_1_0[54] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[54]
out_intel_reserved_ffwd_1_0[55] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[55]
out_intel_reserved_ffwd_1_0[56] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[56]
out_intel_reserved_ffwd_1_0[57] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[57]
out_intel_reserved_ffwd_1_0[58] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[58]
out_intel_reserved_ffwd_1_0[59] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[59]
out_intel_reserved_ffwd_1_0[60] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[60]
out_intel_reserved_ffwd_1_0[61] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[61]
out_intel_reserved_ffwd_1_0[62] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[62]
out_intel_reserved_ffwd_1_0[63] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_1_0[63]
in_forked[0] => average_value_B2_merge_reg:theaverage_value_B2_merge_reg_aunroll_x.in_data_in_0[0]
in_valid_in[0] => average_value_B2_merge_reg:theaverage_value_B2_merge_reg_aunroll_x.in_valid_in[0]
in_valid_in[0] => SE_stall_entry_backStall.IN1
out_c0_exe2[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_c0_exit14_2[0]
out_valid_out[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_o_valid[0]
in_flush[0] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_flush[0]
in_unnamed_average_value2_avm_readdata[0] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[0]
in_unnamed_average_value2_avm_readdata[1] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[1]
in_unnamed_average_value2_avm_readdata[2] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[2]
in_unnamed_average_value2_avm_readdata[3] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[3]
in_unnamed_average_value2_avm_readdata[4] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[4]
in_unnamed_average_value2_avm_readdata[5] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[5]
in_unnamed_average_value2_avm_readdata[6] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[6]
in_unnamed_average_value2_avm_readdata[7] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[7]
in_unnamed_average_value2_avm_readdata[8] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[8]
in_unnamed_average_value2_avm_readdata[9] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[9]
in_unnamed_average_value2_avm_readdata[10] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[10]
in_unnamed_average_value2_avm_readdata[11] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[11]
in_unnamed_average_value2_avm_readdata[12] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[12]
in_unnamed_average_value2_avm_readdata[13] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[13]
in_unnamed_average_value2_avm_readdata[14] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[14]
in_unnamed_average_value2_avm_readdata[15] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[15]
in_unnamed_average_value2_avm_readdata[16] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[16]
in_unnamed_average_value2_avm_readdata[17] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[17]
in_unnamed_average_value2_avm_readdata[18] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[18]
in_unnamed_average_value2_avm_readdata[19] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[19]
in_unnamed_average_value2_avm_readdata[20] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[20]
in_unnamed_average_value2_avm_readdata[21] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[21]
in_unnamed_average_value2_avm_readdata[22] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[22]
in_unnamed_average_value2_avm_readdata[23] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[23]
in_unnamed_average_value2_avm_readdata[24] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[24]
in_unnamed_average_value2_avm_readdata[25] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[25]
in_unnamed_average_value2_avm_readdata[26] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[26]
in_unnamed_average_value2_avm_readdata[27] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[27]
in_unnamed_average_value2_avm_readdata[28] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[28]
in_unnamed_average_value2_avm_readdata[29] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[29]
in_unnamed_average_value2_avm_readdata[30] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[30]
in_unnamed_average_value2_avm_readdata[31] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdata[31]
in_unnamed_average_value2_avm_writeack[0] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_writeack[0]
in_unnamed_average_value2_avm_waitrequest[0] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_waitrequest[0]
in_unnamed_average_value2_avm_readdatavalid[0] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_unnamed_average_value2_avm_readdatavalid[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_valid_out[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_stall_out[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_stall_out[0]
in_pipeline_stall_in[0] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_pipeline_valid_out[0]
in_N[0] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[0]
in_N[1] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[1]
in_N[2] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[2]
in_N[3] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[3]
in_N[4] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[4]
in_N[5] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[5]
in_N[6] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[6]
in_N[7] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[7]
in_N[8] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[8]
in_N[9] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[9]
in_N[10] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[10]
in_N[11] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[11]
in_N[12] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[12]
in_N[13] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[13]
in_N[14] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[14]
in_N[15] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[15]
in_N[16] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[16]
in_N[17] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[17]
in_N[18] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[18]
in_N[19] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[19]
in_N[20] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[20]
in_N[21] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[21]
in_N[22] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[22]
in_N[23] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[23]
in_N[24] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[24]
in_N[25] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[25]
in_N[26] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[26]
in_N[27] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[27]
in_N[28] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[28]
in_N[29] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[29]
in_N[30] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[30]
in_N[31] => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.in_N[31]
out_intel_reserved_ffwd_0_0[0] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[0]
out_intel_reserved_ffwd_0_0[1] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[1]
out_intel_reserved_ffwd_0_0[2] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[2]
out_intel_reserved_ffwd_0_0[3] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[3]
out_intel_reserved_ffwd_0_0[4] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[4]
out_intel_reserved_ffwd_0_0[5] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[5]
out_intel_reserved_ffwd_0_0[6] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[6]
out_intel_reserved_ffwd_0_0[7] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[7]
out_intel_reserved_ffwd_0_0[8] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[8]
out_intel_reserved_ffwd_0_0[9] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[9]
out_intel_reserved_ffwd_0_0[10] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[10]
out_intel_reserved_ffwd_0_0[11] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[11]
out_intel_reserved_ffwd_0_0[12] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[12]
out_intel_reserved_ffwd_0_0[13] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[13]
out_intel_reserved_ffwd_0_0[14] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[14]
out_intel_reserved_ffwd_0_0[15] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[15]
out_intel_reserved_ffwd_0_0[16] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[16]
out_intel_reserved_ffwd_0_0[17] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[17]
out_intel_reserved_ffwd_0_0[18] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[18]
out_intel_reserved_ffwd_0_0[19] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[19]
out_intel_reserved_ffwd_0_0[20] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[20]
out_intel_reserved_ffwd_0_0[21] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[21]
out_intel_reserved_ffwd_0_0[22] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[22]
out_intel_reserved_ffwd_0_0[23] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[23]
out_intel_reserved_ffwd_0_0[24] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[24]
out_intel_reserved_ffwd_0_0[25] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[25]
out_intel_reserved_ffwd_0_0[26] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[26]
out_intel_reserved_ffwd_0_0[27] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[27]
out_intel_reserved_ffwd_0_0[28] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[28]
out_intel_reserved_ffwd_0_0[29] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[29]
out_intel_reserved_ffwd_0_0[30] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[30]
out_intel_reserved_ffwd_0_0[31] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[31]
out_intel_reserved_ffwd_0_0[32] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[32]
out_intel_reserved_ffwd_0_0[33] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[33]
out_intel_reserved_ffwd_0_0[34] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[34]
out_intel_reserved_ffwd_0_0[35] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[35]
out_intel_reserved_ffwd_0_0[36] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[36]
out_intel_reserved_ffwd_0_0[37] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[37]
out_intel_reserved_ffwd_0_0[38] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[38]
out_intel_reserved_ffwd_0_0[39] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[39]
out_intel_reserved_ffwd_0_0[40] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[40]
out_intel_reserved_ffwd_0_0[41] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[41]
out_intel_reserved_ffwd_0_0[42] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[42]
out_intel_reserved_ffwd_0_0[43] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[43]
out_intel_reserved_ffwd_0_0[44] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[44]
out_intel_reserved_ffwd_0_0[45] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[45]
out_intel_reserved_ffwd_0_0[46] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[46]
out_intel_reserved_ffwd_0_0[47] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[47]
out_intel_reserved_ffwd_0_0[48] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[48]
out_intel_reserved_ffwd_0_0[49] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[49]
out_intel_reserved_ffwd_0_0[50] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[50]
out_intel_reserved_ffwd_0_0[51] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[51]
out_intel_reserved_ffwd_0_0[52] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[52]
out_intel_reserved_ffwd_0_0[53] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[53]
out_intel_reserved_ffwd_0_0[54] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[54]
out_intel_reserved_ffwd_0_0[55] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[55]
out_intel_reserved_ffwd_0_0[56] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[56]
out_intel_reserved_ffwd_0_0[57] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[57]
out_intel_reserved_ffwd_0_0[58] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[58]
out_intel_reserved_ffwd_0_0[59] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[59]
out_intel_reserved_ffwd_0_0[60] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[60]
out_intel_reserved_ffwd_0_0[61] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[61]
out_intel_reserved_ffwd_0_0[62] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[62]
out_intel_reserved_ffwd_0_0[63] <= i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.out_intel_reserved_ffwd_0_0[63]
in_stall_in[0] => SE_out_i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x_backStall[0].IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
clock => average_value_B2_merge_reg:theaverage_value_B2_merge_reg_aunroll_x.clock
clock => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.clock
resetn => average_value_B2_merge_reg:theaverage_value_B2_merge_reg_aunroll_x.resetn
resetn => i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|average_value_B2_merge_reg:theaverage_value_B2_merge_reg_aunroll_x
in_data_in_0[0] => average_value_B2_merge_reg_data_reg_0_x_q[0].DATAIN
in_valid_in[0] => average_value_B2_merge_reg_valid_reg_q[0].DATAIN
out_data_out_0[0] <= average_value_B2_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= average_value_B2_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => average_value_B2_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_average_value_B2_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= average_value_B2_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => average_value_B2_merge_reg_data_reg_0_x_q[0].CLK
clock => average_value_B2_merge_reg_valid_reg_q[0].CLK
resetn => average_value_B2_merge_reg_data_reg_0_x_q[0].ACLR
resetn => average_value_B2_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x
in_c0_eni1_0[0] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_c0_eni1_0[0]
in_c0_eni1_1[0] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_c0_eni1_1[0]
in_i_valid[0] => input_accepted_and_q[0].IN1
out_c0_exit14_0[0] <= i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x.out_data_out_0[0]
out_c0_exit14_1[0] <= i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x.out_data_out_1[0]
out_c0_exit14_2[0] <= i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x.out_data_out_2[0]
out_o_valid[0] <= i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x.out_valid_out[0]
in_a[0] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[0]
in_a[1] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[1]
in_a[2] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[2]
in_a[3] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[3]
in_a[4] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[4]
in_a[5] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[5]
in_a[6] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[6]
in_a[7] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[7]
in_a[8] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[8]
in_a[9] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[9]
in_a[10] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[10]
in_a[11] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[11]
in_a[12] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[12]
in_a[13] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[13]
in_a[14] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[14]
in_a[15] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[15]
in_a[16] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[16]
in_a[17] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[17]
in_a[18] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[18]
in_a[19] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[19]
in_a[20] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[20]
in_a[21] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[21]
in_a[22] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[22]
in_a[23] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[23]
in_a[24] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[24]
in_a[25] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[25]
in_a[26] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[26]
in_a[27] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[27]
in_a[28] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[28]
in_a[29] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[29]
in_a[30] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[30]
in_a[31] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[31]
in_a[32] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[32]
in_a[33] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[33]
in_a[34] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[34]
in_a[35] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[35]
in_a[36] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[36]
in_a[37] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[37]
in_a[38] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[38]
in_a[39] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[39]
in_a[40] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[40]
in_a[41] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[41]
in_a[42] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[42]
in_a[43] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[43]
in_a[44] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[44]
in_a[45] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[45]
in_a[46] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[46]
in_a[47] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[47]
in_a[48] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[48]
in_a[49] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[49]
in_a[50] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[50]
in_a[51] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[51]
in_a[52] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[52]
in_a[53] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[53]
in_a[54] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[54]
in_a[55] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[55]
in_a[56] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[56]
in_a[57] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[57]
in_a[58] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[58]
in_a[59] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[59]
in_a[60] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[60]
in_a[61] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[61]
in_a[62] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[62]
in_a[63] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_a[63]
out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_valid_out[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_valid_out[0]
in_flush[0] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_flush[0]
out_intel_reserved_ffwd_0_0[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[0]
out_intel_reserved_ffwd_0_0[1] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[1]
out_intel_reserved_ffwd_0_0[2] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[2]
out_intel_reserved_ffwd_0_0[3] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[3]
out_intel_reserved_ffwd_0_0[4] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[4]
out_intel_reserved_ffwd_0_0[5] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[5]
out_intel_reserved_ffwd_0_0[6] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[6]
out_intel_reserved_ffwd_0_0[7] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[7]
out_intel_reserved_ffwd_0_0[8] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[8]
out_intel_reserved_ffwd_0_0[9] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[9]
out_intel_reserved_ffwd_0_0[10] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[10]
out_intel_reserved_ffwd_0_0[11] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[11]
out_intel_reserved_ffwd_0_0[12] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[12]
out_intel_reserved_ffwd_0_0[13] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[13]
out_intel_reserved_ffwd_0_0[14] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[14]
out_intel_reserved_ffwd_0_0[15] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[15]
out_intel_reserved_ffwd_0_0[16] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[16]
out_intel_reserved_ffwd_0_0[17] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[17]
out_intel_reserved_ffwd_0_0[18] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[18]
out_intel_reserved_ffwd_0_0[19] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[19]
out_intel_reserved_ffwd_0_0[20] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[20]
out_intel_reserved_ffwd_0_0[21] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[21]
out_intel_reserved_ffwd_0_0[22] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[22]
out_intel_reserved_ffwd_0_0[23] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[23]
out_intel_reserved_ffwd_0_0[24] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[24]
out_intel_reserved_ffwd_0_0[25] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[25]
out_intel_reserved_ffwd_0_0[26] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[26]
out_intel_reserved_ffwd_0_0[27] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[27]
out_intel_reserved_ffwd_0_0[28] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[28]
out_intel_reserved_ffwd_0_0[29] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[29]
out_intel_reserved_ffwd_0_0[30] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[30]
out_intel_reserved_ffwd_0_0[31] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[31]
out_intel_reserved_ffwd_0_0[32] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[32]
out_intel_reserved_ffwd_0_0[33] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[33]
out_intel_reserved_ffwd_0_0[34] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[34]
out_intel_reserved_ffwd_0_0[35] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[35]
out_intel_reserved_ffwd_0_0[36] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[36]
out_intel_reserved_ffwd_0_0[37] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[37]
out_intel_reserved_ffwd_0_0[38] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[38]
out_intel_reserved_ffwd_0_0[39] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[39]
out_intel_reserved_ffwd_0_0[40] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[40]
out_intel_reserved_ffwd_0_0[41] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[41]
out_intel_reserved_ffwd_0_0[42] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[42]
out_intel_reserved_ffwd_0_0[43] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[43]
out_intel_reserved_ffwd_0_0[44] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[44]
out_intel_reserved_ffwd_0_0[45] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[45]
out_intel_reserved_ffwd_0_0[46] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[46]
out_intel_reserved_ffwd_0_0[47] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[47]
out_intel_reserved_ffwd_0_0[48] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[48]
out_intel_reserved_ffwd_0_0[49] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[49]
out_intel_reserved_ffwd_0_0[50] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[50]
out_intel_reserved_ffwd_0_0[51] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[51]
out_intel_reserved_ffwd_0_0[52] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[52]
out_intel_reserved_ffwd_0_0[53] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[53]
out_intel_reserved_ffwd_0_0[54] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[54]
out_intel_reserved_ffwd_0_0[55] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[55]
out_intel_reserved_ffwd_0_0[56] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[56]
out_intel_reserved_ffwd_0_0[57] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[57]
out_intel_reserved_ffwd_0_0[58] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[58]
out_intel_reserved_ffwd_0_0[59] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[59]
out_intel_reserved_ffwd_0_0[60] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[60]
out_intel_reserved_ffwd_0_0[61] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[61]
out_intel_reserved_ffwd_0_0[62] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[62]
out_intel_reserved_ffwd_0_0[63] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_0_0[63]
in_unnamed_average_value2_avm_readdata[0] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[0]
in_unnamed_average_value2_avm_readdata[1] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[1]
in_unnamed_average_value2_avm_readdata[2] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[2]
in_unnamed_average_value2_avm_readdata[3] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[3]
in_unnamed_average_value2_avm_readdata[4] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[4]
in_unnamed_average_value2_avm_readdata[5] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[5]
in_unnamed_average_value2_avm_readdata[6] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[6]
in_unnamed_average_value2_avm_readdata[7] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[7]
in_unnamed_average_value2_avm_readdata[8] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[8]
in_unnamed_average_value2_avm_readdata[9] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[9]
in_unnamed_average_value2_avm_readdata[10] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[10]
in_unnamed_average_value2_avm_readdata[11] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[11]
in_unnamed_average_value2_avm_readdata[12] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[12]
in_unnamed_average_value2_avm_readdata[13] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[13]
in_unnamed_average_value2_avm_readdata[14] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[14]
in_unnamed_average_value2_avm_readdata[15] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[15]
in_unnamed_average_value2_avm_readdata[16] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[16]
in_unnamed_average_value2_avm_readdata[17] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[17]
in_unnamed_average_value2_avm_readdata[18] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[18]
in_unnamed_average_value2_avm_readdata[19] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[19]
in_unnamed_average_value2_avm_readdata[20] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[20]
in_unnamed_average_value2_avm_readdata[21] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[21]
in_unnamed_average_value2_avm_readdata[22] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[22]
in_unnamed_average_value2_avm_readdata[23] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[23]
in_unnamed_average_value2_avm_readdata[24] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[24]
in_unnamed_average_value2_avm_readdata[25] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[25]
in_unnamed_average_value2_avm_readdata[26] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[26]
in_unnamed_average_value2_avm_readdata[27] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[27]
in_unnamed_average_value2_avm_readdata[28] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[28]
in_unnamed_average_value2_avm_readdata[29] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[29]
in_unnamed_average_value2_avm_readdata[30] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[30]
in_unnamed_average_value2_avm_readdata[31] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdata[31]
out_intel_reserved_ffwd_1_0[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[0]
out_intel_reserved_ffwd_1_0[1] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[1]
out_intel_reserved_ffwd_1_0[2] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[2]
out_intel_reserved_ffwd_1_0[3] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[3]
out_intel_reserved_ffwd_1_0[4] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[4]
out_intel_reserved_ffwd_1_0[5] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[5]
out_intel_reserved_ffwd_1_0[6] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[6]
out_intel_reserved_ffwd_1_0[7] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[7]
out_intel_reserved_ffwd_1_0[8] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[8]
out_intel_reserved_ffwd_1_0[9] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[9]
out_intel_reserved_ffwd_1_0[10] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[10]
out_intel_reserved_ffwd_1_0[11] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[11]
out_intel_reserved_ffwd_1_0[12] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[12]
out_intel_reserved_ffwd_1_0[13] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[13]
out_intel_reserved_ffwd_1_0[14] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[14]
out_intel_reserved_ffwd_1_0[15] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[15]
out_intel_reserved_ffwd_1_0[16] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[16]
out_intel_reserved_ffwd_1_0[17] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[17]
out_intel_reserved_ffwd_1_0[18] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[18]
out_intel_reserved_ffwd_1_0[19] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[19]
out_intel_reserved_ffwd_1_0[20] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[20]
out_intel_reserved_ffwd_1_0[21] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[21]
out_intel_reserved_ffwd_1_0[22] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[22]
out_intel_reserved_ffwd_1_0[23] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[23]
out_intel_reserved_ffwd_1_0[24] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[24]
out_intel_reserved_ffwd_1_0[25] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[25]
out_intel_reserved_ffwd_1_0[26] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[26]
out_intel_reserved_ffwd_1_0[27] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[27]
out_intel_reserved_ffwd_1_0[28] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[28]
out_intel_reserved_ffwd_1_0[29] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[29]
out_intel_reserved_ffwd_1_0[30] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[30]
out_intel_reserved_ffwd_1_0[31] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[31]
out_intel_reserved_ffwd_1_0[32] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[32]
out_intel_reserved_ffwd_1_0[33] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[33]
out_intel_reserved_ffwd_1_0[34] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[34]
out_intel_reserved_ffwd_1_0[35] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[35]
out_intel_reserved_ffwd_1_0[36] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[36]
out_intel_reserved_ffwd_1_0[37] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[37]
out_intel_reserved_ffwd_1_0[38] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[38]
out_intel_reserved_ffwd_1_0[39] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[39]
out_intel_reserved_ffwd_1_0[40] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[40]
out_intel_reserved_ffwd_1_0[41] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[41]
out_intel_reserved_ffwd_1_0[42] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[42]
out_intel_reserved_ffwd_1_0[43] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[43]
out_intel_reserved_ffwd_1_0[44] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[44]
out_intel_reserved_ffwd_1_0[45] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[45]
out_intel_reserved_ffwd_1_0[46] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[46]
out_intel_reserved_ffwd_1_0[47] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[47]
out_intel_reserved_ffwd_1_0[48] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[48]
out_intel_reserved_ffwd_1_0[49] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[49]
out_intel_reserved_ffwd_1_0[50] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[50]
out_intel_reserved_ffwd_1_0[51] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[51]
out_intel_reserved_ffwd_1_0[52] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[52]
out_intel_reserved_ffwd_1_0[53] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[53]
out_intel_reserved_ffwd_1_0[54] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[54]
out_intel_reserved_ffwd_1_0[55] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[55]
out_intel_reserved_ffwd_1_0[56] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[56]
out_intel_reserved_ffwd_1_0[57] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[57]
out_intel_reserved_ffwd_1_0[58] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[58]
out_intel_reserved_ffwd_1_0[59] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[59]
out_intel_reserved_ffwd_1_0[60] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[60]
out_intel_reserved_ffwd_1_0[61] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[61]
out_intel_reserved_ffwd_1_0[62] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[62]
out_intel_reserved_ffwd_1_0[63] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_intel_reserved_ffwd_1_0[63]
in_unnamed_average_value2_avm_readdatavalid[0] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_readdatavalid[0]
out_unnamed_average_value2_avm_address[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[0]
out_unnamed_average_value2_avm_address[1] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[1]
out_unnamed_average_value2_avm_address[2] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[2]
out_unnamed_average_value2_avm_address[3] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[3]
out_unnamed_average_value2_avm_address[4] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[4]
out_unnamed_average_value2_avm_address[5] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[5]
out_unnamed_average_value2_avm_address[6] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[6]
out_unnamed_average_value2_avm_address[7] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[7]
out_unnamed_average_value2_avm_address[8] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[8]
out_unnamed_average_value2_avm_address[9] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[9]
out_unnamed_average_value2_avm_address[10] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[10]
out_unnamed_average_value2_avm_address[11] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[11]
out_unnamed_average_value2_avm_address[12] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[12]
out_unnamed_average_value2_avm_address[13] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[13]
out_unnamed_average_value2_avm_address[14] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[14]
out_unnamed_average_value2_avm_address[15] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[15]
out_unnamed_average_value2_avm_address[16] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[16]
out_unnamed_average_value2_avm_address[17] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[17]
out_unnamed_average_value2_avm_address[18] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[18]
out_unnamed_average_value2_avm_address[19] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[19]
out_unnamed_average_value2_avm_address[20] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[20]
out_unnamed_average_value2_avm_address[21] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[21]
out_unnamed_average_value2_avm_address[22] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[22]
out_unnamed_average_value2_avm_address[23] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[23]
out_unnamed_average_value2_avm_address[24] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[24]
out_unnamed_average_value2_avm_address[25] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[25]
out_unnamed_average_value2_avm_address[26] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[26]
out_unnamed_average_value2_avm_address[27] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[27]
out_unnamed_average_value2_avm_address[28] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[28]
out_unnamed_average_value2_avm_address[29] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[29]
out_unnamed_average_value2_avm_address[30] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[30]
out_unnamed_average_value2_avm_address[31] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_address[31]
in_unnamed_average_value2_avm_waitrequest[0] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_waitrequest[0]
out_unnamed_average_value2_avm_burstcount[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_burstcount[0]
in_unnamed_average_value2_avm_writeack[0] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_unnamed_average_value2_avm_writeack[0]
out_unnamed_average_value2_avm_byteenable[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_byteenable[0]
out_unnamed_average_value2_avm_byteenable[1] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_byteenable[1]
out_unnamed_average_value2_avm_byteenable[2] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_byteenable[2]
out_unnamed_average_value2_avm_byteenable[3] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_byteenable[3]
out_unnamed_average_value2_avm_enable[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_enable[0]
out_unnamed_average_value2_avm_read[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_read[0]
out_unnamed_average_value2_avm_write[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_write[0]
out_unnamed_average_value2_avm_writedata[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[0]
out_unnamed_average_value2_avm_writedata[1] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[1]
out_unnamed_average_value2_avm_writedata[2] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[2]
out_unnamed_average_value2_avm_writedata[3] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[3]
out_unnamed_average_value2_avm_writedata[4] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[4]
out_unnamed_average_value2_avm_writedata[5] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[5]
out_unnamed_average_value2_avm_writedata[6] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[6]
out_unnamed_average_value2_avm_writedata[7] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[7]
out_unnamed_average_value2_avm_writedata[8] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[8]
out_unnamed_average_value2_avm_writedata[9] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[9]
out_unnamed_average_value2_avm_writedata[10] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[10]
out_unnamed_average_value2_avm_writedata[11] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[11]
out_unnamed_average_value2_avm_writedata[12] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[12]
out_unnamed_average_value2_avm_writedata[13] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[13]
out_unnamed_average_value2_avm_writedata[14] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[14]
out_unnamed_average_value2_avm_writedata[15] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[15]
out_unnamed_average_value2_avm_writedata[16] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[16]
out_unnamed_average_value2_avm_writedata[17] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[17]
out_unnamed_average_value2_avm_writedata[18] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[18]
out_unnamed_average_value2_avm_writedata[19] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[19]
out_unnamed_average_value2_avm_writedata[20] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[20]
out_unnamed_average_value2_avm_writedata[21] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[21]
out_unnamed_average_value2_avm_writedata[22] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[22]
out_unnamed_average_value2_avm_writedata[23] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[23]
out_unnamed_average_value2_avm_writedata[24] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[24]
out_unnamed_average_value2_avm_writedata[25] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[25]
out_unnamed_average_value2_avm_writedata[26] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[26]
out_unnamed_average_value2_avm_writedata[27] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[27]
out_unnamed_average_value2_avm_writedata[28] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[28]
out_unnamed_average_value2_avm_writedata[29] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[29]
out_unnamed_average_value2_avm_writedata[30] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[30]
out_unnamed_average_value2_avm_writedata[31] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_unnamed_average_value2_avm_writedata[31]
in_pipeline_stall_in[0] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_pipeline_valid_out[0]
in_N[0] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[0]
in_N[1] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[1]
in_N[2] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[2]
in_N[3] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[3]
in_N[4] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[4]
in_N[5] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[5]
in_N[6] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[6]
in_N[7] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[7]
in_N[8] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[8]
in_N[9] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[9]
in_N[10] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[10]
in_N[11] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[11]
in_N[12] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[12]
in_N[13] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[13]
in_N[14] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[14]
in_N[15] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[15]
in_N[16] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[16]
in_N[17] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[17]
in_N[18] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[18]
in_N[19] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[19]
in_N[20] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[20]
in_N[21] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[21]
in_N[22] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[22]
in_N[23] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[23]
in_N[24] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[24]
in_N[25] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[25]
in_N[26] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[26]
in_N[27] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[27]
in_N[28] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[28]
in_N[29] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[29]
in_N[30] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[30]
in_N[31] => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.in_N[31]
out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_stall_out[0] <= i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_stall_out[0]
in_i_stall[0] => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x.in_stall_in[0]
out_o_stall[0] <= i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x.out_stall_entry[0]
clock => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.clock
clock => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x.clock
resetn => i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x.resetn
resetn => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x
out_unnamed_average_value2_avm_address[0] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[0]
out_unnamed_average_value2_avm_address[1] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[1]
out_unnamed_average_value2_avm_address[2] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[2]
out_unnamed_average_value2_avm_address[3] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[3]
out_unnamed_average_value2_avm_address[4] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[4]
out_unnamed_average_value2_avm_address[5] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[5]
out_unnamed_average_value2_avm_address[6] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[6]
out_unnamed_average_value2_avm_address[7] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[7]
out_unnamed_average_value2_avm_address[8] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[8]
out_unnamed_average_value2_avm_address[9] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[9]
out_unnamed_average_value2_avm_address[10] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[10]
out_unnamed_average_value2_avm_address[11] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[11]
out_unnamed_average_value2_avm_address[12] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[12]
out_unnamed_average_value2_avm_address[13] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[13]
out_unnamed_average_value2_avm_address[14] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[14]
out_unnamed_average_value2_avm_address[15] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[15]
out_unnamed_average_value2_avm_address[16] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[16]
out_unnamed_average_value2_avm_address[17] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[17]
out_unnamed_average_value2_avm_address[18] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[18]
out_unnamed_average_value2_avm_address[19] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[19]
out_unnamed_average_value2_avm_address[20] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[20]
out_unnamed_average_value2_avm_address[21] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[21]
out_unnamed_average_value2_avm_address[22] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[22]
out_unnamed_average_value2_avm_address[23] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[23]
out_unnamed_average_value2_avm_address[24] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[24]
out_unnamed_average_value2_avm_address[25] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[25]
out_unnamed_average_value2_avm_address[26] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[26]
out_unnamed_average_value2_avm_address[27] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[27]
out_unnamed_average_value2_avm_address[28] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[28]
out_unnamed_average_value2_avm_address[29] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[29]
out_unnamed_average_value2_avm_address[30] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[30]
out_unnamed_average_value2_avm_address[31] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_address[31]
out_unnamed_average_value2_avm_enable[0] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_enable[0]
out_unnamed_average_value2_avm_read[0] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_read[0]
out_unnamed_average_value2_avm_write[0] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_write[0]
out_unnamed_average_value2_avm_writedata[0] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[0]
out_unnamed_average_value2_avm_writedata[1] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[1]
out_unnamed_average_value2_avm_writedata[2] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[2]
out_unnamed_average_value2_avm_writedata[3] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[3]
out_unnamed_average_value2_avm_writedata[4] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[4]
out_unnamed_average_value2_avm_writedata[5] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[5]
out_unnamed_average_value2_avm_writedata[6] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[6]
out_unnamed_average_value2_avm_writedata[7] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[7]
out_unnamed_average_value2_avm_writedata[8] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[8]
out_unnamed_average_value2_avm_writedata[9] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[9]
out_unnamed_average_value2_avm_writedata[10] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[10]
out_unnamed_average_value2_avm_writedata[11] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[11]
out_unnamed_average_value2_avm_writedata[12] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[12]
out_unnamed_average_value2_avm_writedata[13] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[13]
out_unnamed_average_value2_avm_writedata[14] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[14]
out_unnamed_average_value2_avm_writedata[15] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[15]
out_unnamed_average_value2_avm_writedata[16] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[16]
out_unnamed_average_value2_avm_writedata[17] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[17]
out_unnamed_average_value2_avm_writedata[18] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[18]
out_unnamed_average_value2_avm_writedata[19] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[19]
out_unnamed_average_value2_avm_writedata[20] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[20]
out_unnamed_average_value2_avm_writedata[21] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[21]
out_unnamed_average_value2_avm_writedata[22] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[22]
out_unnamed_average_value2_avm_writedata[23] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[23]
out_unnamed_average_value2_avm_writedata[24] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[24]
out_unnamed_average_value2_avm_writedata[25] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[25]
out_unnamed_average_value2_avm_writedata[26] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[26]
out_unnamed_average_value2_avm_writedata[27] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[27]
out_unnamed_average_value2_avm_writedata[28] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[28]
out_unnamed_average_value2_avm_writedata[29] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[29]
out_unnamed_average_value2_avm_writedata[30] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[30]
out_unnamed_average_value2_avm_writedata[31] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_writedata[31]
out_unnamed_average_value2_avm_byteenable[0] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_byteenable[0]
out_unnamed_average_value2_avm_byteenable[1] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_byteenable[1]
out_unnamed_average_value2_avm_byteenable[2] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_byteenable[2]
out_unnamed_average_value2_avm_byteenable[3] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_byteenable[3]
out_unnamed_average_value2_avm_burstcount[0] <= i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.out_unnamed_average_value2_avm_burstcount[0]
in_N[0] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[0]
in_N[0] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[0]
in_N[1] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[1]
in_N[1] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[1]
in_N[2] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[2]
in_N[2] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[2]
in_N[3] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[3]
in_N[3] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[3]
in_N[4] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[4]
in_N[4] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[4]
in_N[5] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[5]
in_N[5] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[5]
in_N[6] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[6]
in_N[6] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[6]
in_N[7] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[7]
in_N[7] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[7]
in_N[8] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[8]
in_N[8] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[8]
in_N[9] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[9]
in_N[9] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[9]
in_N[10] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[10]
in_N[10] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[10]
in_N[11] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[11]
in_N[11] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[11]
in_N[12] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[12]
in_N[12] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[12]
in_N[13] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[13]
in_N[13] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[13]
in_N[14] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[14]
in_N[14] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[14]
in_N[15] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[15]
in_N[15] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[15]
in_N[16] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[16]
in_N[16] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[16]
in_N[17] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[17]
in_N[17] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[17]
in_N[18] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[18]
in_N[18] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[18]
in_N[19] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[19]
in_N[19] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[19]
in_N[20] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[20]
in_N[20] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[20]
in_N[21] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[21]
in_N[21] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[21]
in_N[22] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[22]
in_N[22] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[22]
in_N[23] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[23]
in_N[23] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[23]
in_N[24] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[24]
in_N[24] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[24]
in_N[25] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[25]
in_N[25] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[25]
in_N[26] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[26]
in_N[26] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[26]
in_N[27] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[27]
in_N[27] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[27]
in_N[28] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[28]
in_N[28] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[28]
in_N[29] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[29]
in_N[29] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[29]
in_N[30] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[30]
in_N[30] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[30]
in_N[31] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_buffer_in[31]
in_N[31] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_buffer_in[31]
in_a[0] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[0]
in_a[1] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[1]
in_a[2] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[2]
in_a[3] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[3]
in_a[4] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[4]
in_a[5] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[5]
in_a[6] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[6]
in_a[7] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[7]
in_a[8] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[8]
in_a[9] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[9]
in_a[10] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[10]
in_a[11] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[11]
in_a[12] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[12]
in_a[13] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[13]
in_a[14] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[14]
in_a[15] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[15]
in_a[16] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[16]
in_a[17] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[17]
in_a[18] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[18]
in_a[19] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[19]
in_a[20] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[20]
in_a[21] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[21]
in_a[22] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[22]
in_a[23] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[23]
in_a[24] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[24]
in_a[25] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[25]
in_a[26] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[26]
in_a[27] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[27]
in_a[28] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[28]
in_a[29] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[29]
in_a[30] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[30]
in_a[31] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[31]
in_a[32] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[32]
in_a[33] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[33]
in_a[34] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[34]
in_a[35] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[35]
in_a[36] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[36]
in_a[37] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[37]
in_a[38] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[38]
in_a[39] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[39]
in_a[40] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[40]
in_a[41] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[41]
in_a[42] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[42]
in_a[43] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[43]
in_a[44] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[44]
in_a[45] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[45]
in_a[46] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[46]
in_a[47] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[47]
in_a[48] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[48]
in_a[49] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[49]
in_a[50] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[50]
in_a[51] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[51]
in_a[52] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[52]
in_a[53] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[53]
in_a[54] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[54]
in_a[55] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[55]
in_a[56] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[56]
in_a[57] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[57]
in_a[58] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[58]
in_a[59] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[59]
in_a[60] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[60]
in_a[61] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[61]
in_a[62] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[62]
in_a[63] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_buffer_in[63]
in_c0_eni1_0[0] => ~NO_FANOUT~
in_c0_eni1_1[0] => i_acl_pop_i32_i_039_pop6_average_value32:thei_acl_pop_i32_i_039_pop6_average_value.in_dir[0]
in_c0_eni1_1[0] => i_acl_pop_i4_initerations_pop8_average_value23:thei_acl_pop_i4_initerations_pop8_average_value.in_dir[0]
in_c0_eni1_1[0] => i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value.in_data_in[0]
in_c0_eni1_1[0] => i_acl_pop_i4_cleanups_pop9_average_value17:thei_acl_pop_i4_cleanups_pop9_average_value.in_dir[0]
in_c0_eni1_1[0] => dspba_delay:redist7_sync_in_aunroll_x_in_c0_eni1_1_6.xin[0]
in_flush[0] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_flush[0]
in_i_valid[0] => dspba_delay:redist8_sync_in_aunroll_x_in_i_valid_3.xin[0]
in_i_valid[0] => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.in_valid_in[0]
in_i_valid[0] => i_acl_push_i32_i_039_push6_average_value51:thei_acl_push_i32_i_039_push6_average_value.in_valid_in[0]
in_i_valid[0] => i_acl_pop_i32_i_039_pop6_average_value32:thei_acl_pop_i32_i_039_pop6_average_value.in_valid_in[0]
in_i_valid[0] => i_acl_push_i4_initerations_push8_average_value26:thei_acl_push_i4_initerations_push8_average_value.in_valid_in[0]
in_i_valid[0] => i_acl_pop_i4_initerations_pop8_average_value23:thei_acl_pop_i4_initerations_pop8_average_value.in_valid_in[0]
in_i_valid[0] => i_acl_push_i1_lastiniteration_average_value30:thei_acl_push_i1_lastiniteration_average_value.in_valid_in[0]
in_i_valid[0] => i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value.in_valid_in[0]
in_i_valid[0] => i_acl_push_i4_cleanups_push9_average_value60:thei_acl_push_i4_cleanups_push9_average_value.in_valid_in[0]
in_i_valid[0] => i_acl_pop_i4_cleanups_pop9_average_value17:thei_acl_pop_i4_cleanups_pop9_average_value.in_valid_in[0]
in_i_valid[0] => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.in_valid_in[0]
in_i_valid[0] => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.in_valid_in[0]
in_i_valid[0] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_i_valid[0]
out_c0_exi2_0[0] <= <GND>
out_c0_exi2_1[0] <= dspba_delay:redist6_i_acl_pipeline_keep_going_average_value_out_data_out_6.xout[0]
out_c0_exi2_2[0] <= i_masked_average_value_q.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_0_0[0] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[0]
out_intel_reserved_ffwd_0_0[1] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[1]
out_intel_reserved_ffwd_0_0[2] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[2]
out_intel_reserved_ffwd_0_0[3] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[3]
out_intel_reserved_ffwd_0_0[4] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[4]
out_intel_reserved_ffwd_0_0[5] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[5]
out_intel_reserved_ffwd_0_0[6] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[6]
out_intel_reserved_ffwd_0_0[7] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[7]
out_intel_reserved_ffwd_0_0[8] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[8]
out_intel_reserved_ffwd_0_0[9] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[9]
out_intel_reserved_ffwd_0_0[10] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[10]
out_intel_reserved_ffwd_0_0[11] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[11]
out_intel_reserved_ffwd_0_0[12] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[12]
out_intel_reserved_ffwd_0_0[13] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[13]
out_intel_reserved_ffwd_0_0[14] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[14]
out_intel_reserved_ffwd_0_0[15] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[15]
out_intel_reserved_ffwd_0_0[16] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[16]
out_intel_reserved_ffwd_0_0[17] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[17]
out_intel_reserved_ffwd_0_0[18] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[18]
out_intel_reserved_ffwd_0_0[19] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[19]
out_intel_reserved_ffwd_0_0[20] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[20]
out_intel_reserved_ffwd_0_0[21] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[21]
out_intel_reserved_ffwd_0_0[22] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[22]
out_intel_reserved_ffwd_0_0[23] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[23]
out_intel_reserved_ffwd_0_0[24] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[24]
out_intel_reserved_ffwd_0_0[25] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[25]
out_intel_reserved_ffwd_0_0[26] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[26]
out_intel_reserved_ffwd_0_0[27] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[27]
out_intel_reserved_ffwd_0_0[28] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[28]
out_intel_reserved_ffwd_0_0[29] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[29]
out_intel_reserved_ffwd_0_0[30] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[30]
out_intel_reserved_ffwd_0_0[31] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[31]
out_intel_reserved_ffwd_0_0[32] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[32]
out_intel_reserved_ffwd_0_0[33] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[33]
out_intel_reserved_ffwd_0_0[34] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[34]
out_intel_reserved_ffwd_0_0[35] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[35]
out_intel_reserved_ffwd_0_0[36] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[36]
out_intel_reserved_ffwd_0_0[37] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[37]
out_intel_reserved_ffwd_0_0[38] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[38]
out_intel_reserved_ffwd_0_0[39] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[39]
out_intel_reserved_ffwd_0_0[40] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[40]
out_intel_reserved_ffwd_0_0[41] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[41]
out_intel_reserved_ffwd_0_0[42] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[42]
out_intel_reserved_ffwd_0_0[43] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[43]
out_intel_reserved_ffwd_0_0[44] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[44]
out_intel_reserved_ffwd_0_0[45] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[45]
out_intel_reserved_ffwd_0_0[46] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[46]
out_intel_reserved_ffwd_0_0[47] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[47]
out_intel_reserved_ffwd_0_0[48] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[48]
out_intel_reserved_ffwd_0_0[49] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[49]
out_intel_reserved_ffwd_0_0[50] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[50]
out_intel_reserved_ffwd_0_0[51] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[51]
out_intel_reserved_ffwd_0_0[52] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[52]
out_intel_reserved_ffwd_0_0[53] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[53]
out_intel_reserved_ffwd_0_0[54] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[54]
out_intel_reserved_ffwd_0_0[55] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[55]
out_intel_reserved_ffwd_0_0[56] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[56]
out_intel_reserved_ffwd_0_0[57] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[57]
out_intel_reserved_ffwd_0_0[58] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[58]
out_intel_reserved_ffwd_0_0[59] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[59]
out_intel_reserved_ffwd_0_0[60] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[60]
out_intel_reserved_ffwd_0_0[61] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[61]
out_intel_reserved_ffwd_0_0[62] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[62]
out_intel_reserved_ffwd_0_0[63] <= i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.out_intel_reserved_ffwd_0_0[63]
out_intel_reserved_ffwd_1_0[0] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[0]
out_intel_reserved_ffwd_1_0[1] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[1]
out_intel_reserved_ffwd_1_0[2] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[2]
out_intel_reserved_ffwd_1_0[3] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[3]
out_intel_reserved_ffwd_1_0[4] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[4]
out_intel_reserved_ffwd_1_0[5] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[5]
out_intel_reserved_ffwd_1_0[6] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[6]
out_intel_reserved_ffwd_1_0[7] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[7]
out_intel_reserved_ffwd_1_0[8] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[8]
out_intel_reserved_ffwd_1_0[9] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[9]
out_intel_reserved_ffwd_1_0[10] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[10]
out_intel_reserved_ffwd_1_0[11] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[11]
out_intel_reserved_ffwd_1_0[12] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[12]
out_intel_reserved_ffwd_1_0[13] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[13]
out_intel_reserved_ffwd_1_0[14] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[14]
out_intel_reserved_ffwd_1_0[15] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[15]
out_intel_reserved_ffwd_1_0[16] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[16]
out_intel_reserved_ffwd_1_0[17] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[17]
out_intel_reserved_ffwd_1_0[18] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[18]
out_intel_reserved_ffwd_1_0[19] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[19]
out_intel_reserved_ffwd_1_0[20] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[20]
out_intel_reserved_ffwd_1_0[21] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[21]
out_intel_reserved_ffwd_1_0[22] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[22]
out_intel_reserved_ffwd_1_0[23] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[23]
out_intel_reserved_ffwd_1_0[24] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[24]
out_intel_reserved_ffwd_1_0[25] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[25]
out_intel_reserved_ffwd_1_0[26] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[26]
out_intel_reserved_ffwd_1_0[27] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[27]
out_intel_reserved_ffwd_1_0[28] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[28]
out_intel_reserved_ffwd_1_0[29] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[29]
out_intel_reserved_ffwd_1_0[30] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[30]
out_intel_reserved_ffwd_1_0[31] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[31]
out_intel_reserved_ffwd_1_0[32] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[32]
out_intel_reserved_ffwd_1_0[33] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[33]
out_intel_reserved_ffwd_1_0[34] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[34]
out_intel_reserved_ffwd_1_0[35] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[35]
out_intel_reserved_ffwd_1_0[36] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[36]
out_intel_reserved_ffwd_1_0[37] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[37]
out_intel_reserved_ffwd_1_0[38] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[38]
out_intel_reserved_ffwd_1_0[39] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[39]
out_intel_reserved_ffwd_1_0[40] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[40]
out_intel_reserved_ffwd_1_0[41] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[41]
out_intel_reserved_ffwd_1_0[42] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[42]
out_intel_reserved_ffwd_1_0[43] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[43]
out_intel_reserved_ffwd_1_0[44] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[44]
out_intel_reserved_ffwd_1_0[45] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[45]
out_intel_reserved_ffwd_1_0[46] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[46]
out_intel_reserved_ffwd_1_0[47] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[47]
out_intel_reserved_ffwd_1_0[48] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[48]
out_intel_reserved_ffwd_1_0[49] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[49]
out_intel_reserved_ffwd_1_0[50] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[50]
out_intel_reserved_ffwd_1_0[51] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[51]
out_intel_reserved_ffwd_1_0[52] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[52]
out_intel_reserved_ffwd_1_0[53] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[53]
out_intel_reserved_ffwd_1_0[54] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[54]
out_intel_reserved_ffwd_1_0[55] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[55]
out_intel_reserved_ffwd_1_0[56] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[56]
out_intel_reserved_ffwd_1_0[57] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[57]
out_intel_reserved_ffwd_1_0[58] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[58]
out_intel_reserved_ffwd_1_0[59] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[59]
out_intel_reserved_ffwd_1_0[60] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[60]
out_intel_reserved_ffwd_1_0[61] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[61]
out_intel_reserved_ffwd_1_0[62] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[62]
out_intel_reserved_ffwd_1_0[63] <= i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.out_intel_reserved_ffwd_1_0[63]
out_o_valid[0] <= dspba_delay:redist10_sync_in_aunroll_x_in_i_valid_6.xout[0]
in_unnamed_average_value2_avm_readdata[0] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[0]
in_unnamed_average_value2_avm_readdata[1] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[1]
in_unnamed_average_value2_avm_readdata[2] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[2]
in_unnamed_average_value2_avm_readdata[3] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[3]
in_unnamed_average_value2_avm_readdata[4] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[4]
in_unnamed_average_value2_avm_readdata[5] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[5]
in_unnamed_average_value2_avm_readdata[6] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[6]
in_unnamed_average_value2_avm_readdata[7] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[7]
in_unnamed_average_value2_avm_readdata[8] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[8]
in_unnamed_average_value2_avm_readdata[9] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[9]
in_unnamed_average_value2_avm_readdata[10] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[10]
in_unnamed_average_value2_avm_readdata[11] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[11]
in_unnamed_average_value2_avm_readdata[12] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[12]
in_unnamed_average_value2_avm_readdata[13] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[13]
in_unnamed_average_value2_avm_readdata[14] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[14]
in_unnamed_average_value2_avm_readdata[15] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[15]
in_unnamed_average_value2_avm_readdata[16] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[16]
in_unnamed_average_value2_avm_readdata[17] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[17]
in_unnamed_average_value2_avm_readdata[18] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[18]
in_unnamed_average_value2_avm_readdata[19] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[19]
in_unnamed_average_value2_avm_readdata[20] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[20]
in_unnamed_average_value2_avm_readdata[21] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[21]
in_unnamed_average_value2_avm_readdata[22] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[22]
in_unnamed_average_value2_avm_readdata[23] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[23]
in_unnamed_average_value2_avm_readdata[24] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[24]
in_unnamed_average_value2_avm_readdata[25] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[25]
in_unnamed_average_value2_avm_readdata[26] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[26]
in_unnamed_average_value2_avm_readdata[27] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[27]
in_unnamed_average_value2_avm_readdata[28] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[28]
in_unnamed_average_value2_avm_readdata[29] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[29]
in_unnamed_average_value2_avm_readdata[30] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[30]
in_unnamed_average_value2_avm_readdata[31] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdata[31]
in_unnamed_average_value2_avm_writeack[0] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_writeack[0]
in_unnamed_average_value2_avm_waitrequest[0] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_waitrequest[0]
in_unnamed_average_value2_avm_readdatavalid[0] => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.in_unnamed_average_value2_avm_readdatavalid[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_valid_out[0] <= i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value.out_exiting_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going_average_value_exiting_stall_out[0] <= i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value.out_exiting_stall_out[0]
in_pipeline_stall_in[0] => i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value.out_pipeline_valid_out[0]
clock => dspba_delay:redist8_sync_in_aunroll_x_in_i_valid_3.clk
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[0].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[1].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[2].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[3].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[4].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[5].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[6].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[7].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[8].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[9].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[10].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[11].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[12].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[13].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[14].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[15].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[16].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[17].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[18].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[19].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[20].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[21].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[22].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[23].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[24].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[25].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[26].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[27].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[28].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[29].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[30].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[31].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[32].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[33].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[34].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[35].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[36].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[37].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[38].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[39].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[40].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[41].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[42].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[43].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[44].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[45].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[46].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[47].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[48].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[49].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[50].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[51].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[52].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[53].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[54].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[55].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[56].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[57].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[58].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[59].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[60].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[61].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[62].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[63].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[64].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[65].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[66].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[67].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[68].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[69].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[70].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[71].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[72].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[73].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[74].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[75].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[76].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[77].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[78].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[79].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[80].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[81].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[82].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[83].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[84].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[85].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[86].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[87].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[88].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[89].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[90].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[91].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[92].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[93].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[94].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[95].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[96].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[97].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[98].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[99].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[100].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[101].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[102].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[103].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[104].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[105].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[106].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[107].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[108].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[109].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[110].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[111].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[112].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[113].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[114].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[115].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[116].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[117].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[118].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[119].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[120].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[121].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[122].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[123].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[124].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[125].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[126].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[127].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[128].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[129].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[130].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[131].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[132].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[133].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[134].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[135].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[136].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[137].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[138].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[139].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[140].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[141].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[142].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[143].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[144].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[145].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[146].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[147].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[148].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[149].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[150].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[151].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[152].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[153].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[154].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[155].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[156].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[157].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[158].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[159].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[160].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[161].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[162].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[163].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[164].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[165].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[166].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[167].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[168].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[169].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[170].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[171].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[172].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[173].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[174].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[175].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[176].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[177].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[178].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[179].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[180].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[181].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[182].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[183].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[184].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[185].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[186].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[187].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[188].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[189].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[190].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[191].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[192].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[193].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[194].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[195].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[196].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[197].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[198].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[199].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[200].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[201].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[202].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[203].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[204].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[205].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[206].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[207].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[208].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[209].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[210].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[211].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[212].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[213].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[214].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[215].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[216].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[217].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[218].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[219].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[220].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[221].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[222].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[223].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[224].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[225].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[226].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[227].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[228].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[229].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[230].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[231].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[232].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[233].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[234].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[235].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[236].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[237].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[238].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[239].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[240].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[241].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[242].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[243].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[244].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[245].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[246].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[247].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[248].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[249].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[250].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[251].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[252].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[253].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[254].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[255].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[256].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[257].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[258].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[259].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[260].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[261].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[262].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[263].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[264].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[265].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[266].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[267].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[268].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[269].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[270].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[271].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[272].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[273].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[274].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[275].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[276].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[277].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[278].CLK
clock => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[279].CLK
clock => dspba_delay:redist2_i_first_cleanup_average_value_q_3.clk
clock => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.clock
clock => i_acl_push_i32_i_039_push6_average_value51:thei_acl_push_i32_i_039_push6_average_value.clock
clock => i_acl_pop_i32_i_039_pop6_average_value32:thei_acl_pop_i32_i_039_pop6_average_value.clock
clock => dspba_delay:redist0_i_unnamed_average_value56_q_3.clk
clock => i_acl_push_i1_notexitcond_average_value57:thei_acl_push_i1_notexitcond_average_value.clock
clock => i_acl_push_i4_initerations_push8_average_value26:thei_acl_push_i4_initerations_push8_average_value.clock
clock => i_acl_pop_i4_initerations_pop8_average_value23:thei_acl_pop_i4_initerations_pop8_average_value.clock
clock => i_acl_push_i1_lastiniteration_average_value30:thei_acl_push_i1_lastiniteration_average_value.clock
clock => i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value.clock
clock => i_acl_push_i4_cleanups_push9_average_value60:thei_acl_push_i4_cleanups_push9_average_value.clock
clock => i_acl_pop_i4_cleanups_pop9_average_value17:thei_acl_pop_i4_cleanups_pop9_average_value.clock
clock => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.clock
clock => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.clock
clock => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.clock
clock => dspba_delay:redist9_sync_in_aunroll_x_in_i_valid_5.clk
clock => dspba_delay:redist10_sync_in_aunroll_x_in_i_valid_6.clk
clock => dspba_delay:i_tobool_i_average_value_cmp_sign_delay.clk
clock => dspba_delay:redist3_i_first_cleanup_average_value_q_5.clk
clock => i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.clock
clock => dspba_delay:redist5_i_conv_i_i26_average_value_vt_select_31_b_1.clk
clock => i_acl_push_i64_temp_0_0_038_push7_average_value49:thei_acl_push_i64_temp_0_0_038_push7_average_value.clock
clock => dspba_delay:redist7_sync_in_aunroll_x_in_c0_eni1_1_6.clk
clock => i_acl_pop_i64_temp_0_0_038_pop7_average_value47:thei_acl_pop_i64_temp_0_0_038_pop7_average_value.clock
clock => dspba_delay:redist4_i_first_cleanup_average_value_q_6.clk
clock => i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.clock
clock => dspba_delay:redist1_i_unnamed_average_value56_q_6.clk
clock => dspba_delay:redist6_i_acl_pipeline_keep_going_average_value_out_data_out_6.clk
resetn => dspba_delay:redist8_sync_in_aunroll_x_in_i_valid_3.aclr
resetn => dspba_delay:redist2_i_first_cleanup_average_value_q_3.aclr
resetn => i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value.resetn
resetn => i_acl_push_i32_i_039_push6_average_value51:thei_acl_push_i32_i_039_push6_average_value.resetn
resetn => i_acl_pop_i32_i_039_pop6_average_value32:thei_acl_pop_i32_i_039_pop6_average_value.resetn
resetn => dspba_delay:redist0_i_unnamed_average_value56_q_3.aclr
resetn => i_acl_push_i1_notexitcond_average_value57:thei_acl_push_i1_notexitcond_average_value.resetn
resetn => i_acl_push_i4_initerations_push8_average_value26:thei_acl_push_i4_initerations_push8_average_value.resetn
resetn => i_acl_pop_i4_initerations_pop8_average_value23:thei_acl_pop_i4_initerations_pop8_average_value.resetn
resetn => i_acl_push_i1_lastiniteration_average_value30:thei_acl_push_i1_lastiniteration_average_value.resetn
resetn => i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value.resetn
resetn => i_acl_push_i4_cleanups_push9_average_value60:thei_acl_push_i4_cleanups_push9_average_value.resetn
resetn => i_acl_pop_i4_cleanups_pop9_average_value17:thei_acl_pop_i4_cleanups_pop9_average_value.resetn
resetn => i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value.resetn
resetn => i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value.resetn
resetn => i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value.resetn
resetn => dspba_delay:redist9_sync_in_aunroll_x_in_i_valid_5.aclr
resetn => dspba_delay:redist10_sync_in_aunroll_x_in_i_valid_6.aclr
resetn => dspba_delay:i_tobool_i_average_value_cmp_sign_delay.aclr
resetn => dspba_delay:redist3_i_first_cleanup_average_value_q_5.aclr
resetn => i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value.resetn
resetn => dspba_delay:redist5_i_conv_i_i26_average_value_vt_select_31_b_1.aclr
resetn => i_acl_push_i64_temp_0_0_038_push7_average_value49:thei_acl_push_i64_temp_0_0_038_push7_average_value.resetn
resetn => dspba_delay:redist7_sync_in_aunroll_x_in_c0_eni1_1_6.aclr
resetn => i_acl_pop_i64_temp_0_0_038_pop7_average_value47:thei_acl_pop_i64_temp_0_0_038_pop7_average_value.resetn
resetn => dspba_delay:redist4_i_first_cleanup_average_value_q_6.aclr
resetn => i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value.resetn
resetn => dspba_delay:redist1_i_unnamed_average_value56_q_6.aclr
resetn => dspba_delay:redist6_i_acl_pipeline_keep_going_average_value_out_data_out_6.aclr
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[0].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[1].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[2].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[3].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[4].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[5].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[6].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[7].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[8].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[9].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[10].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[11].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[12].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[13].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[14].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[15].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[16].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[17].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[18].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[19].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[20].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[21].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[22].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[23].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[24].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[25].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[26].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[27].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[28].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[29].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[30].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[31].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[32].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[33].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[34].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[35].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[36].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[37].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[38].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[39].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[40].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[41].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[42].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[43].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[44].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[45].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[46].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[47].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[48].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[49].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[50].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[51].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[52].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[53].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[54].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[55].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[56].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[57].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[58].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[59].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[60].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[61].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[62].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[63].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[64].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[65].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[66].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[67].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[68].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[69].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[70].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[71].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[72].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[73].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[74].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[75].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[76].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[77].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[78].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[79].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[80].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[81].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[82].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[83].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[84].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[85].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[86].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[87].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[88].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[89].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[90].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[91].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[92].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[93].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[94].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[95].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[96].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[97].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[98].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[99].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[100].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[101].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[102].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[103].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[104].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[105].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[106].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[107].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[108].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[109].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[110].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[111].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[112].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[113].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[114].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[115].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[116].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[117].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[118].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[119].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[120].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[121].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[122].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[123].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[124].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[125].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[126].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[127].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[128].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[129].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[130].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[131].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[132].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[133].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[134].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[135].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[136].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[137].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[138].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[139].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[140].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[141].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[142].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[143].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[144].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[145].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[146].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[147].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[148].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[149].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[150].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[151].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[152].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[153].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[154].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[155].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[156].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[157].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[158].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[159].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[160].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[161].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[162].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[163].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[164].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[165].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[166].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[167].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[168].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[169].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[170].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[171].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[172].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[173].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[174].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[175].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[176].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[177].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[178].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[179].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[180].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[181].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[182].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[183].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[184].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[185].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[186].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[187].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[188].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[189].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[190].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[191].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[192].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[193].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[194].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[195].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[196].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[197].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[198].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[199].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[200].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[201].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[202].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[203].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[204].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[205].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[206].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[207].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[208].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[209].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[210].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[211].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[212].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[213].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[214].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[215].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[216].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[217].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[218].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[219].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[220].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[221].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[222].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[223].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[224].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[225].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[226].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[227].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[228].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[229].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[230].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[231].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[232].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[233].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[234].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[235].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[236].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[237].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[238].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[239].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[240].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[241].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[242].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[243].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[244].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[245].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[246].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[247].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[248].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[249].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[250].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[251].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[252].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[253].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[254].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[255].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[256].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[257].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[258].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[259].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[260].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[261].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[262].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[263].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[264].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[265].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[266].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[267].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[268].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[269].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[270].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[271].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[272].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[273].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[274].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[275].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[276].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[277].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[278].ACLR
resetn => leftShiftStage2_uid297_i_shl_i_i_i_i_average_value_average_value45_shift_x_q[279].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:redist8_sync_in_aunroll_x_in_i_valid_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:redist2_i_first_cleanup_average_value_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value
in_i_dependence[0] => ~NO_FANOUT~
in_valid_in[0] => out_valid_out[0].DATAIN
out_buffer_out[0] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[0]
out_buffer_out[1] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[1]
out_buffer_out[2] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[2]
out_buffer_out[3] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[3]
out_buffer_out[4] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[4]
out_buffer_out[5] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[5]
out_buffer_out[6] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[6]
out_buffer_out[7] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[7]
out_buffer_out[8] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[8]
out_buffer_out[9] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[9]
out_buffer_out[10] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[10]
out_buffer_out[11] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[11]
out_buffer_out[12] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[12]
out_buffer_out[13] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[13]
out_buffer_out[14] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[14]
out_buffer_out[15] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[15]
out_buffer_out[16] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[16]
out_buffer_out[17] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[17]
out_buffer_out[18] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[18]
out_buffer_out[19] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[19]
out_buffer_out[20] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[20]
out_buffer_out[21] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[21]
out_buffer_out[22] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[22]
out_buffer_out[23] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[23]
out_buffer_out[24] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[24]
out_buffer_out[25] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[25]
out_buffer_out[26] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[26]
out_buffer_out[27] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[27]
out_buffer_out[28] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[28]
out_buffer_out[29] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[29]
out_buffer_out[30] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[30]
out_buffer_out[31] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_out[31]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_buffer_in[0] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[0]
in_buffer_in[1] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[1]
in_buffer_in[2] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[2]
in_buffer_in[3] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[3]
in_buffer_in[4] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[4]
in_buffer_in[5] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[5]
in_buffer_in[6] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[6]
in_buffer_in[7] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[7]
in_buffer_in[8] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[8]
in_buffer_in[9] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[9]
in_buffer_in[10] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[10]
in_buffer_in[11] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[11]
in_buffer_in[12] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[12]
in_buffer_in[13] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[13]
in_buffer_in[14] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[14]
in_buffer_in[15] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[15]
in_buffer_in[16] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[16]
in_buffer_in[17] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[17]
in_buffer_in[18] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[18]
in_buffer_in[19] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[19]
in_buffer_in[20] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[20]
in_buffer_in[21] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[21]
in_buffer_in[22] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[22]
in_buffer_in[23] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[23]
in_buffer_in[24] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[24]
in_buffer_in[25] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[25]
in_buffer_in[26] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[26]
in_buffer_in[27] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[27]
in_buffer_in[28] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[28]
in_buffer_in[29] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[29]
in_buffer_in[30] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[30]
in_buffer_in[31] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54.buffer_in[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_syncbuf_n_sync_buffer4_average_value53:thei_syncbuf_n_sync_buffer4_average_value|acl_dspba_buffer:thei_syncbuf_n_sync_buffer4_average_value54
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i32_i_039_push6_average_value51:thei_acl_push_i32_i_039_push6_average_value
in_data_in[0] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[7]
in_data_in[8] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[8]
in_data_in[9] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[9]
in_data_in[10] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[10]
in_data_in[11] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[11]
in_data_in[12] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[12]
in_data_in[13] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[13]
in_data_in[14] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[14]
in_data_in[15] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[15]
in_data_in[16] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[16]
in_data_in[17] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[17]
in_data_in[18] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[18]
in_data_in[19] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[19]
in_data_in[20] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[20]
in_data_in[21] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[21]
in_data_in[22] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[22]
in_data_in[23] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[23]
in_data_in[24] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[24]
in_data_in[25] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[25]
in_data_in[26] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[26]
in_data_in[27] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[27]
in_data_in[28] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[28]
in_data_in[29] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[29]
in_data_in[30] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[30]
in_data_in[31] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_in[31]
in_keep_going[0] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.dir
in_valid_in[0] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[7]
out_data_out[8] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[8]
out_data_out[9] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[9]
out_data_out[10] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[10]
out_data_out[11] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[11]
out_data_out[12] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[12]
out_data_out[13] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[13]
out_data_out[14] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[14]
out_data_out[15] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[15]
out_data_out[16] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[16]
out_data_out[17] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[17]
out_data_out[18] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[18]
out_data_out[19] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[19]
out_data_out[20] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[20]
out_data_out[21] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[21]
out_data_out[22] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[22]
out_data_out[23] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[23]
out_data_out[24] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[24]
out_data_out[25] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[25]
out_data_out[26] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[26]
out_data_out[27] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[27]
out_data_out[28] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[28]
out_data_out[29] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[29]
out_data_out[30] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[30]
out_data_out[31] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.data_out[31]
out_valid_out[0] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.valid_out
in_feedback_stall_in_6[0] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_stall_in
out_feedback_out_6[0] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[0]
out_feedback_out_6[1] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[1]
out_feedback_out_6[2] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[2]
out_feedback_out_6[3] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[3]
out_feedback_out_6[4] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[4]
out_feedback_out_6[5] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[5]
out_feedback_out_6[6] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[6]
out_feedback_out_6[7] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[7]
out_feedback_out_6[8] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[8]
out_feedback_out_6[9] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[9]
out_feedback_out_6[10] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[10]
out_feedback_out_6[11] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[11]
out_feedback_out_6[12] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[12]
out_feedback_out_6[13] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[13]
out_feedback_out_6[14] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[14]
out_feedback_out_6[15] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[15]
out_feedback_out_6[16] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[16]
out_feedback_out_6[17] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[17]
out_feedback_out_6[18] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[18]
out_feedback_out_6[19] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[19]
out_feedback_out_6[20] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[20]
out_feedback_out_6[21] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[21]
out_feedback_out_6[22] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[22]
out_feedback_out_6[23] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[23]
out_feedback_out_6[24] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[24]
out_feedback_out_6[25] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[25]
out_feedback_out_6[26] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[26]
out_feedback_out_6[27] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[27]
out_feedback_out_6[28] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[28]
out_feedback_out_6[29] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[29]
out_feedback_out_6[30] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[30]
out_feedback_out_6[31] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_out[31]
out_feedback_valid_out_6[0] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i32_i_039_push6_average_value52.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i32_i_039_push6_average_value52.stall_out
clock => acl_push:thei_acl_push_i32_i_039_push6_average_value52.clock
resetn => acl_push:thei_acl_push_i32_i_039_push6_average_value52.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i32_i_039_push6_average_value51:thei_acl_push_i32_i_039_push6_average_value|acl_push:thei_acl_push_i32_i_039_push6_average_value52
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i32_i_039_push6_average_value51:thei_acl_push_i32_i_039_push6_average_value|acl_push:thei_acl_push_i32_i_039_push6_average_value52|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_data_NO_SHIFT_REG[8].CLK
clock => r_data_NO_SHIFT_REG[9].CLK
clock => r_data_NO_SHIFT_REG[10].CLK
clock => r_data_NO_SHIFT_REG[11].CLK
clock => r_data_NO_SHIFT_REG[12].CLK
clock => r_data_NO_SHIFT_REG[13].CLK
clock => r_data_NO_SHIFT_REG[14].CLK
clock => r_data_NO_SHIFT_REG[15].CLK
clock => r_data_NO_SHIFT_REG[16].CLK
clock => r_data_NO_SHIFT_REG[17].CLK
clock => r_data_NO_SHIFT_REG[18].CLK
clock => r_data_NO_SHIFT_REG[19].CLK
clock => r_data_NO_SHIFT_REG[20].CLK
clock => r_data_NO_SHIFT_REG[21].CLK
clock => r_data_NO_SHIFT_REG[22].CLK
clock => r_data_NO_SHIFT_REG[23].CLK
clock => r_data_NO_SHIFT_REG[24].CLK
clock => r_data_NO_SHIFT_REG[25].CLK
clock => r_data_NO_SHIFT_REG[26].CLK
clock => r_data_NO_SHIFT_REG[27].CLK
clock => r_data_NO_SHIFT_REG[28].CLK
clock => r_data_NO_SHIFT_REG[29].CLK
clock => r_data_NO_SHIFT_REG[30].CLK
clock => r_data_NO_SHIFT_REG[31].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_in[28] => r_data_NO_SHIFT_REG[28].DATAIN
data_in[29] => r_data_NO_SHIFT_REG[29].DATAIN
data_in[30] => r_data_NO_SHIFT_REG[30].DATAIN
data_in[31] => r_data_NO_SHIFT_REG[31].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= r_data_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= r_data_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= r_data_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= r_data_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pop_i32_i_039_pop6_average_value32:thei_acl_pop_i32_i_039_pop6_average_value
in_data_in[0] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[7]
in_data_in[8] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[8]
in_data_in[9] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[9]
in_data_in[10] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[10]
in_data_in[11] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[11]
in_data_in[12] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[12]
in_data_in[13] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[13]
in_data_in[14] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[14]
in_data_in[15] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[15]
in_data_in[16] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[16]
in_data_in[17] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[17]
in_data_in[18] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[18]
in_data_in[19] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[19]
in_data_in[20] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[20]
in_data_in[21] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[21]
in_data_in[22] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[22]
in_data_in[23] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[23]
in_data_in[24] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[24]
in_data_in[25] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[25]
in_data_in[26] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[26]
in_data_in[27] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[27]
in_data_in[28] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[28]
in_data_in[29] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[29]
in_data_in[30] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[30]
in_data_in[31] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_in[31]
in_dir[0] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.dir
in_predicate[0] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[7]
out_data_out[8] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[8]
out_data_out[9] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[9]
out_data_out[10] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[10]
out_data_out[11] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[11]
out_data_out[12] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[12]
out_data_out[13] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[13]
out_data_out[14] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[14]
out_data_out[15] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[15]
out_data_out[16] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[16]
out_data_out[17] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[17]
out_data_out[18] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[18]
out_data_out[19] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[19]
out_data_out[20] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[20]
out_data_out[21] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[21]
out_data_out[22] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[22]
out_data_out[23] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[23]
out_data_out[24] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[24]
out_data_out[25] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[25]
out_data_out[26] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[26]
out_data_out[27] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[27]
out_data_out[28] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[28]
out_data_out[29] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[29]
out_data_out[30] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[30]
out_data_out[31] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.data_out[31]
out_valid_out[0] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.valid_out
in_feedback_in_6[0] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[0]
in_feedback_in_6[1] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[1]
in_feedback_in_6[2] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[2]
in_feedback_in_6[3] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[3]
in_feedback_in_6[4] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[4]
in_feedback_in_6[5] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[5]
in_feedback_in_6[6] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[6]
in_feedback_in_6[7] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[7]
in_feedback_in_6[8] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[8]
in_feedback_in_6[9] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[9]
in_feedback_in_6[10] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[10]
in_feedback_in_6[11] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[11]
in_feedback_in_6[12] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[12]
in_feedback_in_6[13] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[13]
in_feedback_in_6[14] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[14]
in_feedback_in_6[15] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[15]
in_feedback_in_6[16] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[16]
in_feedback_in_6[17] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[17]
in_feedback_in_6[18] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[18]
in_feedback_in_6[19] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[19]
in_feedback_in_6[20] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[20]
in_feedback_in_6[21] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[21]
in_feedback_in_6[22] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[22]
in_feedback_in_6[23] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[23]
in_feedback_in_6[24] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[24]
in_feedback_in_6[25] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[25]
in_feedback_in_6[26] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[26]
in_feedback_in_6[27] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[27]
in_feedback_in_6[28] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[28]
in_feedback_in_6[29] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[29]
in_feedback_in_6[30] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[30]
in_feedback_in_6[31] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_in[31]
in_feedback_valid_in_6[0] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_valid_in
out_feedback_stall_out_6[0] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.stall_out
clock => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.clock
resetn => acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pop_i32_i_039_pop6_average_value32:thei_acl_pop_i32_i_039_pop6_average_value|acl_pop:thei_acl_pop_i32_i_039_pop6_average_value33
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:redist0_i_unnamed_average_value56_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i1_notexitcond_average_value57:thei_acl_push_i1_notexitcond_average_value
in_data_in[0] => acl_push:thei_acl_push_i1_notexitcond_average_value58.data_in[0]
in_first_cleanup[0] => acl_push:thei_acl_push_i1_notexitcond_average_value58.dir
in_valid_in[0] => acl_push:thei_acl_push_i1_notexitcond_average_value58.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.data_out[0]
out_valid_out[0] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.valid_out
in_feedback_stall_in_3[0] => acl_push:thei_acl_push_i1_notexitcond_average_value58.feedback_stall_in
out_feedback_out_3[0] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.feedback_out[0]
out_feedback_out_3[1] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.feedback_out[1]
out_feedback_out_3[2] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.feedback_out[2]
out_feedback_out_3[3] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.feedback_out[3]
out_feedback_out_3[4] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.feedback_out[4]
out_feedback_out_3[5] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.feedback_out[5]
out_feedback_out_3[6] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.feedback_out[6]
out_feedback_out_3[7] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.feedback_out[7]
out_feedback_valid_out_3[0] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i1_notexitcond_average_value58.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i1_notexitcond_average_value58.stall_out
clock => acl_push:thei_acl_push_i1_notexitcond_average_value58.clock
resetn => acl_push:thei_acl_push_i1_notexitcond_average_value58.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i1_notexitcond_average_value57:thei_acl_push_i1_notexitcond_average_value|acl_push:thei_acl_push_i1_notexitcond_average_value58
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i1_notexitcond_average_value57:thei_acl_push_i1_notexitcond_average_value|acl_push:thei_acl_push_i1_notexitcond_average_value58|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_in[1] => fifo_data_in[1].IN1
data_in[2] => fifo_data_in[2].IN1
data_in[3] => fifo_data_in[3].IN1
data_in[4] => fifo_data_in[4].IN1
data_in[5] => fifo_data_in[5].IN1
data_in[6] => fifo_data_in[6].IN1
data_in[7] => fifo_data_in[7].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i1_notexitcond_average_value57:thei_acl_push_i1_notexitcond_average_value|acl_push:thei_acl_push_i1_notexitcond_average_value58|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
data_out[1] <= acl_ll_fifo:fifo.data_out
data_out[2] <= acl_ll_fifo:fifo.data_out
data_out[3] <= acl_ll_fifo:fifo.data_out
data_out[4] <= acl_ll_fifo:fifo.data_out
data_out[5] <= acl_ll_fifo:fifo.data_out
data_out[6] <= acl_ll_fifo:fifo.data_out
data_out[7] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i1_notexitcond_average_value57:thei_acl_push_i1_notexitcond_average_value|acl_push:thei_acl_push_i1_notexitcond_average_value58|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => wptr_copy[0].CLK
clk => wptr_copy[1].CLK
clk => wptr_copy[2].CLK
clk => wptr_copy[3].CLK
clk => wptr[0].CLK
clk => wptr[1].CLK
clk => wptr[2].CLK
clk => wptr[3].CLK
clk => data[2][0].CLK
clk => data[2][1].CLK
clk => data[2][2].CLK
clk => data[2][3].CLK
clk => data[2][4].CLK
clk => data[2][5].CLK
clk => data[2][6].CLK
clk => data[2][7].CLK
clk => data[1][0].CLK
clk => data[1][1].CLK
clk => data[1][2].CLK
clk => data[1][3].CLK
clk => data[1][4].CLK
clk => data[1][5].CLK
clk => data[1][6].CLK
clk => data[1][7].CLK
clk => data[0][0].CLK
clk => data[0][1].CLK
clk => data[0][2].CLK
clk => data[0][3].CLK
clk => data[0][4].CLK
clk => data[0][5].CLK
clk => data[0][6].CLK
clk => data[0][7].CLK
reset => wptr_copy[0].PRESET
reset => wptr_copy[1].ACLR
reset => wptr_copy[2].ACLR
reset => wptr_copy[3].ACLR
reset => wptr[0].PRESET
reset => wptr[1].ACLR
reset => wptr[2].ACLR
reset => wptr[3].ACLR
reset => data[2][0].ACLR
reset => data[2][1].ACLR
reset => data[2][2].ACLR
reset => data[2][3].ACLR
reset => data[2][4].ACLR
reset => data[2][5].ACLR
reset => data[2][6].ACLR
reset => data[2][7].ACLR
reset => data[1][0].ACLR
reset => data[1][1].ACLR
reset => data[1][2].ACLR
reset => data[1][3].ACLR
reset => data[1][4].ACLR
reset => data[1][5].ACLR
reset => data[1][6].ACLR
reset => data[1][7].ACLR
reset => data[0][0].ACLR
reset => data[0][1].ACLR
reset => data[0][2].ACLR
reset => data[0][3].ACLR
reset => data[0][4].ACLR
reset => data[0][5].ACLR
reset => data[0][6].ACLR
reset => data[0][7].ACLR
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data[2][0].DATAIN
data_in[1] => data.DATAB
data_in[1] => data.DATAB
data_in[1] => data[2][1].DATAIN
data_in[2] => data.DATAB
data_in[2] => data.DATAB
data_in[2] => data[2][2].DATAIN
data_in[3] => data.DATAB
data_in[3] => data.DATAB
data_in[3] => data[2][3].DATAIN
data_in[4] => data.DATAB
data_in[4] => data.DATAB
data_in[4] => data[2][4].DATAIN
data_in[5] => data.DATAB
data_in[5] => data.DATAB
data_in[5] => data[2][5].DATAIN
data_in[6] => data.DATAB
data_in[6] => data.DATAB
data_in[6] => data[2][6].DATAIN
data_in[7] => data.DATAB
data_in[7] => data.DATAB
data_in[7] => data[2][7].DATAIN
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i1_notexitcond_average_value57:thei_acl_push_i1_notexitcond_average_value|acl_push:thei_acl_push_i1_notexitcond_average_value58|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => r_data[0].CLK
clk => r_data[1].CLK
clk => r_data[2].CLK
clk => r_data[3].CLK
clk => r_data[4].CLK
clk => r_data[5].CLK
clk => r_data[6].CLK
clk => r_data[7].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i4_initerations_push8_average_value26:thei_acl_push_i4_initerations_push8_average_value
in_data_in[0] => acl_push:thei_acl_push_i4_initerations_push8_average_value27.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i4_initerations_push8_average_value27.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i4_initerations_push8_average_value27.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i4_initerations_push8_average_value27.data_in[3]
in_keep_going[0] => acl_push:thei_acl_push_i4_initerations_push8_average_value27.dir
in_valid_in[0] => acl_push:thei_acl_push_i4_initerations_push8_average_value27.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.data_out[3]
out_valid_out[0] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.valid_out
in_feedback_stall_in_8[0] => acl_push:thei_acl_push_i4_initerations_push8_average_value27.feedback_stall_in
out_feedback_out_8[0] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.feedback_out[0]
out_feedback_out_8[1] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.feedback_out[1]
out_feedback_out_8[2] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.feedback_out[2]
out_feedback_out_8[3] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.feedback_out[3]
out_feedback_out_8[4] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.feedback_out[4]
out_feedback_out_8[5] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.feedback_out[5]
out_feedback_out_8[6] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.feedback_out[6]
out_feedback_out_8[7] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.feedback_out[7]
out_feedback_valid_out_8[0] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i4_initerations_push8_average_value27.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i4_initerations_push8_average_value27.stall_out
clock => acl_push:thei_acl_push_i4_initerations_push8_average_value27.clock
resetn => acl_push:thei_acl_push_i4_initerations_push8_average_value27.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i4_initerations_push8_average_value26:thei_acl_push_i4_initerations_push8_average_value|acl_push:thei_acl_push_i4_initerations_push8_average_value27
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i4_initerations_push8_average_value26:thei_acl_push_i4_initerations_push8_average_value|acl_push:thei_acl_push_i4_initerations_push8_average_value27|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pop_i4_initerations_pop8_average_value23:thei_acl_pop_i4_initerations_pop8_average_value
in_data_in[0] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.data_in[3]
in_dir[0] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.dir
in_predicate[0] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.data_out[3]
out_valid_out[0] <= acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.valid_out
in_feedback_in_8[0] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.feedback_in[0]
in_feedback_in_8[1] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.feedback_in[1]
in_feedback_in_8[2] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.feedback_in[2]
in_feedback_in_8[3] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.feedback_in[3]
in_feedback_in_8[4] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.feedback_in[4]
in_feedback_in_8[5] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.feedback_in[5]
in_feedback_in_8[6] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.feedback_in[6]
in_feedback_in_8[7] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.feedback_in[7]
in_feedback_valid_in_8[0] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.feedback_valid_in
out_feedback_stall_out_8[0] <= acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.stall_out
clock => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.clock
resetn => acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pop_i4_initerations_pop8_average_value23:thei_acl_pop_i4_initerations_pop8_average_value|acl_pop:thei_acl_pop_i4_initerations_pop8_average_value24
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i1_lastiniteration_average_value30:thei_acl_push_i1_lastiniteration_average_value
in_data_in[0] => acl_push:thei_acl_push_i1_lastiniteration_average_value31.data_in[0]
in_keep_going[0] => acl_push:thei_acl_push_i1_lastiniteration_average_value31.dir
in_valid_in[0] => acl_push:thei_acl_push_i1_lastiniteration_average_value31.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.data_out[0]
out_valid_out[0] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.valid_out
in_feedback_stall_in_2[0] => acl_push:thei_acl_push_i1_lastiniteration_average_value31.feedback_stall_in
out_feedback_out_2[0] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.feedback_out[0]
out_feedback_out_2[1] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.feedback_out[1]
out_feedback_out_2[2] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.feedback_out[2]
out_feedback_out_2[3] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.feedback_out[3]
out_feedback_out_2[4] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.feedback_out[4]
out_feedback_out_2[5] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.feedback_out[5]
out_feedback_out_2[6] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.feedback_out[6]
out_feedback_out_2[7] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.feedback_out[7]
out_feedback_valid_out_2[0] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i1_lastiniteration_average_value31.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i1_lastiniteration_average_value31.stall_out
clock => acl_push:thei_acl_push_i1_lastiniteration_average_value31.clock
resetn => acl_push:thei_acl_push_i1_lastiniteration_average_value31.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i1_lastiniteration_average_value30:thei_acl_push_i1_lastiniteration_average_value|acl_push:thei_acl_push_i1_lastiniteration_average_value31
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i1_lastiniteration_average_value30:thei_acl_push_i1_lastiniteration_average_value|acl_push:thei_acl_push_i1_lastiniteration_average_value31|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value
out_exiting_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_average_value22.exiting_valid_out
in_data_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_average_value22.data_in
in_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_average_value22.valid_in
out_data_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_average_value22.data_out
out_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_average_value22.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_average_value22.stall_in
out_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_average_value22.stall_out
in_initeration_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_average_value22.initeration_in
in_initeration_in[1] => ~NO_FANOUT~
in_initeration_in[2] => ~NO_FANOUT~
in_initeration_in[3] => ~NO_FANOUT~
in_initeration_in[4] => ~NO_FANOUT~
in_initeration_in[5] => ~NO_FANOUT~
in_initeration_in[6] => ~NO_FANOUT~
in_initeration_in[7] => ~NO_FANOUT~
in_initeration_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_average_value22.initeration_valid_in
in_not_exitcond_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_average_value22.not_exitcond_in
in_not_exitcond_in[1] => ~NO_FANOUT~
in_not_exitcond_in[2] => ~NO_FANOUT~
in_not_exitcond_in[3] => ~NO_FANOUT~
in_not_exitcond_in[4] => ~NO_FANOUT~
in_not_exitcond_in[5] => ~NO_FANOUT~
in_not_exitcond_in[6] => ~NO_FANOUT~
in_not_exitcond_in[7] => ~NO_FANOUT~
in_not_exitcond_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_average_value22.not_exitcond_valid_in
in_pipeline_stall_in[0] => acl_pipeline:thei_acl_pipeline_keep_going_average_value22.pipeline_stall_in
in_pipeline_stall_in[0] => acl_dspba_buffer:thepassthru.buffer_in
out_initeration_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_average_value22.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_average_value22.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going_average_value22.pipeline_valid_out
clock => acl_pipeline:thei_acl_pipeline_keep_going_average_value22.clock
resetn => acl_pipeline:thei_acl_pipeline_keep_going_average_value22.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value|acl_pipeline:thei_acl_pipeline_keep_going_average_value22
clock => clock.IN3
resetn => resetn.IN3
data_in => data_in.IN1
valid_out <= acl_push:push.valid_out
stall_in => stall_in.IN1
stall_out <= acl_pop:pop1.stall_out
valid_in => valid_in.IN1
data_out <= acl_push:push.data_out
initeration_in => initeration_in.IN1
initeration_stall_out <= acl_pop:pop1.feedback_stall_out
initeration_valid_in => initeration_valid_in.IN1
not_exitcond_in => _.IN1
not_exitcond_stall_out <= acl_pop:pop2.feedback_stall_out
not_exitcond_valid_in => not_exitcond_valid_in.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => p_stall_in.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value|acl_pipeline:thei_acl_pipeline_keep_going_average_value22|acl_pop:pop1
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value|acl_pipeline:thei_acl_pipeline_keep_going_average_value22|acl_pop:pop2
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value|acl_pipeline:thei_acl_pipeline_keep_going_average_value22|acl_push:push
clock => clock.IN1
resetn => consumed_upstream.ACLR
resetn => consumed_downstream.ACLR
resetn => _.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value|acl_pipeline:thei_acl_pipeline_keep_going_average_value22|acl_push:push|acl_staging_reg:staging_reg
clk => r_data[0].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pipeline_keep_going_average_value21:thei_acl_pipeline_keep_going_average_value|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i4_cleanups_push9_average_value60:thei_acl_push_i4_cleanups_push9_average_value
in_data_in[0] => acl_push:thei_acl_push_i4_cleanups_push9_average_value61.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i4_cleanups_push9_average_value61.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i4_cleanups_push9_average_value61.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i4_cleanups_push9_average_value61.data_in[3]
in_keep_going[0] => acl_push:thei_acl_push_i4_cleanups_push9_average_value61.dir
in_valid_in[0] => acl_push:thei_acl_push_i4_cleanups_push9_average_value61.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.data_out[3]
out_valid_out[0] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.valid_out
in_feedback_stall_in_9[0] => acl_push:thei_acl_push_i4_cleanups_push9_average_value61.feedback_stall_in
out_feedback_out_9[0] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.feedback_out[0]
out_feedback_out_9[1] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.feedback_out[1]
out_feedback_out_9[2] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.feedback_out[2]
out_feedback_out_9[3] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.feedback_out[3]
out_feedback_out_9[4] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.feedback_out[4]
out_feedback_out_9[5] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.feedback_out[5]
out_feedback_out_9[6] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.feedback_out[6]
out_feedback_out_9[7] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.feedback_out[7]
out_feedback_valid_out_9[0] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i4_cleanups_push9_average_value61.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i4_cleanups_push9_average_value61.stall_out
clock => acl_push:thei_acl_push_i4_cleanups_push9_average_value61.clock
resetn => acl_push:thei_acl_push_i4_cleanups_push9_average_value61.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i4_cleanups_push9_average_value60:thei_acl_push_i4_cleanups_push9_average_value|acl_push:thei_acl_push_i4_cleanups_push9_average_value61
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i4_cleanups_push9_average_value60:thei_acl_push_i4_cleanups_push9_average_value|acl_push:thei_acl_push_i4_cleanups_push9_average_value61|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pop_i4_cleanups_pop9_average_value17:thei_acl_pop_i4_cleanups_pop9_average_value
in_data_in[0] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.data_in[3]
in_dir[0] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.dir
in_predicate[0] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.data_out[3]
out_valid_out[0] <= acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.valid_out
in_feedback_in_9[0] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.feedback_in[0]
in_feedback_in_9[1] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.feedback_in[1]
in_feedback_in_9[2] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.feedback_in[2]
in_feedback_in_9[3] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.feedback_in[3]
in_feedback_in_9[4] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.feedback_in[4]
in_feedback_in_9[5] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.feedback_in[5]
in_feedback_in_9[6] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.feedback_in[6]
in_feedback_in_9[7] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.feedback_in[7]
in_feedback_valid_in_9[0] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.feedback_valid_in
out_feedback_stall_out_9[0] <= acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.stall_out
clock => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.clock
resetn => acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pop_i4_cleanups_pop9_average_value17:thei_acl_pop_i4_cleanups_pop9_average_value|acl_pop:thei_acl_pop_i4_cleanups_pop9_average_value18
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value
in_i_dependence[0] => ~NO_FANOUT~
in_valid_in[0] => out_valid_out[0].DATAIN
out_buffer_out[0] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[0]
out_buffer_out[1] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[1]
out_buffer_out[2] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[2]
out_buffer_out[3] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[3]
out_buffer_out[4] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[4]
out_buffer_out[5] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[5]
out_buffer_out[6] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[6]
out_buffer_out[7] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[7]
out_buffer_out[8] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[8]
out_buffer_out[9] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[9]
out_buffer_out[10] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[10]
out_buffer_out[11] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[11]
out_buffer_out[12] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[12]
out_buffer_out[13] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[13]
out_buffer_out[14] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[14]
out_buffer_out[15] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[15]
out_buffer_out[16] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[16]
out_buffer_out[17] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[17]
out_buffer_out[18] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[18]
out_buffer_out[19] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[19]
out_buffer_out[20] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[20]
out_buffer_out[21] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[21]
out_buffer_out[22] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[22]
out_buffer_out[23] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[23]
out_buffer_out[24] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[24]
out_buffer_out[25] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[25]
out_buffer_out[26] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[26]
out_buffer_out[27] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[27]
out_buffer_out[28] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[28]
out_buffer_out[29] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[29]
out_buffer_out[30] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[30]
out_buffer_out[31] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_out[31]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_buffer_in[0] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[0]
in_buffer_in[1] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[1]
in_buffer_in[2] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[2]
in_buffer_in[3] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[3]
in_buffer_in[4] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[4]
in_buffer_in[5] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[5]
in_buffer_in[6] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[6]
in_buffer_in[7] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[7]
in_buffer_in[8] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[8]
in_buffer_in[9] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[9]
in_buffer_in[10] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[10]
in_buffer_in[11] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[11]
in_buffer_in[12] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[12]
in_buffer_in[13] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[13]
in_buffer_in[14] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[14]
in_buffer_in[15] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[15]
in_buffer_in[16] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[16]
in_buffer_in[17] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[17]
in_buffer_in[18] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[18]
in_buffer_in[19] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[19]
in_buffer_in[20] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[20]
in_buffer_in[21] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[21]
in_buffer_in[22] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[22]
in_buffer_in[23] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[23]
in_buffer_in[24] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[24]
in_buffer_in[25] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[25]
in_buffer_in[26] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[26]
in_buffer_in[27] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[27]
in_buffer_in[28] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[28]
in_buffer_in[29] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[29]
in_buffer_in[30] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[30]
in_buffer_in[31] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38.buffer_in[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_syncbuf_n_sync_buffer_average_value37:thei_syncbuf_n_sync_buffer_average_value|acl_dspba_buffer:thei_syncbuf_n_sync_buffer_average_value38
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value
in_i_dependence[0] => ~NO_FANOUT~
in_valid_in[0] => out_valid_out[0].DATAIN
out_buffer_out[0] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[0]
out_buffer_out[1] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[1]
out_buffer_out[2] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[2]
out_buffer_out[3] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[3]
out_buffer_out[4] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[4]
out_buffer_out[5] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[5]
out_buffer_out[6] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[6]
out_buffer_out[7] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[7]
out_buffer_out[8] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[8]
out_buffer_out[9] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[9]
out_buffer_out[10] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[10]
out_buffer_out[11] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[11]
out_buffer_out[12] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[12]
out_buffer_out[13] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[13]
out_buffer_out[14] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[14]
out_buffer_out[15] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[15]
out_buffer_out[16] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[16]
out_buffer_out[17] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[17]
out_buffer_out[18] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[18]
out_buffer_out[19] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[19]
out_buffer_out[20] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[20]
out_buffer_out[21] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[21]
out_buffer_out[22] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[22]
out_buffer_out[23] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[23]
out_buffer_out[24] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[24]
out_buffer_out[25] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[25]
out_buffer_out[26] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[26]
out_buffer_out[27] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[27]
out_buffer_out[28] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[28]
out_buffer_out[29] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[29]
out_buffer_out[30] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[30]
out_buffer_out[31] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[31]
out_buffer_out[32] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[32]
out_buffer_out[33] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[33]
out_buffer_out[34] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[34]
out_buffer_out[35] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[35]
out_buffer_out[36] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[36]
out_buffer_out[37] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[37]
out_buffer_out[38] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[38]
out_buffer_out[39] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[39]
out_buffer_out[40] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[40]
out_buffer_out[41] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[41]
out_buffer_out[42] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[42]
out_buffer_out[43] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[43]
out_buffer_out[44] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[44]
out_buffer_out[45] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[45]
out_buffer_out[46] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[46]
out_buffer_out[47] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[47]
out_buffer_out[48] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[48]
out_buffer_out[49] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[49]
out_buffer_out[50] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[50]
out_buffer_out[51] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[51]
out_buffer_out[52] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[52]
out_buffer_out[53] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[53]
out_buffer_out[54] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[54]
out_buffer_out[55] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[55]
out_buffer_out[56] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[56]
out_buffer_out[57] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[57]
out_buffer_out[58] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[58]
out_buffer_out[59] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[59]
out_buffer_out[60] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[60]
out_buffer_out[61] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[61]
out_buffer_out[62] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[62]
out_buffer_out[63] <= acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_out[63]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_buffer_in[0] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[0]
in_buffer_in[1] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[1]
in_buffer_in[2] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[2]
in_buffer_in[3] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[3]
in_buffer_in[4] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[4]
in_buffer_in[5] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[5]
in_buffer_in[6] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[6]
in_buffer_in[7] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[7]
in_buffer_in[8] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[8]
in_buffer_in[9] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[9]
in_buffer_in[10] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[10]
in_buffer_in[11] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[11]
in_buffer_in[12] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[12]
in_buffer_in[13] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[13]
in_buffer_in[14] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[14]
in_buffer_in[15] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[15]
in_buffer_in[16] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[16]
in_buffer_in[17] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[17]
in_buffer_in[18] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[18]
in_buffer_in[19] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[19]
in_buffer_in[20] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[20]
in_buffer_in[21] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[21]
in_buffer_in[22] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[22]
in_buffer_in[23] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[23]
in_buffer_in[24] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[24]
in_buffer_in[25] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[25]
in_buffer_in[26] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[26]
in_buffer_in[27] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[27]
in_buffer_in[28] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[28]
in_buffer_in[29] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[29]
in_buffer_in[30] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[30]
in_buffer_in[31] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[31]
in_buffer_in[32] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[32]
in_buffer_in[33] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[33]
in_buffer_in[34] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[34]
in_buffer_in[35] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[35]
in_buffer_in[36] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[36]
in_buffer_in[37] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[37]
in_buffer_in[38] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[38]
in_buffer_in[39] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[39]
in_buffer_in[40] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[40]
in_buffer_in[41] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[41]
in_buffer_in[42] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[42]
in_buffer_in[43] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[43]
in_buffer_in[44] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[44]
in_buffer_in[45] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[45]
in_buffer_in[46] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[46]
in_buffer_in[47] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[47]
in_buffer_in[48] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[48]
in_buffer_in[49] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[49]
in_buffer_in[50] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[50]
in_buffer_in[51] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[51]
in_buffer_in[52] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[52]
in_buffer_in[53] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[53]
in_buffer_in[54] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[54]
in_buffer_in[55] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[55]
in_buffer_in[56] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[56]
in_buffer_in[57] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[57]
in_buffer_in[58] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[58]
in_buffer_in[59] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[59]
in_buffer_in[60] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[60]
in_buffer_in[61] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[61]
in_buffer_in[62] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[62]
in_buffer_in[63] => acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35.buffer_in[63]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_syncbuf_a_sync_buffer_average_value34:thei_syncbuf_a_sync_buffer_average_value|acl_dspba_buffer:thei_syncbuf_a_sync_buffer_average_value35
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_in[32] => buffer_out[32].DATAIN
buffer_in[33] => buffer_out[33].DATAIN
buffer_in[34] => buffer_out[34].DATAIN
buffer_in[35] => buffer_out[35].DATAIN
buffer_in[36] => buffer_out[36].DATAIN
buffer_in[37] => buffer_out[37].DATAIN
buffer_in[38] => buffer_out[38].DATAIN
buffer_in[39] => buffer_out[39].DATAIN
buffer_in[40] => buffer_out[40].DATAIN
buffer_in[41] => buffer_out[41].DATAIN
buffer_in[42] => buffer_out[42].DATAIN
buffer_in[43] => buffer_out[43].DATAIN
buffer_in[44] => buffer_out[44].DATAIN
buffer_in[45] => buffer_out[45].DATAIN
buffer_in[46] => buffer_out[46].DATAIN
buffer_in[47] => buffer_out[47].DATAIN
buffer_in[48] => buffer_out[48].DATAIN
buffer_in[49] => buffer_out[49].DATAIN
buffer_in[50] => buffer_out[50].DATAIN
buffer_in[51] => buffer_out[51].DATAIN
buffer_in[52] => buffer_out[52].DATAIN
buffer_in[53] => buffer_out[53].DATAIN
buffer_in[54] => buffer_out[54].DATAIN
buffer_in[55] => buffer_out[55].DATAIN
buffer_in[56] => buffer_out[56].DATAIN
buffer_in[57] => buffer_out[57].DATAIN
buffer_in[58] => buffer_out[58].DATAIN
buffer_in[59] => buffer_out[59].DATAIN
buffer_in[60] => buffer_out[60].DATAIN
buffer_in[61] => buffer_out[61].DATAIN
buffer_in[62] => buffer_out[62].DATAIN
buffer_in[63] => buffer_out[63].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[32] <= buffer_in[32].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[33] <= buffer_in[33].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[34] <= buffer_in[34].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[35] <= buffer_in[35].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[36] <= buffer_in[36].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[37] <= buffer_in[37].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[38] <= buffer_in[38].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[39] <= buffer_in[39].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[40] <= buffer_in[40].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[41] <= buffer_in[41].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[42] <= buffer_in[42].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[43] <= buffer_in[43].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[44] <= buffer_in[44].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[45] <= buffer_in[45].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[46] <= buffer_in[46].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[47] <= buffer_in[47].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[48] <= buffer_in[48].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[49] <= buffer_in[49].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[50] <= buffer_in[50].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[51] <= buffer_in[51].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[52] <= buffer_in[52].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[53] <= buffer_in[53].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[54] <= buffer_in[54].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[55] <= buffer_in[55].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[56] <= buffer_in[56].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[57] <= buffer_in[57].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[58] <= buffer_in[58].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[59] <= buffer_in[59].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[60] <= buffer_in[60].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[61] <= buffer_in[61].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[62] <= buffer_in[62].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[63] <= buffer_in[63].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value
in_i_address[0] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[0]
in_i_address[1] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[1]
in_i_address[2] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[2]
in_i_address[3] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[3]
in_i_address[4] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[4]
in_i_address[5] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[5]
in_i_address[6] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[6]
in_i_address[7] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[7]
in_i_address[8] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[8]
in_i_address[9] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[9]
in_i_address[10] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[10]
in_i_address[11] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[11]
in_i_address[12] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[12]
in_i_address[13] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[13]
in_i_address[14] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[14]
in_i_address[15] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[15]
in_i_address[16] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[16]
in_i_address[17] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[17]
in_i_address[18] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[18]
in_i_address[19] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[19]
in_i_address[20] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[20]
in_i_address[21] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[21]
in_i_address[22] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[22]
in_i_address[23] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[23]
in_i_address[24] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[24]
in_i_address[25] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[25]
in_i_address[26] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[26]
in_i_address[27] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[27]
in_i_address[28] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[28]
in_i_address[29] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[29]
in_i_address[30] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[30]
in_i_address[31] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_address[31]
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_predicate[0] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_predicate
in_i_valid[0] => lsu_top:thei_load_unnamed_average_value2_average_value41.i_valid
out_o_readdata[0] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[1] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[2] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[3] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[4] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[5] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[6] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[7] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[8] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[9] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[10] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[11] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[12] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[13] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[14] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[15] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[16] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[17] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[18] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[19] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[20] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[21] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[22] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[23] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[24] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[25] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[26] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[27] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[28] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[29] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[30] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_o_readdata[31] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_valid_reg_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_unnamed_average_value2_avm_readdata[0] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[0]
in_unnamed_average_value2_avm_readdata[1] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[1]
in_unnamed_average_value2_avm_readdata[2] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[2]
in_unnamed_average_value2_avm_readdata[3] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[3]
in_unnamed_average_value2_avm_readdata[4] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[4]
in_unnamed_average_value2_avm_readdata[5] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[5]
in_unnamed_average_value2_avm_readdata[6] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[6]
in_unnamed_average_value2_avm_readdata[7] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[7]
in_unnamed_average_value2_avm_readdata[8] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[8]
in_unnamed_average_value2_avm_readdata[9] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[9]
in_unnamed_average_value2_avm_readdata[10] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[10]
in_unnamed_average_value2_avm_readdata[11] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[11]
in_unnamed_average_value2_avm_readdata[12] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[12]
in_unnamed_average_value2_avm_readdata[13] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[13]
in_unnamed_average_value2_avm_readdata[14] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[14]
in_unnamed_average_value2_avm_readdata[15] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[15]
in_unnamed_average_value2_avm_readdata[16] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[16]
in_unnamed_average_value2_avm_readdata[17] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[17]
in_unnamed_average_value2_avm_readdata[18] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[18]
in_unnamed_average_value2_avm_readdata[19] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[19]
in_unnamed_average_value2_avm_readdata[20] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[20]
in_unnamed_average_value2_avm_readdata[21] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[21]
in_unnamed_average_value2_avm_readdata[22] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[22]
in_unnamed_average_value2_avm_readdata[23] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[23]
in_unnamed_average_value2_avm_readdata[24] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[24]
in_unnamed_average_value2_avm_readdata[25] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[25]
in_unnamed_average_value2_avm_readdata[26] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[26]
in_unnamed_average_value2_avm_readdata[27] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[27]
in_unnamed_average_value2_avm_readdata[28] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[28]
in_unnamed_average_value2_avm_readdata[29] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[29]
in_unnamed_average_value2_avm_readdata[30] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[30]
in_unnamed_average_value2_avm_readdata[31] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdata[31]
in_unnamed_average_value2_avm_writeack[0] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writeack
in_unnamed_average_value2_avm_waitrequest[0] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_waitrequest
in_unnamed_average_value2_avm_readdatavalid[0] => lsu_top:thei_load_unnamed_average_value2_average_value41.avm_readdatavalid
out_unnamed_average_value2_avm_address[0] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[0]
out_unnamed_average_value2_avm_address[1] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[1]
out_unnamed_average_value2_avm_address[2] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[2]
out_unnamed_average_value2_avm_address[3] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[3]
out_unnamed_average_value2_avm_address[4] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[4]
out_unnamed_average_value2_avm_address[5] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[5]
out_unnamed_average_value2_avm_address[6] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[6]
out_unnamed_average_value2_avm_address[7] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[7]
out_unnamed_average_value2_avm_address[8] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[8]
out_unnamed_average_value2_avm_address[9] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[9]
out_unnamed_average_value2_avm_address[10] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[10]
out_unnamed_average_value2_avm_address[11] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[11]
out_unnamed_average_value2_avm_address[12] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[12]
out_unnamed_average_value2_avm_address[13] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[13]
out_unnamed_average_value2_avm_address[14] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[14]
out_unnamed_average_value2_avm_address[15] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[15]
out_unnamed_average_value2_avm_address[16] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[16]
out_unnamed_average_value2_avm_address[17] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[17]
out_unnamed_average_value2_avm_address[18] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[18]
out_unnamed_average_value2_avm_address[19] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[19]
out_unnamed_average_value2_avm_address[20] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[20]
out_unnamed_average_value2_avm_address[21] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[21]
out_unnamed_average_value2_avm_address[22] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[22]
out_unnamed_average_value2_avm_address[23] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[23]
out_unnamed_average_value2_avm_address[24] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[24]
out_unnamed_average_value2_avm_address[25] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[25]
out_unnamed_average_value2_avm_address[26] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[26]
out_unnamed_average_value2_avm_address[27] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[27]
out_unnamed_average_value2_avm_address[28] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[28]
out_unnamed_average_value2_avm_address[29] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[29]
out_unnamed_average_value2_avm_address[30] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[30]
out_unnamed_average_value2_avm_address[31] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_address[31]
out_unnamed_average_value2_avm_enable[0] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_enable
out_unnamed_average_value2_avm_read[0] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_read
out_unnamed_average_value2_avm_write[0] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_write
out_unnamed_average_value2_avm_writedata[0] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[0]
out_unnamed_average_value2_avm_writedata[1] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[1]
out_unnamed_average_value2_avm_writedata[2] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[2]
out_unnamed_average_value2_avm_writedata[3] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[3]
out_unnamed_average_value2_avm_writedata[4] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[4]
out_unnamed_average_value2_avm_writedata[5] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[5]
out_unnamed_average_value2_avm_writedata[6] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[6]
out_unnamed_average_value2_avm_writedata[7] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[7]
out_unnamed_average_value2_avm_writedata[8] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[8]
out_unnamed_average_value2_avm_writedata[9] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[9]
out_unnamed_average_value2_avm_writedata[10] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[10]
out_unnamed_average_value2_avm_writedata[11] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[11]
out_unnamed_average_value2_avm_writedata[12] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[12]
out_unnamed_average_value2_avm_writedata[13] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[13]
out_unnamed_average_value2_avm_writedata[14] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[14]
out_unnamed_average_value2_avm_writedata[15] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[15]
out_unnamed_average_value2_avm_writedata[16] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[16]
out_unnamed_average_value2_avm_writedata[17] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[17]
out_unnamed_average_value2_avm_writedata[18] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[18]
out_unnamed_average_value2_avm_writedata[19] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[19]
out_unnamed_average_value2_avm_writedata[20] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[20]
out_unnamed_average_value2_avm_writedata[21] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[21]
out_unnamed_average_value2_avm_writedata[22] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[22]
out_unnamed_average_value2_avm_writedata[23] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[23]
out_unnamed_average_value2_avm_writedata[24] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[24]
out_unnamed_average_value2_avm_writedata[25] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[25]
out_unnamed_average_value2_avm_writedata[26] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[26]
out_unnamed_average_value2_avm_writedata[27] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[27]
out_unnamed_average_value2_avm_writedata[28] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[28]
out_unnamed_average_value2_avm_writedata[29] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[29]
out_unnamed_average_value2_avm_writedata[30] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[30]
out_unnamed_average_value2_avm_writedata[31] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_writedata[31]
out_unnamed_average_value2_avm_byteenable[0] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_byteenable[0]
out_unnamed_average_value2_avm_byteenable[1] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_byteenable[1]
out_unnamed_average_value2_avm_byteenable[2] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_byteenable[2]
out_unnamed_average_value2_avm_byteenable[3] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_byteenable[3]
out_unnamed_average_value2_avm_burstcount[0] <= lsu_top:thei_load_unnamed_average_value2_average_value41.avm_burstcount
in_flush[0] => lsu_top:thei_load_unnamed_average_value2_average_value41.flush
in_i_stall[0] => ~NO_FANOUT~
out_o_stall[0] <= lsu_top:thei_load_unnamed_average_value2_average_value41.o_stall
clock => lsu_top:thei_load_unnamed_average_value2_average_value41.clock
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[0].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[1].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[2].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[3].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[4].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[5].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[6].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[7].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[8].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[9].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[10].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[11].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[12].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[13].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[14].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[15].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[16].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[17].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[18].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[19].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[20].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[21].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[22].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[23].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[24].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[25].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[26].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[27].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[28].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[29].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[30].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[31].CLK
clock => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_valid_reg_x_q[0].CLK
resetn => lsu_top:thei_load_unnamed_average_value2_average_value41.resetn
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[0].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[1].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[2].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[3].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[4].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[5].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[6].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[7].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[8].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[9].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[10].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[11].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[12].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[13].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[14].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[15].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[16].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[17].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[18].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[19].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[20].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[21].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[22].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[23].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[24].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[25].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[26].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[27].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[28].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[29].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[30].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_data_reg_x_q[31].ACLR
resetn => readdata_reg_unnamed_average_value2_average_value0_readdata_reg_unnamed_average_value2_average_value0_valid_reg_x_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value|lsu_top:thei_load_unnamed_average_value2_average_value41
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => lsu_i_valid.IN0
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => ~NO_FANOUT~
i_writedata[1] => ~NO_FANOUT~
i_writedata[2] => ~NO_FANOUT~
i_writedata[3] => ~NO_FANOUT~
i_writedata[4] => ~NO_FANOUT~
i_writedata[5] => ~NO_FANOUT~
i_writedata[6] => ~NO_FANOUT~
i_writedata[7] => ~NO_FANOUT~
i_writedata[8] => ~NO_FANOUT~
i_writedata[9] => ~NO_FANOUT~
i_writedata[10] => ~NO_FANOUT~
i_writedata[11] => ~NO_FANOUT~
i_writedata[12] => ~NO_FANOUT~
i_writedata[13] => ~NO_FANOUT~
i_writedata[14] => ~NO_FANOUT~
i_writedata[15] => ~NO_FANOUT~
i_writedata[16] => ~NO_FANOUT~
i_writedata[17] => ~NO_FANOUT~
i_writedata[18] => ~NO_FANOUT~
i_writedata[19] => ~NO_FANOUT~
i_writedata[20] => ~NO_FANOUT~
i_writedata[21] => ~NO_FANOUT~
i_writedata[22] => ~NO_FANOUT~
i_writedata[23] => ~NO_FANOUT~
i_writedata[24] => ~NO_FANOUT~
i_writedata[25] => ~NO_FANOUT~
i_writedata[26] => ~NO_FANOUT~
i_writedata[27] => ~NO_FANOUT~
i_writedata[28] => ~NO_FANOUT~
i_writedata[29] => ~NO_FANOUT~
i_writedata[30] => ~NO_FANOUT~
i_writedata[31] => ~NO_FANOUT~
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => lsu_i_valid.IN1
i_predicate => lsu_o_stall.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_read:pipelined_read.o_valid
o_empty <= <GND>
o_almost_empty <= <GND>
o_readdata[0] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[1] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[2] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[3] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[4] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[5] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[6] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[7] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[8] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[9] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[10] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[11] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[12] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[13] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[14] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[15] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[16] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[17] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[18] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[19] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[20] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[21] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[22] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[23] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[24] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[25] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[26] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[27] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[28] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[29] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[30] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[31] <= lsu_pipelined_read:pipelined_read.o_readdata
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= lsu_pipelined_read:pipelined_read.avm_read
avm_readdata[0] => avm_readdata[0].IN1
avm_readdata[1] => avm_readdata[1].IN1
avm_readdata[2] => avm_readdata[2].IN1
avm_readdata[3] => avm_readdata[3].IN1
avm_readdata[4] => avm_readdata[4].IN1
avm_readdata[5] => avm_readdata[5].IN1
avm_readdata[6] => avm_readdata[6].IN1
avm_readdata[7] => avm_readdata[7].IN1
avm_readdata[8] => avm_readdata[8].IN1
avm_readdata[9] => avm_readdata[9].IN1
avm_readdata[10] => avm_readdata[10].IN1
avm_readdata[11] => avm_readdata[11].IN1
avm_readdata[12] => avm_readdata[12].IN1
avm_readdata[13] => avm_readdata[13].IN1
avm_readdata[14] => avm_readdata[14].IN1
avm_readdata[15] => avm_readdata[15].IN1
avm_readdata[16] => avm_readdata[16].IN1
avm_readdata[17] => avm_readdata[17].IN1
avm_readdata[18] => avm_readdata[18].IN1
avm_readdata[19] => avm_readdata[19].IN1
avm_readdata[20] => avm_readdata[20].IN1
avm_readdata[21] => avm_readdata[21].IN1
avm_readdata[22] => avm_readdata[22].IN1
avm_readdata[23] => avm_readdata[23].IN1
avm_readdata[24] => avm_readdata[24].IN1
avm_readdata[25] => avm_readdata[25].IN1
avm_readdata[26] => avm_readdata[26].IN1
avm_readdata[27] => avm_readdata[27].IN1
avm_readdata[28] => avm_readdata[28].IN1
avm_readdata[29] => avm_readdata[29].IN1
avm_readdata[30] => avm_readdata[30].IN1
avm_readdata[31] => avm_readdata[31].IN1
avm_write <= <GND>
avm_writeack => o_writeack.DATAIN
avm_writedata[0] <= <GND>
avm_writedata[1] <= <GND>
avm_writedata[2] <= <GND>
avm_writedata[3] <= <GND>
avm_writedata[4] <= <GND>
avm_writedata[5] <= <GND>
avm_writedata[6] <= <GND>
avm_writedata[7] <= <GND>
avm_writedata[8] <= <GND>
avm_writedata[9] <= <GND>
avm_writedata[10] <= <GND>
avm_writedata[11] <= <GND>
avm_writedata[12] <= <GND>
avm_writedata[13] <= <GND>
avm_writedata[14] <= <GND>
avm_writedata[15] <= <GND>
avm_writedata[16] <= <GND>
avm_writedata[17] <= <GND>
avm_writedata[18] <= <GND>
avm_writedata[19] <= <GND>
avm_writedata[20] <= <GND>
avm_writedata[21] <= <GND>
avm_writedata[22] <= <GND>
avm_writedata[23] <= <GND>
avm_writedata[24] <= <GND>
avm_writedata[25] <= <GND>
avm_writedata[26] <= <GND>
avm_writedata[27] <= <GND>
avm_writedata[28] <= <GND>
avm_writedata[29] <= <GND>
avm_writedata[30] <= <GND>
avm_writedata[31] <= <GND>
avm_byteenable[0] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => avm_readdatavalid.IN1
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_writeack <= avm_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
flush => ~NO_FANOUT~
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value|lsu_top:thei_load_unnamed_average_value2_average_value41|acl_reset_handler:acl_reset_handler_inst
clk => clk.IN1
i_resetn => i_resetn.IN1
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value|lsu_top:thei_load_unnamed_average_value2_average_value41|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline
clk => clk.IN1
i_resetn => resetn_synchronized.IN1
o_resetn_sync <= acl_reset_pulse_extender:pulse_extender.dout
o_resetn[0] <= acl_fanout_pipeline:reset_sync_fanout_pipeline_inst.out[0][0]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value|lsu_top:thei_load_unnamed_average_value2_average_value41|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender
clk => ~NO_FANOUT~
din => dout.DATAIN
dout <= din.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value|lsu_top:thei_load_unnamed_average_value2_average_value41|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst
clk => pipe[0][1][0].CLK
in[0] => pipe[0][1][0].DATAIN
out[0][0] <= out[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value|lsu_top:thei_load_unnamed_average_value2_average_value41|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value|lsu_top:thei_load_unnamed_average_value2_average_value41|lsu_pipelined_read:pipelined_read
clk => clk.IN1
resetn => resetn.IN1
o_stall <= o_stall_to_fifo.DB_MAX_OUTPUT_PORT_TYPE
i_valid => avm_read.IN1
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => avm_address[2].DATAIN
i_address[3] => avm_address[3].DATAIN
i_address[4] => avm_address[4].DATAIN
i_address[5] => avm_address[5].DATAIN
i_address[6] => avm_address[6].DATAIN
i_address[7] => avm_address[7].DATAIN
i_address[8] => avm_address[8].DATAIN
i_address[9] => avm_address[9].DATAIN
i_address[10] => avm_address[10].DATAIN
i_address[11] => avm_address[11].DATAIN
i_address[12] => avm_address[12].DATAIN
i_address[13] => avm_address[13].DATAIN
i_address[14] => avm_address[14].DATAIN
i_address[15] => avm_address[15].DATAIN
i_address[16] => avm_address[16].DATAIN
i_address[17] => avm_address[17].DATAIN
i_address[18] => avm_address[18].DATAIN
i_address[19] => avm_address[19].DATAIN
i_address[20] => avm_address[20].DATAIN
i_address[21] => avm_address[21].DATAIN
i_address[22] => avm_address[22].DATAIN
i_address[23] => avm_address[23].DATAIN
i_address[24] => avm_address[24].DATAIN
i_address[25] => avm_address[25].DATAIN
i_address[26] => avm_address[26].DATAIN
i_address[27] => avm_address[27].DATAIN
i_address[28] => avm_address[28].DATAIN
i_address[29] => avm_address[29].DATAIN
i_address[30] => avm_address[30].DATAIN
i_address[31] => avm_address[31].DATAIN
i_burstcount[0] => avm_burstcount[0].DATAIN
i_burstcount[1] => avm_burstcount[1].DATAIN
i_burstcount[2] => avm_burstcount[2].DATAIN
i_burstcount[3] => avm_burstcount[3].DATAIN
i_burstcount[4] => avm_burstcount[4].DATAIN
i_burstcount[5] => avm_burstcount[5].DATAIN
i_stall => read_used.IN0
o_valid <= avm_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[0] <= avm_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[1] <= avm_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[2] <= avm_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[3] <= avm_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[4] <= avm_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[5] <= avm_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[6] <= avm_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[7] <= avm_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[8] <= avm_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[9] <= avm_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[10] <= avm_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[11] <= avm_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[12] <= avm_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[13] <= avm_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[14] <= avm_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[15] <= avm_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[16] <= avm_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[17] <= avm_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[18] <= avm_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[19] <= avm_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[20] <= avm_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[21] <= avm_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[22] <= avm_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[23] <= avm_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[24] <= avm_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[25] <= avm_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[26] <= avm_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[27] <= avm_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[28] <= avm_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[29] <= avm_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[30] <= avm_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[31] <= avm_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
avm_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
avm_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
avm_address[5] <= i_address[5].DB_MAX_OUTPUT_PORT_TYPE
avm_address[6] <= i_address[6].DB_MAX_OUTPUT_PORT_TYPE
avm_address[7] <= i_address[7].DB_MAX_OUTPUT_PORT_TYPE
avm_address[8] <= i_address[8].DB_MAX_OUTPUT_PORT_TYPE
avm_address[9] <= i_address[9].DB_MAX_OUTPUT_PORT_TYPE
avm_address[10] <= i_address[10].DB_MAX_OUTPUT_PORT_TYPE
avm_address[11] <= i_address[11].DB_MAX_OUTPUT_PORT_TYPE
avm_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
avm_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
avm_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
avm_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
avm_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
avm_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
avm_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
avm_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
avm_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
avm_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
avm_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
avm_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
avm_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
avm_address[25] <= i_address[25].DB_MAX_OUTPUT_PORT_TYPE
avm_address[26] <= i_address[26].DB_MAX_OUTPUT_PORT_TYPE
avm_address[27] <= i_address[27].DB_MAX_OUTPUT_PORT_TYPE
avm_address[28] <= i_address[28].DB_MAX_OUTPUT_PORT_TYPE
avm_address[29] <= i_address[29].DB_MAX_OUTPUT_PORT_TYPE
avm_address[30] <= i_address[30].DB_MAX_OUTPUT_PORT_TYPE
avm_address[31] <= i_address[31].DB_MAX_OUTPUT_PORT_TYPE
avm_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] => o_readdata[0].DATAIN
avm_readdata[1] => o_readdata[1].DATAIN
avm_readdata[2] => o_readdata[2].DATAIN
avm_readdata[3] => o_readdata[3].DATAIN
avm_readdata[4] => o_readdata[4].DATAIN
avm_readdata[5] => o_readdata[5].DATAIN
avm_readdata[6] => o_readdata[6].DATAIN
avm_readdata[7] => o_readdata[7].DATAIN
avm_readdata[8] => o_readdata[8].DATAIN
avm_readdata[9] => o_readdata[9].DATAIN
avm_readdata[10] => o_readdata[10].DATAIN
avm_readdata[11] => o_readdata[11].DATAIN
avm_readdata[12] => o_readdata[12].DATAIN
avm_readdata[13] => o_readdata[13].DATAIN
avm_readdata[14] => o_readdata[14].DATAIN
avm_readdata[15] => o_readdata[15].DATAIN
avm_readdata[16] => o_readdata[16].DATAIN
avm_readdata[17] => o_readdata[17].DATAIN
avm_readdata[18] => o_readdata[18].DATAIN
avm_readdata[19] => o_readdata[19].DATAIN
avm_readdata[20] => o_readdata[20].DATAIN
avm_readdata[21] => o_readdata[21].DATAIN
avm_readdata[22] => o_readdata[22].DATAIN
avm_readdata[23] => o_readdata[23].DATAIN
avm_readdata[24] => o_readdata[24].DATAIN
avm_readdata[25] => o_readdata[25].DATAIN
avm_readdata[26] => o_readdata[26].DATAIN
avm_readdata[27] => o_readdata[27].DATAIN
avm_readdata[28] => o_readdata[28].DATAIN
avm_readdata[29] => o_readdata[29].DATAIN
avm_readdata[30] => o_readdata[30].DATAIN
avm_readdata[31] => o_readdata[31].DATAIN
avm_waitrequest => o_stall_to_fifo.IN1
avm_waitrequest => read_accepted.IN1
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_readdatavalid => read_used.IN1
avm_readdatavalid => o_valid.DATAIN
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
avm_burstcount[0] <= i_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
avm_burstcount[1] <= i_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
avm_burstcount[2] <= i_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
avm_burstcount[3] <= i_burstcount[3].DB_MAX_OUTPUT_PORT_TYPE
avm_burstcount[4] <= i_burstcount[4].DB_MAX_OUTPUT_PORT_TYPE
avm_burstcount[5] <= i_burstcount[5].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value|lsu_top:thei_load_unnamed_average_value2_average_value41|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst
clk => clk.IN1
i_resetn => i_resetn.IN1
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value|lsu_top:thei_load_unnamed_average_value2_average_value41|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline
clk => clk.IN1
i_resetn => resetn_synchronized.IN1
o_resetn_sync <= acl_reset_pulse_extender:pulse_extender.dout
o_resetn[0] <= acl_fanout_pipeline:reset_sync_fanout_pipeline_inst.out[0][0]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value|lsu_top:thei_load_unnamed_average_value2_average_value41|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender
clk => ~NO_FANOUT~
din => dout.DATAIN
dout <= din.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_load_unnamed_average_value2_average_value40:thei_load_unnamed_average_value2_average_value|lsu_top:thei_load_unnamed_average_value2_average_value41|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst
clk => pipe[0][1][0].CLK
clk => pipe[0][2][0].CLK
in[0] => pipe[0][1][0].DATAIN
out[0][0] <= out[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:redist9_sync_in_aunroll_x_in_i_valid_5
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:redist10_sync_in_aunroll_x_in_i_valid_6
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:i_tobool_i_average_value_cmp_sign_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:redist3_i_first_cleanup_average_value_q_5
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value
in_enable_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.enable_in
in_src_data_in_1_0[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[0]
in_src_data_in_1_0[1] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[1]
in_src_data_in_1_0[2] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[2]
in_src_data_in_1_0[3] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[3]
in_src_data_in_1_0[4] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[4]
in_src_data_in_1_0[5] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[5]
in_src_data_in_1_0[6] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[6]
in_src_data_in_1_0[7] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[7]
in_src_data_in_1_0[8] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[8]
in_src_data_in_1_0[9] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[9]
in_src_data_in_1_0[10] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[10]
in_src_data_in_1_0[11] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[11]
in_src_data_in_1_0[12] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[12]
in_src_data_in_1_0[13] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[13]
in_src_data_in_1_0[14] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[14]
in_src_data_in_1_0[15] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[15]
in_src_data_in_1_0[16] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[16]
in_src_data_in_1_0[17] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[17]
in_src_data_in_1_0[18] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[18]
in_src_data_in_1_0[19] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[19]
in_src_data_in_1_0[20] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[20]
in_src_data_in_1_0[21] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[21]
in_src_data_in_1_0[22] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[22]
in_src_data_in_1_0[23] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[23]
in_src_data_in_1_0[24] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[24]
in_src_data_in_1_0[25] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[25]
in_src_data_in_1_0[26] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[26]
in_src_data_in_1_0[27] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[27]
in_src_data_in_1_0[28] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[28]
in_src_data_in_1_0[29] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[29]
in_src_data_in_1_0[30] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[30]
in_src_data_in_1_0[31] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[31]
in_src_data_in_1_0[32] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[32]
in_src_data_in_1_0[33] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[33]
in_src_data_in_1_0[34] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[34]
in_src_data_in_1_0[35] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[35]
in_src_data_in_1_0[36] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[36]
in_src_data_in_1_0[37] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[37]
in_src_data_in_1_0[38] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[38]
in_src_data_in_1_0[39] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[39]
in_src_data_in_1_0[40] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[40]
in_src_data_in_1_0[41] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[41]
in_src_data_in_1_0[42] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[42]
in_src_data_in_1_0[43] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[43]
in_src_data_in_1_0[44] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[44]
in_src_data_in_1_0[45] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[45]
in_src_data_in_1_0[46] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[46]
in_src_data_in_1_0[47] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[47]
in_src_data_in_1_0[48] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[48]
in_src_data_in_1_0[49] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[49]
in_src_data_in_1_0[50] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[50]
in_src_data_in_1_0[51] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[51]
in_src_data_in_1_0[52] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[52]
in_src_data_in_1_0[53] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[53]
in_src_data_in_1_0[54] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[54]
in_src_data_in_1_0[55] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[55]
in_src_data_in_1_0[56] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[56]
in_src_data_in_1_0[57] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[57]
in_src_data_in_1_0[58] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[58]
in_src_data_in_1_0[59] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[59]
in_src_data_in_1_0[60] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[60]
in_src_data_in_1_0[61] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[61]
in_src_data_in_1_0[62] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[62]
in_src_data_in_1_0[63] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_in[63]
in_valid_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.valid_in
in_valid_in[0] => out_valid_out[0].DATAIN
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_1_0[0] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[0]
out_intel_reserved_ffwd_1_0[1] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[1]
out_intel_reserved_ffwd_1_0[2] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[2]
out_intel_reserved_ffwd_1_0[3] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[3]
out_intel_reserved_ffwd_1_0[4] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[4]
out_intel_reserved_ffwd_1_0[5] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[5]
out_intel_reserved_ffwd_1_0[6] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[6]
out_intel_reserved_ffwd_1_0[7] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[7]
out_intel_reserved_ffwd_1_0[8] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[8]
out_intel_reserved_ffwd_1_0[9] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[9]
out_intel_reserved_ffwd_1_0[10] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[10]
out_intel_reserved_ffwd_1_0[11] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[11]
out_intel_reserved_ffwd_1_0[12] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[12]
out_intel_reserved_ffwd_1_0[13] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[13]
out_intel_reserved_ffwd_1_0[14] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[14]
out_intel_reserved_ffwd_1_0[15] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[15]
out_intel_reserved_ffwd_1_0[16] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[16]
out_intel_reserved_ffwd_1_0[17] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[17]
out_intel_reserved_ffwd_1_0[18] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[18]
out_intel_reserved_ffwd_1_0[19] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[19]
out_intel_reserved_ffwd_1_0[20] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[20]
out_intel_reserved_ffwd_1_0[21] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[21]
out_intel_reserved_ffwd_1_0[22] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[22]
out_intel_reserved_ffwd_1_0[23] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[23]
out_intel_reserved_ffwd_1_0[24] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[24]
out_intel_reserved_ffwd_1_0[25] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[25]
out_intel_reserved_ffwd_1_0[26] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[26]
out_intel_reserved_ffwd_1_0[27] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[27]
out_intel_reserved_ffwd_1_0[28] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[28]
out_intel_reserved_ffwd_1_0[29] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[29]
out_intel_reserved_ffwd_1_0[30] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[30]
out_intel_reserved_ffwd_1_0[31] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[31]
out_intel_reserved_ffwd_1_0[32] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[32]
out_intel_reserved_ffwd_1_0[33] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[33]
out_intel_reserved_ffwd_1_0[34] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[34]
out_intel_reserved_ffwd_1_0[35] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[35]
out_intel_reserved_ffwd_1_0[36] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[36]
out_intel_reserved_ffwd_1_0[37] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[37]
out_intel_reserved_ffwd_1_0[38] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[38]
out_intel_reserved_ffwd_1_0[39] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[39]
out_intel_reserved_ffwd_1_0[40] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[40]
out_intel_reserved_ffwd_1_0[41] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[41]
out_intel_reserved_ffwd_1_0[42] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[42]
out_intel_reserved_ffwd_1_0[43] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[43]
out_intel_reserved_ffwd_1_0[44] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[44]
out_intel_reserved_ffwd_1_0[45] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[45]
out_intel_reserved_ffwd_1_0[46] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[46]
out_intel_reserved_ffwd_1_0[47] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[47]
out_intel_reserved_ffwd_1_0[48] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[48]
out_intel_reserved_ffwd_1_0[49] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[49]
out_intel_reserved_ffwd_1_0[50] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[50]
out_intel_reserved_ffwd_1_0[51] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[51]
out_intel_reserved_ffwd_1_0[52] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[52]
out_intel_reserved_ffwd_1_0[53] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[53]
out_intel_reserved_ffwd_1_0[54] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[54]
out_intel_reserved_ffwd_1_0[55] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[55]
out_intel_reserved_ffwd_1_0[56] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[56]
out_intel_reserved_ffwd_1_0[57] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[57]
out_intel_reserved_ffwd_1_0[58] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[58]
out_intel_reserved_ffwd_1_0[59] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[59]
out_intel_reserved_ffwd_1_0[60] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[60]
out_intel_reserved_ffwd_1_0[61] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[61]
out_intel_reserved_ffwd_1_0[62] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[62]
out_intel_reserved_ffwd_1_0[63] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.source_out[63]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.clock
resetn => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_ffwd_src_unnamed_average_value4_average_value64:thei_ffwd_src_unnamed_average_value4_average_value|acl_ffwdsrc:thei_ffwd_src_unnamed_average_value4_average_value65
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
resetn => ~NO_FANOUT~
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
enable_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:redist5_i_conv_i_i26_average_value_vt_select_31_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i64_temp_0_0_038_push7_average_value49:thei_acl_push_i64_temp_0_0_038_push7_average_value
in_data_in[0] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[0]
in_data_in[1] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[1]
in_data_in[2] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[2]
in_data_in[3] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[3]
in_data_in[4] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[4]
in_data_in[5] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[5]
in_data_in[6] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[6]
in_data_in[7] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[7]
in_data_in[8] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[8]
in_data_in[9] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[9]
in_data_in[10] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[10]
in_data_in[11] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[11]
in_data_in[12] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[12]
in_data_in[13] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[13]
in_data_in[14] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[14]
in_data_in[15] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[15]
in_data_in[16] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[16]
in_data_in[17] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[17]
in_data_in[18] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[18]
in_data_in[19] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[19]
in_data_in[20] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[20]
in_data_in[21] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[21]
in_data_in[22] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[22]
in_data_in[23] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[23]
in_data_in[24] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[24]
in_data_in[25] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[25]
in_data_in[26] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[26]
in_data_in[27] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[27]
in_data_in[28] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[28]
in_data_in[29] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[29]
in_data_in[30] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[30]
in_data_in[31] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[31]
in_data_in[32] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[32]
in_data_in[33] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[33]
in_data_in[34] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[34]
in_data_in[35] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[35]
in_data_in[36] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[36]
in_data_in[37] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[37]
in_data_in[38] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[38]
in_data_in[39] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[39]
in_data_in[40] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[40]
in_data_in[41] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[41]
in_data_in[42] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[42]
in_data_in[43] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[43]
in_data_in[44] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[44]
in_data_in[45] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[45]
in_data_in[46] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[46]
in_data_in[47] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[47]
in_data_in[48] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[48]
in_data_in[49] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[49]
in_data_in[50] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[50]
in_data_in[51] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[51]
in_data_in[52] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[52]
in_data_in[53] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[53]
in_data_in[54] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[54]
in_data_in[55] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[55]
in_data_in[56] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[56]
in_data_in[57] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[57]
in_data_in[58] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[58]
in_data_in[59] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[59]
in_data_in[60] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[60]
in_data_in[61] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[61]
in_data_in[62] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[62]
in_data_in[63] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_in[63]
in_keep_going[0] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.dir
in_valid_in[0] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[0]
out_data_out[1] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[1]
out_data_out[2] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[2]
out_data_out[3] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[3]
out_data_out[4] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[4]
out_data_out[5] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[5]
out_data_out[6] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[6]
out_data_out[7] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[7]
out_data_out[8] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[8]
out_data_out[9] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[9]
out_data_out[10] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[10]
out_data_out[11] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[11]
out_data_out[12] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[12]
out_data_out[13] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[13]
out_data_out[14] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[14]
out_data_out[15] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[15]
out_data_out[16] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[16]
out_data_out[17] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[17]
out_data_out[18] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[18]
out_data_out[19] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[19]
out_data_out[20] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[20]
out_data_out[21] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[21]
out_data_out[22] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[22]
out_data_out[23] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[23]
out_data_out[24] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[24]
out_data_out[25] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[25]
out_data_out[26] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[26]
out_data_out[27] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[27]
out_data_out[28] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[28]
out_data_out[29] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[29]
out_data_out[30] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[30]
out_data_out[31] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[31]
out_data_out[32] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[32]
out_data_out[33] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[33]
out_data_out[34] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[34]
out_data_out[35] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[35]
out_data_out[36] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[36]
out_data_out[37] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[37]
out_data_out[38] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[38]
out_data_out[39] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[39]
out_data_out[40] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[40]
out_data_out[41] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[41]
out_data_out[42] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[42]
out_data_out[43] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[43]
out_data_out[44] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[44]
out_data_out[45] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[45]
out_data_out[46] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[46]
out_data_out[47] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[47]
out_data_out[48] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[48]
out_data_out[49] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[49]
out_data_out[50] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[50]
out_data_out[51] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[51]
out_data_out[52] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[52]
out_data_out[53] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[53]
out_data_out[54] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[54]
out_data_out[55] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[55]
out_data_out[56] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[56]
out_data_out[57] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[57]
out_data_out[58] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[58]
out_data_out[59] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[59]
out_data_out[60] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[60]
out_data_out[61] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[61]
out_data_out[62] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[62]
out_data_out[63] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.data_out[63]
out_valid_out[0] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.valid_out
in_feedback_stall_in_7[0] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_stall_in
out_feedback_out_7[0] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[0]
out_feedback_out_7[1] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[1]
out_feedback_out_7[2] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[2]
out_feedback_out_7[3] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[3]
out_feedback_out_7[4] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[4]
out_feedback_out_7[5] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[5]
out_feedback_out_7[6] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[6]
out_feedback_out_7[7] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[7]
out_feedback_out_7[8] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[8]
out_feedback_out_7[9] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[9]
out_feedback_out_7[10] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[10]
out_feedback_out_7[11] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[11]
out_feedback_out_7[12] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[12]
out_feedback_out_7[13] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[13]
out_feedback_out_7[14] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[14]
out_feedback_out_7[15] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[15]
out_feedback_out_7[16] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[16]
out_feedback_out_7[17] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[17]
out_feedback_out_7[18] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[18]
out_feedback_out_7[19] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[19]
out_feedback_out_7[20] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[20]
out_feedback_out_7[21] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[21]
out_feedback_out_7[22] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[22]
out_feedback_out_7[23] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[23]
out_feedback_out_7[24] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[24]
out_feedback_out_7[25] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[25]
out_feedback_out_7[26] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[26]
out_feedback_out_7[27] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[27]
out_feedback_out_7[28] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[28]
out_feedback_out_7[29] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[29]
out_feedback_out_7[30] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[30]
out_feedback_out_7[31] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[31]
out_feedback_out_7[32] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[32]
out_feedback_out_7[33] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[33]
out_feedback_out_7[34] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[34]
out_feedback_out_7[35] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[35]
out_feedback_out_7[36] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[36]
out_feedback_out_7[37] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[37]
out_feedback_out_7[38] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[38]
out_feedback_out_7[39] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[39]
out_feedback_out_7[40] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[40]
out_feedback_out_7[41] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[41]
out_feedback_out_7[42] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[42]
out_feedback_out_7[43] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[43]
out_feedback_out_7[44] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[44]
out_feedback_out_7[45] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[45]
out_feedback_out_7[46] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[46]
out_feedback_out_7[47] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[47]
out_feedback_out_7[48] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[48]
out_feedback_out_7[49] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[49]
out_feedback_out_7[50] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[50]
out_feedback_out_7[51] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[51]
out_feedback_out_7[52] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[52]
out_feedback_out_7[53] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[53]
out_feedback_out_7[54] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[54]
out_feedback_out_7[55] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[55]
out_feedback_out_7[56] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[56]
out_feedback_out_7[57] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[57]
out_feedback_out_7[58] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[58]
out_feedback_out_7[59] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[59]
out_feedback_out_7[60] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[60]
out_feedback_out_7[61] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[61]
out_feedback_out_7[62] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[62]
out_feedback_out_7[63] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_out[63]
out_feedback_valid_out_7[0] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.stall_out
clock => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.clock
resetn => acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i64_temp_0_0_038_push7_average_value49:thei_acl_push_i64_temp_0_0_038_push7_average_value|acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
data_in[32] => feedback[32].IN1
data_in[33] => feedback[33].IN1
data_in[34] => feedback[34].IN1
data_in[35] => feedback[35].IN1
data_in[36] => feedback[36].IN1
data_in[37] => feedback[37].IN1
data_in[38] => feedback[38].IN1
data_in[39] => feedback[39].IN1
data_in[40] => feedback[40].IN1
data_in[41] => feedback[41].IN1
data_in[42] => feedback[42].IN1
data_in[43] => feedback[43].IN1
data_in[44] => feedback[44].IN1
data_in[45] => feedback[45].IN1
data_in[46] => feedback[46].IN1
data_in[47] => feedback[47].IN1
data_in[48] => feedback[48].IN1
data_in[49] => feedback[49].IN1
data_in[50] => feedback[50].IN1
data_in[51] => feedback[51].IN1
data_in[52] => feedback[52].IN1
data_in[53] => feedback[53].IN1
data_in[54] => feedback[54].IN1
data_in[55] => feedback[55].IN1
data_in[56] => feedback[56].IN1
data_in[57] => feedback[57].IN1
data_in[58] => feedback[58].IN1
data_in[59] => feedback[59].IN1
data_in[60] => feedback[60].IN1
data_in[61] => feedback[61].IN1
data_in[62] => feedback[62].IN1
data_in[63] => feedback[63].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= feedback[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= feedback[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= feedback[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= feedback[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= feedback[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= feedback[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= feedback[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= feedback[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= feedback[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= feedback[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= feedback[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= feedback[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= feedback[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= feedback[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= feedback[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= feedback[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= feedback[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= feedback[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= feedback[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= feedback[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= feedback[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= feedback[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= feedback[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= feedback[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= feedback[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= feedback[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= feedback[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= feedback[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= feedback[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= feedback[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= feedback[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= feedback[63].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_out[32] <= acl_data_fifo:fifo.data_out
feedback_out[33] <= acl_data_fifo:fifo.data_out
feedback_out[34] <= acl_data_fifo:fifo.data_out
feedback_out[35] <= acl_data_fifo:fifo.data_out
feedback_out[36] <= acl_data_fifo:fifo.data_out
feedback_out[37] <= acl_data_fifo:fifo.data_out
feedback_out[38] <= acl_data_fifo:fifo.data_out
feedback_out[39] <= acl_data_fifo:fifo.data_out
feedback_out[40] <= acl_data_fifo:fifo.data_out
feedback_out[41] <= acl_data_fifo:fifo.data_out
feedback_out[42] <= acl_data_fifo:fifo.data_out
feedback_out[43] <= acl_data_fifo:fifo.data_out
feedback_out[44] <= acl_data_fifo:fifo.data_out
feedback_out[45] <= acl_data_fifo:fifo.data_out
feedback_out[46] <= acl_data_fifo:fifo.data_out
feedback_out[47] <= acl_data_fifo:fifo.data_out
feedback_out[48] <= acl_data_fifo:fifo.data_out
feedback_out[49] <= acl_data_fifo:fifo.data_out
feedback_out[50] <= acl_data_fifo:fifo.data_out
feedback_out[51] <= acl_data_fifo:fifo.data_out
feedback_out[52] <= acl_data_fifo:fifo.data_out
feedback_out[53] <= acl_data_fifo:fifo.data_out
feedback_out[54] <= acl_data_fifo:fifo.data_out
feedback_out[55] <= acl_data_fifo:fifo.data_out
feedback_out[56] <= acl_data_fifo:fifo.data_out
feedback_out[57] <= acl_data_fifo:fifo.data_out
feedback_out[58] <= acl_data_fifo:fifo.data_out
feedback_out[59] <= acl_data_fifo:fifo.data_out
feedback_out[60] <= acl_data_fifo:fifo.data_out
feedback_out[61] <= acl_data_fifo:fifo.data_out
feedback_out[62] <= acl_data_fifo:fifo.data_out
feedback_out[63] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_push_i64_temp_0_0_038_push7_average_value49:thei_acl_push_i64_temp_0_0_038_push7_average_value|acl_push:thei_acl_push_i64_temp_0_0_038_push7_average_value50|acl_data_fifo:fifo
clock => r_data_NO_SHIFT_REG[0].CLK
clock => r_data_NO_SHIFT_REG[1].CLK
clock => r_data_NO_SHIFT_REG[2].CLK
clock => r_data_NO_SHIFT_REG[3].CLK
clock => r_data_NO_SHIFT_REG[4].CLK
clock => r_data_NO_SHIFT_REG[5].CLK
clock => r_data_NO_SHIFT_REG[6].CLK
clock => r_data_NO_SHIFT_REG[7].CLK
clock => r_data_NO_SHIFT_REG[8].CLK
clock => r_data_NO_SHIFT_REG[9].CLK
clock => r_data_NO_SHIFT_REG[10].CLK
clock => r_data_NO_SHIFT_REG[11].CLK
clock => r_data_NO_SHIFT_REG[12].CLK
clock => r_data_NO_SHIFT_REG[13].CLK
clock => r_data_NO_SHIFT_REG[14].CLK
clock => r_data_NO_SHIFT_REG[15].CLK
clock => r_data_NO_SHIFT_REG[16].CLK
clock => r_data_NO_SHIFT_REG[17].CLK
clock => r_data_NO_SHIFT_REG[18].CLK
clock => r_data_NO_SHIFT_REG[19].CLK
clock => r_data_NO_SHIFT_REG[20].CLK
clock => r_data_NO_SHIFT_REG[21].CLK
clock => r_data_NO_SHIFT_REG[22].CLK
clock => r_data_NO_SHIFT_REG[23].CLK
clock => r_data_NO_SHIFT_REG[24].CLK
clock => r_data_NO_SHIFT_REG[25].CLK
clock => r_data_NO_SHIFT_REG[26].CLK
clock => r_data_NO_SHIFT_REG[27].CLK
clock => r_data_NO_SHIFT_REG[28].CLK
clock => r_data_NO_SHIFT_REG[29].CLK
clock => r_data_NO_SHIFT_REG[30].CLK
clock => r_data_NO_SHIFT_REG[31].CLK
clock => r_data_NO_SHIFT_REG[32].CLK
clock => r_data_NO_SHIFT_REG[33].CLK
clock => r_data_NO_SHIFT_REG[34].CLK
clock => r_data_NO_SHIFT_REG[35].CLK
clock => r_data_NO_SHIFT_REG[36].CLK
clock => r_data_NO_SHIFT_REG[37].CLK
clock => r_data_NO_SHIFT_REG[38].CLK
clock => r_data_NO_SHIFT_REG[39].CLK
clock => r_data_NO_SHIFT_REG[40].CLK
clock => r_data_NO_SHIFT_REG[41].CLK
clock => r_data_NO_SHIFT_REG[42].CLK
clock => r_data_NO_SHIFT_REG[43].CLK
clock => r_data_NO_SHIFT_REG[44].CLK
clock => r_data_NO_SHIFT_REG[45].CLK
clock => r_data_NO_SHIFT_REG[46].CLK
clock => r_data_NO_SHIFT_REG[47].CLK
clock => r_data_NO_SHIFT_REG[48].CLK
clock => r_data_NO_SHIFT_REG[49].CLK
clock => r_data_NO_SHIFT_REG[50].CLK
clock => r_data_NO_SHIFT_REG[51].CLK
clock => r_data_NO_SHIFT_REG[52].CLK
clock => r_data_NO_SHIFT_REG[53].CLK
clock => r_data_NO_SHIFT_REG[54].CLK
clock => r_data_NO_SHIFT_REG[55].CLK
clock => r_data_NO_SHIFT_REG[56].CLK
clock => r_data_NO_SHIFT_REG[57].CLK
clock => r_data_NO_SHIFT_REG[58].CLK
clock => r_data_NO_SHIFT_REG[59].CLK
clock => r_data_NO_SHIFT_REG[60].CLK
clock => r_data_NO_SHIFT_REG[61].CLK
clock => r_data_NO_SHIFT_REG[62].CLK
clock => r_data_NO_SHIFT_REG[63].CLK
clock => r_valid_NO_SHIFT_REG[0].CLK
resetn => r_valid_NO_SHIFT_REG[0].ACLR
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_in[28] => r_data_NO_SHIFT_REG[28].DATAIN
data_in[29] => r_data_NO_SHIFT_REG[29].DATAIN
data_in[30] => r_data_NO_SHIFT_REG[30].DATAIN
data_in[31] => r_data_NO_SHIFT_REG[31].DATAIN
data_in[32] => r_data_NO_SHIFT_REG[32].DATAIN
data_in[33] => r_data_NO_SHIFT_REG[33].DATAIN
data_in[34] => r_data_NO_SHIFT_REG[34].DATAIN
data_in[35] => r_data_NO_SHIFT_REG[35].DATAIN
data_in[36] => r_data_NO_SHIFT_REG[36].DATAIN
data_in[37] => r_data_NO_SHIFT_REG[37].DATAIN
data_in[38] => r_data_NO_SHIFT_REG[38].DATAIN
data_in[39] => r_data_NO_SHIFT_REG[39].DATAIN
data_in[40] => r_data_NO_SHIFT_REG[40].DATAIN
data_in[41] => r_data_NO_SHIFT_REG[41].DATAIN
data_in[42] => r_data_NO_SHIFT_REG[42].DATAIN
data_in[43] => r_data_NO_SHIFT_REG[43].DATAIN
data_in[44] => r_data_NO_SHIFT_REG[44].DATAIN
data_in[45] => r_data_NO_SHIFT_REG[45].DATAIN
data_in[46] => r_data_NO_SHIFT_REG[46].DATAIN
data_in[47] => r_data_NO_SHIFT_REG[47].DATAIN
data_in[48] => r_data_NO_SHIFT_REG[48].DATAIN
data_in[49] => r_data_NO_SHIFT_REG[49].DATAIN
data_in[50] => r_data_NO_SHIFT_REG[50].DATAIN
data_in[51] => r_data_NO_SHIFT_REG[51].DATAIN
data_in[52] => r_data_NO_SHIFT_REG[52].DATAIN
data_in[53] => r_data_NO_SHIFT_REG[53].DATAIN
data_in[54] => r_data_NO_SHIFT_REG[54].DATAIN
data_in[55] => r_data_NO_SHIFT_REG[55].DATAIN
data_in[56] => r_data_NO_SHIFT_REG[56].DATAIN
data_in[57] => r_data_NO_SHIFT_REG[57].DATAIN
data_in[58] => r_data_NO_SHIFT_REG[58].DATAIN
data_in[59] => r_data_NO_SHIFT_REG[59].DATAIN
data_in[60] => r_data_NO_SHIFT_REG[60].DATAIN
data_in[61] => r_data_NO_SHIFT_REG[61].DATAIN
data_in[62] => r_data_NO_SHIFT_REG[62].DATAIN
data_in[63] => r_data_NO_SHIFT_REG[63].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= r_data_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= r_data_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= r_data_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= r_data_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= r_data_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= r_data_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= r_data_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= r_data_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= r_data_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= r_data_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= r_data_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= r_data_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= r_data_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= r_data_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= r_data_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= r_data_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= r_data_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= r_data_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= r_data_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= r_data_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= r_data_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= r_data_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= r_data_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= r_data_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= r_data_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= r_data_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= r_data_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= r_data_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= r_data_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= r_data_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= r_data_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= r_data_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= r_data_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= r_data_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= r_data_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= r_data_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG[0].DATAIN
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:redist7_sync_in_aunroll_x_in_c0_eni1_1_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pop_i64_temp_0_0_038_pop7_average_value47:thei_acl_pop_i64_temp_0_0_038_pop7_average_value
in_data_in[0] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[0]
in_data_in[1] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[1]
in_data_in[2] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[2]
in_data_in[3] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[3]
in_data_in[4] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[4]
in_data_in[5] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[5]
in_data_in[6] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[6]
in_data_in[7] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[7]
in_data_in[8] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[8]
in_data_in[9] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[9]
in_data_in[10] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[10]
in_data_in[11] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[11]
in_data_in[12] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[12]
in_data_in[13] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[13]
in_data_in[14] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[14]
in_data_in[15] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[15]
in_data_in[16] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[16]
in_data_in[17] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[17]
in_data_in[18] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[18]
in_data_in[19] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[19]
in_data_in[20] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[20]
in_data_in[21] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[21]
in_data_in[22] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[22]
in_data_in[23] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[23]
in_data_in[24] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[24]
in_data_in[25] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[25]
in_data_in[26] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[26]
in_data_in[27] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[27]
in_data_in[28] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[28]
in_data_in[29] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[29]
in_data_in[30] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[30]
in_data_in[31] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[31]
in_data_in[32] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[32]
in_data_in[33] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[33]
in_data_in[34] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[34]
in_data_in[35] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[35]
in_data_in[36] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[36]
in_data_in[37] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[37]
in_data_in[38] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[38]
in_data_in[39] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[39]
in_data_in[40] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[40]
in_data_in[41] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[41]
in_data_in[42] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[42]
in_data_in[43] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[43]
in_data_in[44] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[44]
in_data_in[45] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[45]
in_data_in[46] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[46]
in_data_in[47] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[47]
in_data_in[48] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[48]
in_data_in[49] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[49]
in_data_in[50] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[50]
in_data_in[51] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[51]
in_data_in[52] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[52]
in_data_in[53] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[53]
in_data_in[54] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[54]
in_data_in[55] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[55]
in_data_in[56] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[56]
in_data_in[57] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[57]
in_data_in[58] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[58]
in_data_in[59] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[59]
in_data_in[60] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[60]
in_data_in[61] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[61]
in_data_in[62] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[62]
in_data_in[63] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_in[63]
in_dir[0] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.dir
in_predicate[0] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.valid_in
out_data_out[0] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[0]
out_data_out[1] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[1]
out_data_out[2] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[2]
out_data_out[3] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[3]
out_data_out[4] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[4]
out_data_out[5] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[5]
out_data_out[6] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[6]
out_data_out[7] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[7]
out_data_out[8] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[8]
out_data_out[9] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[9]
out_data_out[10] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[10]
out_data_out[11] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[11]
out_data_out[12] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[12]
out_data_out[13] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[13]
out_data_out[14] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[14]
out_data_out[15] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[15]
out_data_out[16] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[16]
out_data_out[17] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[17]
out_data_out[18] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[18]
out_data_out[19] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[19]
out_data_out[20] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[20]
out_data_out[21] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[21]
out_data_out[22] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[22]
out_data_out[23] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[23]
out_data_out[24] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[24]
out_data_out[25] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[25]
out_data_out[26] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[26]
out_data_out[27] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[27]
out_data_out[28] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[28]
out_data_out[29] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[29]
out_data_out[30] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[30]
out_data_out[31] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[31]
out_data_out[32] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[32]
out_data_out[33] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[33]
out_data_out[34] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[34]
out_data_out[35] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[35]
out_data_out[36] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[36]
out_data_out[37] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[37]
out_data_out[38] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[38]
out_data_out[39] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[39]
out_data_out[40] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[40]
out_data_out[41] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[41]
out_data_out[42] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[42]
out_data_out[43] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[43]
out_data_out[44] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[44]
out_data_out[45] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[45]
out_data_out[46] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[46]
out_data_out[47] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[47]
out_data_out[48] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[48]
out_data_out[49] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[49]
out_data_out[50] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[50]
out_data_out[51] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[51]
out_data_out[52] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[52]
out_data_out[53] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[53]
out_data_out[54] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[54]
out_data_out[55] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[55]
out_data_out[56] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[56]
out_data_out[57] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[57]
out_data_out[58] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[58]
out_data_out[59] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[59]
out_data_out[60] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[60]
out_data_out[61] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[61]
out_data_out[62] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[62]
out_data_out[63] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.data_out[63]
out_valid_out[0] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.valid_out
in_feedback_in_7[0] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[0]
in_feedback_in_7[1] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[1]
in_feedback_in_7[2] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[2]
in_feedback_in_7[3] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[3]
in_feedback_in_7[4] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[4]
in_feedback_in_7[5] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[5]
in_feedback_in_7[6] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[6]
in_feedback_in_7[7] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[7]
in_feedback_in_7[8] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[8]
in_feedback_in_7[9] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[9]
in_feedback_in_7[10] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[10]
in_feedback_in_7[11] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[11]
in_feedback_in_7[12] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[12]
in_feedback_in_7[13] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[13]
in_feedback_in_7[14] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[14]
in_feedback_in_7[15] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[15]
in_feedback_in_7[16] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[16]
in_feedback_in_7[17] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[17]
in_feedback_in_7[18] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[18]
in_feedback_in_7[19] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[19]
in_feedback_in_7[20] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[20]
in_feedback_in_7[21] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[21]
in_feedback_in_7[22] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[22]
in_feedback_in_7[23] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[23]
in_feedback_in_7[24] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[24]
in_feedback_in_7[25] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[25]
in_feedback_in_7[26] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[26]
in_feedback_in_7[27] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[27]
in_feedback_in_7[28] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[28]
in_feedback_in_7[29] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[29]
in_feedback_in_7[30] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[30]
in_feedback_in_7[31] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[31]
in_feedback_in_7[32] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[32]
in_feedback_in_7[33] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[33]
in_feedback_in_7[34] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[34]
in_feedback_in_7[35] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[35]
in_feedback_in_7[36] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[36]
in_feedback_in_7[37] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[37]
in_feedback_in_7[38] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[38]
in_feedback_in_7[39] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[39]
in_feedback_in_7[40] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[40]
in_feedback_in_7[41] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[41]
in_feedback_in_7[42] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[42]
in_feedback_in_7[43] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[43]
in_feedback_in_7[44] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[44]
in_feedback_in_7[45] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[45]
in_feedback_in_7[46] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[46]
in_feedback_in_7[47] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[47]
in_feedback_in_7[48] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[48]
in_feedback_in_7[49] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[49]
in_feedback_in_7[50] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[50]
in_feedback_in_7[51] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[51]
in_feedback_in_7[52] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[52]
in_feedback_in_7[53] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[53]
in_feedback_in_7[54] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[54]
in_feedback_in_7[55] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[55]
in_feedback_in_7[56] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[56]
in_feedback_in_7[57] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[57]
in_feedback_in_7[58] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[58]
in_feedback_in_7[59] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[59]
in_feedback_in_7[60] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[60]
in_feedback_in_7[61] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[61]
in_feedback_in_7[62] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[62]
in_feedback_in_7[63] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_in[63]
in_feedback_valid_in_7[0] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_valid_in
out_feedback_stall_out_7[0] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.feedback_stall_out
in_stall_in[0] => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.stall_in
out_stall_out[0] <= acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.stall_out
clock => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.clock
resetn => acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_acl_pop_i64_temp_0_0_038_pop7_average_value47:thei_acl_pop_i64_temp_0_0_038_pop7_average_value|acl_pop:thei_acl_pop_i64_temp_0_0_038_pop7_average_value48
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
data_in[32] => data_out.DATAA
data_in[33] => data_out.DATAA
data_in[34] => data_out.DATAA
data_in[35] => data_out.DATAA
data_in[36] => data_out.DATAA
data_in[37] => data_out.DATAA
data_in[38] => data_out.DATAA
data_in[39] => data_out.DATAA
data_in[40] => data_out.DATAA
data_in[41] => data_out.DATAA
data_in[42] => data_out.DATAA
data_in[43] => data_out.DATAA
data_in[44] => data_out.DATAA
data_in[45] => data_out.DATAA
data_in[46] => data_out.DATAA
data_in[47] => data_out.DATAA
data_in[48] => data_out.DATAA
data_in[49] => data_out.DATAA
data_in[50] => data_out.DATAA
data_in[51] => data_out.DATAA
data_in[52] => data_out.DATAA
data_in[53] => data_out.DATAA
data_in[54] => data_out.DATAA
data_in[55] => data_out.DATAA
data_in[56] => data_out.DATAA
data_in[57] => data_out.DATAA
data_in[58] => data_out.DATAA
data_in[59] => data_out.DATAA
data_in[60] => data_out.DATAA
data_in[61] => data_out.DATAA
data_in[62] => data_out.DATAA
data_in[63] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_in[32] => data_out.DATAB
feedback_in[33] => data_out.DATAB
feedback_in[34] => data_out.DATAB
feedback_in[35] => data_out.DATAB
feedback_in[36] => data_out.DATAB
feedback_in[37] => data_out.DATAB
feedback_in[38] => data_out.DATAB
feedback_in[39] => data_out.DATAB
feedback_in[40] => data_out.DATAB
feedback_in[41] => data_out.DATAB
feedback_in[42] => data_out.DATAB
feedback_in[43] => data_out.DATAB
feedback_in[44] => data_out.DATAB
feedback_in[45] => data_out.DATAB
feedback_in[46] => data_out.DATAB
feedback_in[47] => data_out.DATAB
feedback_in[48] => data_out.DATAB
feedback_in[49] => data_out.DATAB
feedback_in[50] => data_out.DATAB
feedback_in[51] => data_out.DATAB
feedback_in[52] => data_out.DATAB
feedback_in[53] => data_out.DATAB
feedback_in[54] => data_out.DATAB
feedback_in[55] => data_out.DATAB
feedback_in[56] => data_out.DATAB
feedback_in[57] => data_out.DATAB
feedback_in[58] => data_out.DATAB
feedback_in[59] => data_out.DATAB
feedback_in[60] => data_out.DATAB
feedback_in[61] => data_out.DATAB
feedback_in[62] => data_out.DATAB
feedback_in[63] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:redist4_i_first_cleanup_average_value_q_6
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value
in_enable_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.enable_in
in_src_data_in_0_0[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[0]
in_src_data_in_0_0[1] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[1]
in_src_data_in_0_0[2] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[2]
in_src_data_in_0_0[3] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[3]
in_src_data_in_0_0[4] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[4]
in_src_data_in_0_0[5] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[5]
in_src_data_in_0_0[6] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[6]
in_src_data_in_0_0[7] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[7]
in_src_data_in_0_0[8] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[8]
in_src_data_in_0_0[9] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[9]
in_src_data_in_0_0[10] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[10]
in_src_data_in_0_0[11] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[11]
in_src_data_in_0_0[12] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[12]
in_src_data_in_0_0[13] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[13]
in_src_data_in_0_0[14] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[14]
in_src_data_in_0_0[15] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[15]
in_src_data_in_0_0[16] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[16]
in_src_data_in_0_0[17] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[17]
in_src_data_in_0_0[18] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[18]
in_src_data_in_0_0[19] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[19]
in_src_data_in_0_0[20] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[20]
in_src_data_in_0_0[21] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[21]
in_src_data_in_0_0[22] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[22]
in_src_data_in_0_0[23] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[23]
in_src_data_in_0_0[24] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[24]
in_src_data_in_0_0[25] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[25]
in_src_data_in_0_0[26] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[26]
in_src_data_in_0_0[27] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[27]
in_src_data_in_0_0[28] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[28]
in_src_data_in_0_0[29] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[29]
in_src_data_in_0_0[30] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[30]
in_src_data_in_0_0[31] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[31]
in_src_data_in_0_0[32] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[32]
in_src_data_in_0_0[33] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[33]
in_src_data_in_0_0[34] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[34]
in_src_data_in_0_0[35] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[35]
in_src_data_in_0_0[36] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[36]
in_src_data_in_0_0[37] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[37]
in_src_data_in_0_0[38] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[38]
in_src_data_in_0_0[39] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[39]
in_src_data_in_0_0[40] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[40]
in_src_data_in_0_0[41] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[41]
in_src_data_in_0_0[42] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[42]
in_src_data_in_0_0[43] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[43]
in_src_data_in_0_0[44] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[44]
in_src_data_in_0_0[45] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[45]
in_src_data_in_0_0[46] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[46]
in_src_data_in_0_0[47] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[47]
in_src_data_in_0_0[48] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[48]
in_src_data_in_0_0[49] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[49]
in_src_data_in_0_0[50] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[50]
in_src_data_in_0_0[51] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[51]
in_src_data_in_0_0[52] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[52]
in_src_data_in_0_0[53] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[53]
in_src_data_in_0_0[54] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[54]
in_src_data_in_0_0[55] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[55]
in_src_data_in_0_0[56] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[56]
in_src_data_in_0_0[57] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[57]
in_src_data_in_0_0[58] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[58]
in_src_data_in_0_0[59] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[59]
in_src_data_in_0_0[60] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[60]
in_src_data_in_0_0[61] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[61]
in_src_data_in_0_0[62] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[62]
in_src_data_in_0_0[63] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_in[63]
in_valid_in[0] => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.valid_in
in_valid_in[0] => out_valid_out[0].DATAIN
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_0_0[0] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[0]
out_intel_reserved_ffwd_0_0[1] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[1]
out_intel_reserved_ffwd_0_0[2] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[2]
out_intel_reserved_ffwd_0_0[3] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[3]
out_intel_reserved_ffwd_0_0[4] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[4]
out_intel_reserved_ffwd_0_0[5] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[5]
out_intel_reserved_ffwd_0_0[6] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[6]
out_intel_reserved_ffwd_0_0[7] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[7]
out_intel_reserved_ffwd_0_0[8] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[8]
out_intel_reserved_ffwd_0_0[9] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[9]
out_intel_reserved_ffwd_0_0[10] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[10]
out_intel_reserved_ffwd_0_0[11] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[11]
out_intel_reserved_ffwd_0_0[12] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[12]
out_intel_reserved_ffwd_0_0[13] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[13]
out_intel_reserved_ffwd_0_0[14] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[14]
out_intel_reserved_ffwd_0_0[15] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[15]
out_intel_reserved_ffwd_0_0[16] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[16]
out_intel_reserved_ffwd_0_0[17] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[17]
out_intel_reserved_ffwd_0_0[18] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[18]
out_intel_reserved_ffwd_0_0[19] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[19]
out_intel_reserved_ffwd_0_0[20] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[20]
out_intel_reserved_ffwd_0_0[21] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[21]
out_intel_reserved_ffwd_0_0[22] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[22]
out_intel_reserved_ffwd_0_0[23] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[23]
out_intel_reserved_ffwd_0_0[24] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[24]
out_intel_reserved_ffwd_0_0[25] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[25]
out_intel_reserved_ffwd_0_0[26] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[26]
out_intel_reserved_ffwd_0_0[27] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[27]
out_intel_reserved_ffwd_0_0[28] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[28]
out_intel_reserved_ffwd_0_0[29] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[29]
out_intel_reserved_ffwd_0_0[30] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[30]
out_intel_reserved_ffwd_0_0[31] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[31]
out_intel_reserved_ffwd_0_0[32] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[32]
out_intel_reserved_ffwd_0_0[33] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[33]
out_intel_reserved_ffwd_0_0[34] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[34]
out_intel_reserved_ffwd_0_0[35] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[35]
out_intel_reserved_ffwd_0_0[36] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[36]
out_intel_reserved_ffwd_0_0[37] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[37]
out_intel_reserved_ffwd_0_0[38] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[38]
out_intel_reserved_ffwd_0_0[39] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[39]
out_intel_reserved_ffwd_0_0[40] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[40]
out_intel_reserved_ffwd_0_0[41] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[41]
out_intel_reserved_ffwd_0_0[42] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[42]
out_intel_reserved_ffwd_0_0[43] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[43]
out_intel_reserved_ffwd_0_0[44] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[44]
out_intel_reserved_ffwd_0_0[45] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[45]
out_intel_reserved_ffwd_0_0[46] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[46]
out_intel_reserved_ffwd_0_0[47] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[47]
out_intel_reserved_ffwd_0_0[48] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[48]
out_intel_reserved_ffwd_0_0[49] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[49]
out_intel_reserved_ffwd_0_0[50] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[50]
out_intel_reserved_ffwd_0_0[51] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[51]
out_intel_reserved_ffwd_0_0[52] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[52]
out_intel_reserved_ffwd_0_0[53] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[53]
out_intel_reserved_ffwd_0_0[54] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[54]
out_intel_reserved_ffwd_0_0[55] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[55]
out_intel_reserved_ffwd_0_0[56] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[56]
out_intel_reserved_ffwd_0_0[57] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[57]
out_intel_reserved_ffwd_0_0[58] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[58]
out_intel_reserved_ffwd_0_0[59] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[59]
out_intel_reserved_ffwd_0_0[60] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[60]
out_intel_reserved_ffwd_0_0[61] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[61]
out_intel_reserved_ffwd_0_0[62] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[62]
out_intel_reserved_ffwd_0_0[63] <= acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.source_out[63]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.clock
resetn => acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|i_ffwd_src_unnamed_average_value3_average_value62:thei_ffwd_src_unnamed_average_value3_average_value|acl_ffwdsrc:thei_ffwd_src_unnamed_average_value3_average_value63
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
resetn => ~NO_FANOUT~
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
enable_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:redist1_i_unnamed_average_value56_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15:thei_sfc_logic_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value15_aunroll_x|dspba_delay:redist6_i_acl_pipeline_keep_going_average_value_out_data_out_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x
in_data_in_0[0] => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x.in_data_in_0[0]
in_data_in_1[0] => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x.in_data_in_1[0]
in_data_in_2[0] => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x.in_data_in_2[0]
in_input_accepted[0] => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Z_value_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.in_increment[0]
in_valid_in[0] => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x.in_valid_in[0]
out_data_out_0[0] <= i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x.out_data_out_0[0]
out_data_out_1[0] <= i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x.out_data_out_1[0]
out_data_out_2[0] <= i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x.out_data_out_2[0]
out_valid_out[0] <= i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x.out_valid_out[0]
in_stall_in[0] => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x.in_stall_in[0]
in_stall_in[0] => output_accepted_and_q[0].IN1
out_stall_entry[0] <= i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Z_value_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.out_full[0]
clock => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x.clock
clock => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Z_value_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.clock
resetn => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x.resetn
resetn => i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Z_value_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x
in_data_in_0[0] => acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.data_in[0]
in_data_in_1[0] => acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.data_in[8]
in_data_in_2[0] => acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.data_in[16]
in_valid_in[0] => acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.valid_in
out_data_out_0[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.data_out[0]
out_data_out_1[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.data_out[8]
out_data_out_2[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.data_out[16]
out_valid_out[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.valid_out
in_stall_in[0] => acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.stall_in
out_stall_out[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.stall_out
clock => acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.clock
resetn => acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138|acl_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_out[0] <= scfifo:scfifo_component.q
data_out[1] <= scfifo:scfifo_component.q
data_out[2] <= scfifo:scfifo_component.q
data_out[3] <= scfifo:scfifo_component.q
data_out[4] <= scfifo:scfifo_component.q
data_out[5] <= scfifo:scfifo_component.q
data_out[6] <= scfifo:scfifo_component.q
data_out[7] <= scfifo:scfifo_component.q
data_out[8] <= scfifo:scfifo_component.q
data_out[9] <= scfifo:scfifo_component.q
data_out[10] <= scfifo:scfifo_component.q
data_out[11] <= scfifo:scfifo_component.q
data_out[12] <= scfifo:scfifo_component.q
data_out[13] <= scfifo:scfifo_component.q
data_out[14] <= scfifo:scfifo_component.q
data_out[15] <= scfifo:scfifo_component.q
data_out[16] <= scfifo:scfifo_component.q
data_out[17] <= scfifo:scfifo_component.q
data_out[18] <= scfifo:scfifo_component.q
data_out[19] <= scfifo:scfifo_component.q
data_out[20] <= scfifo:scfifo_component.q
data_out[21] <= scfifo:scfifo_component.q
data_out[22] <= scfifo:scfifo_component.q
data_out[23] <= scfifo:scfifo_component.q
valid_in => comb.IN1
valid_out <= scfifo:scfifo_component.empty
stall_in => comb.IN1
stall_out <= scfifo:scfifo_component.full
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
almost_full <= scfifo:scfifo_component.almost_full


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138|acl_fifo:fifo|scfifo:scfifo_component
data[0] => scfifo_7961:auto_generated.data[0]
data[1] => scfifo_7961:auto_generated.data[1]
data[2] => scfifo_7961:auto_generated.data[2]
data[3] => scfifo_7961:auto_generated.data[3]
data[4] => scfifo_7961:auto_generated.data[4]
data[5] => scfifo_7961:auto_generated.data[5]
data[6] => scfifo_7961:auto_generated.data[6]
data[7] => scfifo_7961:auto_generated.data[7]
data[8] => scfifo_7961:auto_generated.data[8]
data[9] => scfifo_7961:auto_generated.data[9]
data[10] => scfifo_7961:auto_generated.data[10]
data[11] => scfifo_7961:auto_generated.data[11]
data[12] => scfifo_7961:auto_generated.data[12]
data[13] => scfifo_7961:auto_generated.data[13]
data[14] => scfifo_7961:auto_generated.data[14]
data[15] => scfifo_7961:auto_generated.data[15]
data[16] => scfifo_7961:auto_generated.data[16]
data[17] => scfifo_7961:auto_generated.data[17]
data[18] => scfifo_7961:auto_generated.data[18]
data[19] => scfifo_7961:auto_generated.data[19]
data[20] => scfifo_7961:auto_generated.data[20]
data[21] => scfifo_7961:auto_generated.data[21]
data[22] => scfifo_7961:auto_generated.data[22]
data[23] => scfifo_7961:auto_generated.data[23]
q[0] <= scfifo_7961:auto_generated.q[0]
q[1] <= scfifo_7961:auto_generated.q[1]
q[2] <= scfifo_7961:auto_generated.q[2]
q[3] <= scfifo_7961:auto_generated.q[3]
q[4] <= scfifo_7961:auto_generated.q[4]
q[5] <= scfifo_7961:auto_generated.q[5]
q[6] <= scfifo_7961:auto_generated.q[6]
q[7] <= scfifo_7961:auto_generated.q[7]
q[8] <= scfifo_7961:auto_generated.q[8]
q[9] <= scfifo_7961:auto_generated.q[9]
q[10] <= scfifo_7961:auto_generated.q[10]
q[11] <= scfifo_7961:auto_generated.q[11]
q[12] <= scfifo_7961:auto_generated.q[12]
q[13] <= scfifo_7961:auto_generated.q[13]
q[14] <= scfifo_7961:auto_generated.q[14]
q[15] <= scfifo_7961:auto_generated.q[15]
q[16] <= scfifo_7961:auto_generated.q[16]
q[17] <= scfifo_7961:auto_generated.q[17]
q[18] <= scfifo_7961:auto_generated.q[18]
q[19] <= scfifo_7961:auto_generated.q[19]
q[20] <= scfifo_7961:auto_generated.q[20]
q[21] <= scfifo_7961:auto_generated.q[21]
q[22] <= scfifo_7961:auto_generated.q[22]
q[23] <= scfifo_7961:auto_generated.q[23]
wrreq => scfifo_7961:auto_generated.wrreq
rdreq => scfifo_7961:auto_generated.rdreq
clock => scfifo_7961:auto_generated.clock
aclr => scfifo_7961:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7961:auto_generated.empty
full <= scfifo_7961:auto_generated.full
almost_full <= scfifo_7961:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_7961:auto_generated.usedw[0]
usedw[1] <= scfifo_7961:auto_generated.usedw[1]
usedw[2] <= scfifo_7961:auto_generated.usedw[2]
usedw[3] <= scfifo_7961:auto_generated.usedw[3]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138|acl_fifo:fifo|scfifo:scfifo_component|scfifo_7961:auto_generated
aclr => a_dpfifo_1c31:dpfifo.aclr
almost_full <= <VCC>
clock => a_dpfifo_1c31:dpfifo.clock
data[0] => a_dpfifo_1c31:dpfifo.data[0]
data[1] => a_dpfifo_1c31:dpfifo.data[1]
data[2] => a_dpfifo_1c31:dpfifo.data[2]
data[3] => a_dpfifo_1c31:dpfifo.data[3]
data[4] => a_dpfifo_1c31:dpfifo.data[4]
data[5] => a_dpfifo_1c31:dpfifo.data[5]
data[6] => a_dpfifo_1c31:dpfifo.data[6]
data[7] => a_dpfifo_1c31:dpfifo.data[7]
data[8] => a_dpfifo_1c31:dpfifo.data[8]
data[9] => a_dpfifo_1c31:dpfifo.data[9]
data[10] => a_dpfifo_1c31:dpfifo.data[10]
data[11] => a_dpfifo_1c31:dpfifo.data[11]
data[12] => a_dpfifo_1c31:dpfifo.data[12]
data[13] => a_dpfifo_1c31:dpfifo.data[13]
data[14] => a_dpfifo_1c31:dpfifo.data[14]
data[15] => a_dpfifo_1c31:dpfifo.data[15]
data[16] => a_dpfifo_1c31:dpfifo.data[16]
data[17] => a_dpfifo_1c31:dpfifo.data[17]
data[18] => a_dpfifo_1c31:dpfifo.data[18]
data[19] => a_dpfifo_1c31:dpfifo.data[19]
data[20] => a_dpfifo_1c31:dpfifo.data[20]
data[21] => a_dpfifo_1c31:dpfifo.data[21]
data[22] => a_dpfifo_1c31:dpfifo.data[22]
data[23] => a_dpfifo_1c31:dpfifo.data[23]
empty <= a_dpfifo_1c31:dpfifo.empty
full <= a_dpfifo_1c31:dpfifo.full
q[0] <= a_dpfifo_1c31:dpfifo.q[0]
q[1] <= a_dpfifo_1c31:dpfifo.q[1]
q[2] <= a_dpfifo_1c31:dpfifo.q[2]
q[3] <= a_dpfifo_1c31:dpfifo.q[3]
q[4] <= a_dpfifo_1c31:dpfifo.q[4]
q[5] <= a_dpfifo_1c31:dpfifo.q[5]
q[6] <= a_dpfifo_1c31:dpfifo.q[6]
q[7] <= a_dpfifo_1c31:dpfifo.q[7]
q[8] <= a_dpfifo_1c31:dpfifo.q[8]
q[9] <= a_dpfifo_1c31:dpfifo.q[9]
q[10] <= a_dpfifo_1c31:dpfifo.q[10]
q[11] <= a_dpfifo_1c31:dpfifo.q[11]
q[12] <= a_dpfifo_1c31:dpfifo.q[12]
q[13] <= a_dpfifo_1c31:dpfifo.q[13]
q[14] <= a_dpfifo_1c31:dpfifo.q[14]
q[15] <= a_dpfifo_1c31:dpfifo.q[15]
q[16] <= a_dpfifo_1c31:dpfifo.q[16]
q[17] <= a_dpfifo_1c31:dpfifo.q[17]
q[18] <= a_dpfifo_1c31:dpfifo.q[18]
q[19] <= a_dpfifo_1c31:dpfifo.q[19]
q[20] <= a_dpfifo_1c31:dpfifo.q[20]
q[21] <= a_dpfifo_1c31:dpfifo.q[21]
q[22] <= a_dpfifo_1c31:dpfifo.q[22]
q[23] <= a_dpfifo_1c31:dpfifo.q[23]
rdreq => a_dpfifo_1c31:dpfifo.rreq
usedw[0] <= a_dpfifo_1c31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_1c31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_1c31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_1c31:dpfifo.usedw[3]
wrreq => a_dpfifo_1c31:dpfifo.wreq


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138|acl_fifo:fifo|scfifo:scfifo_component|scfifo_7961:auto_generated|a_dpfifo_1c31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_k2b:rd_ptr_msb.aclr
aclr => cntr_137:usedw_counter.aclr
aclr => cntr_l2b:wr_ptr.aclr
clock => altsyncram_5lg1:FIFOram.clock0
clock => altsyncram_5lg1:FIFOram.clock1
clock => cntr_k2b:rd_ptr_msb.clock
clock => cntr_137:usedw_counter.clock
clock => cntr_l2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_5lg1:FIFOram.data_a[0]
data[1] => altsyncram_5lg1:FIFOram.data_a[1]
data[2] => altsyncram_5lg1:FIFOram.data_a[2]
data[3] => altsyncram_5lg1:FIFOram.data_a[3]
data[4] => altsyncram_5lg1:FIFOram.data_a[4]
data[5] => altsyncram_5lg1:FIFOram.data_a[5]
data[6] => altsyncram_5lg1:FIFOram.data_a[6]
data[7] => altsyncram_5lg1:FIFOram.data_a[7]
data[8] => altsyncram_5lg1:FIFOram.data_a[8]
data[9] => altsyncram_5lg1:FIFOram.data_a[9]
data[10] => altsyncram_5lg1:FIFOram.data_a[10]
data[11] => altsyncram_5lg1:FIFOram.data_a[11]
data[12] => altsyncram_5lg1:FIFOram.data_a[12]
data[13] => altsyncram_5lg1:FIFOram.data_a[13]
data[14] => altsyncram_5lg1:FIFOram.data_a[14]
data[15] => altsyncram_5lg1:FIFOram.data_a[15]
data[16] => altsyncram_5lg1:FIFOram.data_a[16]
data[17] => altsyncram_5lg1:FIFOram.data_a[17]
data[18] => altsyncram_5lg1:FIFOram.data_a[18]
data[19] => altsyncram_5lg1:FIFOram.data_a[19]
data[20] => altsyncram_5lg1:FIFOram.data_a[20]
data[21] => altsyncram_5lg1:FIFOram.data_a[21]
data[22] => altsyncram_5lg1:FIFOram.data_a[22]
data[23] => altsyncram_5lg1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_5lg1:FIFOram.q_b[0]
q[1] <= altsyncram_5lg1:FIFOram.q_b[1]
q[2] <= altsyncram_5lg1:FIFOram.q_b[2]
q[3] <= altsyncram_5lg1:FIFOram.q_b[3]
q[4] <= altsyncram_5lg1:FIFOram.q_b[4]
q[5] <= altsyncram_5lg1:FIFOram.q_b[5]
q[6] <= altsyncram_5lg1:FIFOram.q_b[6]
q[7] <= altsyncram_5lg1:FIFOram.q_b[7]
q[8] <= altsyncram_5lg1:FIFOram.q_b[8]
q[9] <= altsyncram_5lg1:FIFOram.q_b[9]
q[10] <= altsyncram_5lg1:FIFOram.q_b[10]
q[11] <= altsyncram_5lg1:FIFOram.q_b[11]
q[12] <= altsyncram_5lg1:FIFOram.q_b[12]
q[13] <= altsyncram_5lg1:FIFOram.q_b[13]
q[14] <= altsyncram_5lg1:FIFOram.q_b[14]
q[15] <= altsyncram_5lg1:FIFOram.q_b[15]
q[16] <= altsyncram_5lg1:FIFOram.q_b[16]
q[17] <= altsyncram_5lg1:FIFOram.q_b[17]
q[18] <= altsyncram_5lg1:FIFOram.q_b[18]
q[19] <= altsyncram_5lg1:FIFOram.q_b[19]
q[20] <= altsyncram_5lg1:FIFOram.q_b[20]
q[21] <= altsyncram_5lg1:FIFOram.q_b[21]
q[22] <= altsyncram_5lg1:FIFOram.q_b[22]
q[23] <= altsyncram_5lg1:FIFOram.q_b[23]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_k2b:rd_ptr_msb.sclr
sclr => cntr_137:usedw_counter.sclr
sclr => cntr_l2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_137:usedw_counter.q[0]
usedw[1] <= cntr_137:usedw_counter.q[1]
usedw[2] <= cntr_137:usedw_counter.q[2]
usedw[3] <= cntr_137:usedw_counter.q[3]
wreq => valid_wreq.IN0


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138|acl_fifo:fifo|scfifo:scfifo_component|scfifo_7961:auto_generated|a_dpfifo_1c31:dpfifo|altsyncram_5lg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138|acl_fifo:fifo|scfifo:scfifo_component|scfifo_7961:auto_generated|a_dpfifo_1c31:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138|acl_fifo:fifo|scfifo:scfifo_component|scfifo_7961:auto_generated|a_dpfifo_1c31:dpfifo|cmpr_778:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138|acl_fifo:fifo|scfifo:scfifo_component|scfifo_7961:auto_generated|a_dpfifo_1c31:dpfifo|cntr_k2b:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138|acl_fifo:fifo|scfifo:scfifo_component|scfifo_7961:auto_generated|a_dpfifo_1c31:dpfifo|cntr_137:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Ze_value137_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value137_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value138|acl_fifo:fifo|scfifo:scfifo_component|scfifo_7961:auto_generated|a_dpfifo_1c31:dpfifo|cntr_l2b:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Z_value_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector
in_dec_pipelined_thread[0] => acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.dec_pipelined_thread
in_decrement[0] => acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.decrement
in_inc_pipelined_thread[0] => acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.inc_pipelined_thread
in_increment[0] => acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.increment
out_full[0] <= acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.full
out_throttle[0] <= acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.throttle
clock => acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.clock
resetn => acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Z_value_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector
clock => clock.IN1
resetn => resetn.IN1
increment => IIschedcount.IN0
increment => threads_count.OUTPUTSELECT
increment => Add0.IN2
decrement => Add0.IN1
full <= full.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add2.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add2.IN1
throttle <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Z_value_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector|acl_reset_handler:acl_reset_handler_inst
clk => clk.IN1
i_resetn => i_resetn.IN1
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Z_value_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline
clk => clk.IN1
i_resetn => resetn_synchronized.IN1
o_resetn_sync <= acl_reset_pulse_extender:pulse_extender.dout
o_resetn[0] <= acl_fanout_pipeline:reset_sync_fanout_pipeline_inst.out[0][0]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Z_value_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender
clk => ~NO_FANOUT~
din => dout.DATAIN
dout <= din.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2:thebb_average_value_B2|bb_average_value_B2_stall_region:thebb_average_value_B2_stall_region|i_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value:thei_sfc_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_enter12_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value66:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_aunroll_x|i_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14A0Z_value_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_0_ac_fixed_0ca_0ba_0_0_0_qeaa_m_z_exit_average_value_c0_exit14_average_value_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst
clk => pipe[0][1][0].CLK
in[0] => pipe[0][1][0].DATAIN
out[0][0] <= out[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B2_sr_1:thebb_average_value_B2_sr_1_aunroll_x
in_i_data_0[0] => data_mux_0_x_q.DATAB
in_i_data_0[0] => sr_0_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|loop_limiter_average_value0:theloop_limiter_average_value0
in_i_stall[0] => acl_loop_limiter:thelimiter.i_stall
in_i_stall_exit[0] => acl_loop_limiter:thelimiter.i_stall_exit
in_i_valid[0] => acl_loop_limiter:thelimiter.i_valid
in_i_valid_exit[0] => acl_loop_limiter:thelimiter.i_valid_exit
out_o_stall[0] <= acl_loop_limiter:thelimiter.o_stall
out_o_valid[0] <= acl_loop_limiter:thelimiter.o_valid
clock => acl_loop_limiter:thelimiter.clock
resetn => acl_loop_limiter:thelimiter.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|loop_limiter_average_value0:theloop_limiter_average_value0|acl_loop_limiter:thelimiter
clock => valid_allow[0].CLK
resetn => valid_allow[0].PRESET
i_valid[0] => inc_bin[0].IN0
i_valid[0] => o_valid.IN1
i_valid[0] => LessThan2.IN1
i_stall[0] => o_stall.IN1
i_stall[0] => inc_bin[0].IN1
i_valid_exit[0] => dec_bin[0].IN0
i_stall_exit[0] => dec_bin[0].IN1
o_valid[0] <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_stall[0] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|i_acl_pipeline_keep_going9_average_value_sr:thei_acl_pipeline_keep_going9_average_value_sr
in_i_data[0] => data_mux_q.DATAB
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3
out_feedback_out_1[0] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_feedback_out_1[0]
out_feedback_out_1[1] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_feedback_out_1[1]
out_feedback_out_1[2] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_feedback_out_1[2]
out_feedback_out_1[3] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_feedback_out_1[3]
out_feedback_out_1[4] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_feedback_out_1[4]
out_feedback_out_1[5] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_feedback_out_1[5]
out_feedback_out_1[6] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_feedback_out_1[6]
out_feedback_out_1[7] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_feedback_out_1[7]
in_feedback_stall_in_1[0] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_feedback_stall_in_1[0]
out_feedback_valid_out_1[0] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_feedback_valid_out_1[0]
in_N[0] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[0]
in_N[1] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[1]
in_N[2] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[2]
in_N[3] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[3]
in_N[4] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[4]
in_N[5] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[5]
in_N[6] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[6]
in_N[7] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[7]
in_N[8] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[8]
in_N[9] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[9]
in_N[10] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[10]
in_N[11] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[11]
in_N[12] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[12]
in_N[13] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[13]
in_N[14] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[14]
in_N[15] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[15]
in_N[16] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[16]
in_N[17] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[17]
in_N[18] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[18]
in_N[19] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[19]
in_N[20] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[20]
in_N[21] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[21]
in_N[22] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[22]
in_N[23] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[23]
in_N[24] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[24]
in_N[25] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[25]
in_N[26] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[26]
in_N[27] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[27]
in_N[28] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[28]
in_N[29] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[29]
in_N[30] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[30]
in_N[31] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_N[31]
in_a[0] => ~NO_FANOUT~
in_a[1] => ~NO_FANOUT~
in_a[2] => ~NO_FANOUT~
in_a[3] => ~NO_FANOUT~
in_a[4] => ~NO_FANOUT~
in_a[5] => ~NO_FANOUT~
in_a[6] => ~NO_FANOUT~
in_a[7] => ~NO_FANOUT~
in_a[8] => ~NO_FANOUT~
in_a[9] => ~NO_FANOUT~
in_a[10] => ~NO_FANOUT~
in_a[11] => ~NO_FANOUT~
in_a[12] => ~NO_FANOUT~
in_a[13] => ~NO_FANOUT~
in_a[14] => ~NO_FANOUT~
in_a[15] => ~NO_FANOUT~
in_a[16] => ~NO_FANOUT~
in_a[17] => ~NO_FANOUT~
in_a[18] => ~NO_FANOUT~
in_a[19] => ~NO_FANOUT~
in_a[20] => ~NO_FANOUT~
in_a[21] => ~NO_FANOUT~
in_a[22] => ~NO_FANOUT~
in_a[23] => ~NO_FANOUT~
in_a[24] => ~NO_FANOUT~
in_a[25] => ~NO_FANOUT~
in_a[26] => ~NO_FANOUT~
in_a[27] => ~NO_FANOUT~
in_a[28] => ~NO_FANOUT~
in_a[29] => ~NO_FANOUT~
in_a[30] => ~NO_FANOUT~
in_a[31] => ~NO_FANOUT~
in_a[32] => ~NO_FANOUT~
in_a[33] => ~NO_FANOUT~
in_a[34] => ~NO_FANOUT~
in_a[35] => ~NO_FANOUT~
in_a[36] => ~NO_FANOUT~
in_a[37] => ~NO_FANOUT~
in_a[38] => ~NO_FANOUT~
in_a[39] => ~NO_FANOUT~
in_a[40] => ~NO_FANOUT~
in_a[41] => ~NO_FANOUT~
in_a[42] => ~NO_FANOUT~
in_a[43] => ~NO_FANOUT~
in_a[44] => ~NO_FANOUT~
in_a[45] => ~NO_FANOUT~
in_a[46] => ~NO_FANOUT~
in_a[47] => ~NO_FANOUT~
in_a[48] => ~NO_FANOUT~
in_a[49] => ~NO_FANOUT~
in_a[50] => ~NO_FANOUT~
in_a[51] => ~NO_FANOUT~
in_a[52] => ~NO_FANOUT~
in_a[53] => ~NO_FANOUT~
in_a[54] => ~NO_FANOUT~
in_a[55] => ~NO_FANOUT~
in_a[56] => ~NO_FANOUT~
in_a[57] => ~NO_FANOUT~
in_a[58] => ~NO_FANOUT~
in_a[59] => ~NO_FANOUT~
in_a[60] => ~NO_FANOUT~
in_a[61] => ~NO_FANOUT~
in_a[62] => ~NO_FANOUT~
in_a[63] => ~NO_FANOUT~
in_intel_reserved_ffwd_0_0[0] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[0]
in_intel_reserved_ffwd_0_0[1] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[1]
in_intel_reserved_ffwd_0_0[2] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[2]
in_intel_reserved_ffwd_0_0[3] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[3]
in_intel_reserved_ffwd_0_0[4] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[4]
in_intel_reserved_ffwd_0_0[5] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[5]
in_intel_reserved_ffwd_0_0[6] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[6]
in_intel_reserved_ffwd_0_0[7] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[7]
in_intel_reserved_ffwd_0_0[8] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[8]
in_intel_reserved_ffwd_0_0[9] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[9]
in_intel_reserved_ffwd_0_0[10] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[10]
in_intel_reserved_ffwd_0_0[11] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[11]
in_intel_reserved_ffwd_0_0[12] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[12]
in_intel_reserved_ffwd_0_0[13] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[13]
in_intel_reserved_ffwd_0_0[14] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[14]
in_intel_reserved_ffwd_0_0[15] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[15]
in_intel_reserved_ffwd_0_0[16] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[16]
in_intel_reserved_ffwd_0_0[17] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[17]
in_intel_reserved_ffwd_0_0[18] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[18]
in_intel_reserved_ffwd_0_0[19] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[19]
in_intel_reserved_ffwd_0_0[20] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[20]
in_intel_reserved_ffwd_0_0[21] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[21]
in_intel_reserved_ffwd_0_0[22] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[22]
in_intel_reserved_ffwd_0_0[23] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[23]
in_intel_reserved_ffwd_0_0[24] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[24]
in_intel_reserved_ffwd_0_0[25] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[25]
in_intel_reserved_ffwd_0_0[26] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[26]
in_intel_reserved_ffwd_0_0[27] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[27]
in_intel_reserved_ffwd_0_0[28] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[28]
in_intel_reserved_ffwd_0_0[29] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[29]
in_intel_reserved_ffwd_0_0[30] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[30]
in_intel_reserved_ffwd_0_0[31] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[31]
in_intel_reserved_ffwd_0_0[32] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[32]
in_intel_reserved_ffwd_0_0[33] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[33]
in_intel_reserved_ffwd_0_0[34] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[34]
in_intel_reserved_ffwd_0_0[35] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[35]
in_intel_reserved_ffwd_0_0[36] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[36]
in_intel_reserved_ffwd_0_0[37] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[37]
in_intel_reserved_ffwd_0_0[38] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[38]
in_intel_reserved_ffwd_0_0[39] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[39]
in_intel_reserved_ffwd_0_0[40] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[40]
in_intel_reserved_ffwd_0_0[41] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[41]
in_intel_reserved_ffwd_0_0[42] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[42]
in_intel_reserved_ffwd_0_0[43] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[43]
in_intel_reserved_ffwd_0_0[44] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[44]
in_intel_reserved_ffwd_0_0[45] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[45]
in_intel_reserved_ffwd_0_0[46] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[46]
in_intel_reserved_ffwd_0_0[47] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[47]
in_intel_reserved_ffwd_0_0[48] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[48]
in_intel_reserved_ffwd_0_0[49] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[49]
in_intel_reserved_ffwd_0_0[50] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[50]
in_intel_reserved_ffwd_0_0[51] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[51]
in_intel_reserved_ffwd_0_0[52] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[52]
in_intel_reserved_ffwd_0_0[53] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[53]
in_intel_reserved_ffwd_0_0[54] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[54]
in_intel_reserved_ffwd_0_0[55] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[55]
in_intel_reserved_ffwd_0_0[56] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[56]
in_intel_reserved_ffwd_0_0[57] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[57]
in_intel_reserved_ffwd_0_0[58] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[58]
in_intel_reserved_ffwd_0_0[59] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[59]
in_intel_reserved_ffwd_0_0[60] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[60]
in_intel_reserved_ffwd_0_0[61] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[61]
in_intel_reserved_ffwd_0_0[62] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[62]
in_intel_reserved_ffwd_0_0[63] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_0_0[63]
in_intel_reserved_ffwd_1_0[0] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[0]
in_intel_reserved_ffwd_1_0[1] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[1]
in_intel_reserved_ffwd_1_0[2] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[2]
in_intel_reserved_ffwd_1_0[3] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[3]
in_intel_reserved_ffwd_1_0[4] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[4]
in_intel_reserved_ffwd_1_0[5] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[5]
in_intel_reserved_ffwd_1_0[6] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[6]
in_intel_reserved_ffwd_1_0[7] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[7]
in_intel_reserved_ffwd_1_0[8] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[8]
in_intel_reserved_ffwd_1_0[9] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[9]
in_intel_reserved_ffwd_1_0[10] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[10]
in_intel_reserved_ffwd_1_0[11] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[11]
in_intel_reserved_ffwd_1_0[12] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[12]
in_intel_reserved_ffwd_1_0[13] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[13]
in_intel_reserved_ffwd_1_0[14] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[14]
in_intel_reserved_ffwd_1_0[15] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[15]
in_intel_reserved_ffwd_1_0[16] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[16]
in_intel_reserved_ffwd_1_0[17] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[17]
in_intel_reserved_ffwd_1_0[18] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[18]
in_intel_reserved_ffwd_1_0[19] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[19]
in_intel_reserved_ffwd_1_0[20] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[20]
in_intel_reserved_ffwd_1_0[21] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[21]
in_intel_reserved_ffwd_1_0[22] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[22]
in_intel_reserved_ffwd_1_0[23] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[23]
in_intel_reserved_ffwd_1_0[24] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[24]
in_intel_reserved_ffwd_1_0[25] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[25]
in_intel_reserved_ffwd_1_0[26] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[26]
in_intel_reserved_ffwd_1_0[27] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[27]
in_intel_reserved_ffwd_1_0[28] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[28]
in_intel_reserved_ffwd_1_0[29] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[29]
in_intel_reserved_ffwd_1_0[30] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[30]
in_intel_reserved_ffwd_1_0[31] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[31]
in_intel_reserved_ffwd_1_0[32] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[32]
in_intel_reserved_ffwd_1_0[33] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[33]
in_intel_reserved_ffwd_1_0[34] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[34]
in_intel_reserved_ffwd_1_0[35] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[35]
in_intel_reserved_ffwd_1_0[36] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[36]
in_intel_reserved_ffwd_1_0[37] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[37]
in_intel_reserved_ffwd_1_0[38] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[38]
in_intel_reserved_ffwd_1_0[39] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[39]
in_intel_reserved_ffwd_1_0[40] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[40]
in_intel_reserved_ffwd_1_0[41] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[41]
in_intel_reserved_ffwd_1_0[42] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[42]
in_intel_reserved_ffwd_1_0[43] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[43]
in_intel_reserved_ffwd_1_0[44] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[44]
in_intel_reserved_ffwd_1_0[45] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[45]
in_intel_reserved_ffwd_1_0[46] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[46]
in_intel_reserved_ffwd_1_0[47] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[47]
in_intel_reserved_ffwd_1_0[48] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[48]
in_intel_reserved_ffwd_1_0[49] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[49]
in_intel_reserved_ffwd_1_0[50] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[50]
in_intel_reserved_ffwd_1_0[51] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[51]
in_intel_reserved_ffwd_1_0[52] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[52]
in_intel_reserved_ffwd_1_0[53] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[53]
in_intel_reserved_ffwd_1_0[54] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[54]
in_intel_reserved_ffwd_1_0[55] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[55]
in_intel_reserved_ffwd_1_0[56] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[56]
in_intel_reserved_ffwd_1_0[57] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[57]
in_intel_reserved_ffwd_1_0[58] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[58]
in_intel_reserved_ffwd_1_0[59] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[59]
in_intel_reserved_ffwd_1_0[60] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[60]
in_intel_reserved_ffwd_1_0[61] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[61]
in_intel_reserved_ffwd_1_0[62] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[62]
in_intel_reserved_ffwd_1_0[63] => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.in_intel_reserved_ffwd_1_0[63]
in_stall_in_0[0] => average_value_B3_branch:theaverage_value_B3_branch.in_stall_in_0[0]
in_valid_in_0[0] => average_value_B3_merge:theaverage_value_B3_merge.in_valid_in_0[0]
out_iowr_nb_return_o_fifodata[0] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[0]
out_iowr_nb_return_o_fifodata[1] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[1]
out_iowr_nb_return_o_fifodata[2] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[2]
out_iowr_nb_return_o_fifodata[3] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[3]
out_iowr_nb_return_o_fifodata[4] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[4]
out_iowr_nb_return_o_fifodata[5] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[5]
out_iowr_nb_return_o_fifodata[6] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[6]
out_iowr_nb_return_o_fifodata[7] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[7]
out_iowr_nb_return_o_fifodata[8] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[8]
out_iowr_nb_return_o_fifodata[9] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[9]
out_iowr_nb_return_o_fifodata[10] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[10]
out_iowr_nb_return_o_fifodata[11] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[11]
out_iowr_nb_return_o_fifodata[12] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[12]
out_iowr_nb_return_o_fifodata[13] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[13]
out_iowr_nb_return_o_fifodata[14] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[14]
out_iowr_nb_return_o_fifodata[15] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[15]
out_iowr_nb_return_o_fifodata[16] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[16]
out_iowr_nb_return_o_fifodata[17] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[17]
out_iowr_nb_return_o_fifodata[18] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[18]
out_iowr_nb_return_o_fifodata[19] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[19]
out_iowr_nb_return_o_fifodata[20] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[20]
out_iowr_nb_return_o_fifodata[21] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[21]
out_iowr_nb_return_o_fifodata[22] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[22]
out_iowr_nb_return_o_fifodata[23] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[23]
out_iowr_nb_return_o_fifodata[24] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[24]
out_iowr_nb_return_o_fifodata[25] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[25]
out_iowr_nb_return_o_fifodata[26] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[26]
out_iowr_nb_return_o_fifodata[27] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[27]
out_iowr_nb_return_o_fifodata[28] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[28]
out_iowr_nb_return_o_fifodata[29] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[29]
out_iowr_nb_return_o_fifodata[30] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[30]
out_iowr_nb_return_o_fifodata[31] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifodata[31]
out_iowr_nb_return_o_fifovalid[0] <= bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.out_iowr_nb_return_o_fifovalid[0]
out_stall_out_0[0] <= average_value_B3_merge:theaverage_value_B3_merge.out_stall_out_0[0]
out_valid_out_0[0] <= average_value_B3_branch:theaverage_value_B3_branch.out_valid_out_0[0]
clock => average_value_B3_merge:theaverage_value_B3_merge.clock
clock => average_value_B3_branch:theaverage_value_B3_branch.clock
clock => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.clock
resetn => average_value_B3_merge:theaverage_value_B3_merge.resetn
resetn => average_value_B3_branch:theaverage_value_B3_branch.resetn
resetn => bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|average_value_B3_merge:theaverage_value_B3_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|average_value_B3_branch:theaverage_value_B3_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region
in_intel_reserved_ffwd_0_0[0] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[0]
in_intel_reserved_ffwd_0_0[1] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[1]
in_intel_reserved_ffwd_0_0[2] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[2]
in_intel_reserved_ffwd_0_0[3] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[3]
in_intel_reserved_ffwd_0_0[4] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[4]
in_intel_reserved_ffwd_0_0[5] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[5]
in_intel_reserved_ffwd_0_0[6] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[6]
in_intel_reserved_ffwd_0_0[7] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[7]
in_intel_reserved_ffwd_0_0[8] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[8]
in_intel_reserved_ffwd_0_0[9] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[9]
in_intel_reserved_ffwd_0_0[10] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[10]
in_intel_reserved_ffwd_0_0[11] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[11]
in_intel_reserved_ffwd_0_0[12] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[12]
in_intel_reserved_ffwd_0_0[13] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[13]
in_intel_reserved_ffwd_0_0[14] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[14]
in_intel_reserved_ffwd_0_0[15] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[15]
in_intel_reserved_ffwd_0_0[16] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[16]
in_intel_reserved_ffwd_0_0[17] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[17]
in_intel_reserved_ffwd_0_0[18] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[18]
in_intel_reserved_ffwd_0_0[19] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[19]
in_intel_reserved_ffwd_0_0[20] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[20]
in_intel_reserved_ffwd_0_0[21] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[21]
in_intel_reserved_ffwd_0_0[22] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[22]
in_intel_reserved_ffwd_0_0[23] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[23]
in_intel_reserved_ffwd_0_0[24] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[24]
in_intel_reserved_ffwd_0_0[25] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[25]
in_intel_reserved_ffwd_0_0[26] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[26]
in_intel_reserved_ffwd_0_0[27] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[27]
in_intel_reserved_ffwd_0_0[28] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[28]
in_intel_reserved_ffwd_0_0[29] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[29]
in_intel_reserved_ffwd_0_0[30] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[30]
in_intel_reserved_ffwd_0_0[31] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[31]
in_intel_reserved_ffwd_0_0[32] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[32]
in_intel_reserved_ffwd_0_0[33] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[33]
in_intel_reserved_ffwd_0_0[34] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[34]
in_intel_reserved_ffwd_0_0[35] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[35]
in_intel_reserved_ffwd_0_0[36] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[36]
in_intel_reserved_ffwd_0_0[37] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[37]
in_intel_reserved_ffwd_0_0[38] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[38]
in_intel_reserved_ffwd_0_0[39] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[39]
in_intel_reserved_ffwd_0_0[40] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[40]
in_intel_reserved_ffwd_0_0[41] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[41]
in_intel_reserved_ffwd_0_0[42] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[42]
in_intel_reserved_ffwd_0_0[43] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[43]
in_intel_reserved_ffwd_0_0[44] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[44]
in_intel_reserved_ffwd_0_0[45] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[45]
in_intel_reserved_ffwd_0_0[46] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[46]
in_intel_reserved_ffwd_0_0[47] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[47]
in_intel_reserved_ffwd_0_0[48] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[48]
in_intel_reserved_ffwd_0_0[49] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[49]
in_intel_reserved_ffwd_0_0[50] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[50]
in_intel_reserved_ffwd_0_0[51] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[51]
in_intel_reserved_ffwd_0_0[52] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[52]
in_intel_reserved_ffwd_0_0[53] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[53]
in_intel_reserved_ffwd_0_0[54] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[54]
in_intel_reserved_ffwd_0_0[55] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[55]
in_intel_reserved_ffwd_0_0[56] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[56]
in_intel_reserved_ffwd_0_0[57] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[57]
in_intel_reserved_ffwd_0_0[58] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[58]
in_intel_reserved_ffwd_0_0[59] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[59]
in_intel_reserved_ffwd_0_0[60] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[60]
in_intel_reserved_ffwd_0_0[61] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[61]
in_intel_reserved_ffwd_0_0[62] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[62]
in_intel_reserved_ffwd_0_0[63] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_0_0[63]
in_valid_in[0] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_i_valid[0]
in_valid_in[0] => SE_stall_entry_backStall.IN1
out_valid_out[0] <= i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.out_valid_out[0]
in_intel_reserved_ffwd_1_0[0] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[0]
in_intel_reserved_ffwd_1_0[1] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[1]
in_intel_reserved_ffwd_1_0[2] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[2]
in_intel_reserved_ffwd_1_0[3] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[3]
in_intel_reserved_ffwd_1_0[4] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[4]
in_intel_reserved_ffwd_1_0[5] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[5]
in_intel_reserved_ffwd_1_0[6] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[6]
in_intel_reserved_ffwd_1_0[7] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[7]
in_intel_reserved_ffwd_1_0[8] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[8]
in_intel_reserved_ffwd_1_0[9] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[9]
in_intel_reserved_ffwd_1_0[10] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[10]
in_intel_reserved_ffwd_1_0[11] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[11]
in_intel_reserved_ffwd_1_0[12] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[12]
in_intel_reserved_ffwd_1_0[13] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[13]
in_intel_reserved_ffwd_1_0[14] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[14]
in_intel_reserved_ffwd_1_0[15] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[15]
in_intel_reserved_ffwd_1_0[16] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[16]
in_intel_reserved_ffwd_1_0[17] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[17]
in_intel_reserved_ffwd_1_0[18] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[18]
in_intel_reserved_ffwd_1_0[19] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[19]
in_intel_reserved_ffwd_1_0[20] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[20]
in_intel_reserved_ffwd_1_0[21] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[21]
in_intel_reserved_ffwd_1_0[22] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[22]
in_intel_reserved_ffwd_1_0[23] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[23]
in_intel_reserved_ffwd_1_0[24] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[24]
in_intel_reserved_ffwd_1_0[25] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[25]
in_intel_reserved_ffwd_1_0[26] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[26]
in_intel_reserved_ffwd_1_0[27] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[27]
in_intel_reserved_ffwd_1_0[28] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[28]
in_intel_reserved_ffwd_1_0[29] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[29]
in_intel_reserved_ffwd_1_0[30] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[30]
in_intel_reserved_ffwd_1_0[31] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[31]
in_intel_reserved_ffwd_1_0[32] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[32]
in_intel_reserved_ffwd_1_0[33] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[33]
in_intel_reserved_ffwd_1_0[34] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[34]
in_intel_reserved_ffwd_1_0[35] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[35]
in_intel_reserved_ffwd_1_0[36] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[36]
in_intel_reserved_ffwd_1_0[37] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[37]
in_intel_reserved_ffwd_1_0[38] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[38]
in_intel_reserved_ffwd_1_0[39] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[39]
in_intel_reserved_ffwd_1_0[40] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[40]
in_intel_reserved_ffwd_1_0[41] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[41]
in_intel_reserved_ffwd_1_0[42] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[42]
in_intel_reserved_ffwd_1_0[43] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[43]
in_intel_reserved_ffwd_1_0[44] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[44]
in_intel_reserved_ffwd_1_0[45] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[45]
in_intel_reserved_ffwd_1_0[46] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[46]
in_intel_reserved_ffwd_1_0[47] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[47]
in_intel_reserved_ffwd_1_0[48] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[48]
in_intel_reserved_ffwd_1_0[49] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[49]
in_intel_reserved_ffwd_1_0[50] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[50]
in_intel_reserved_ffwd_1_0[51] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[51]
in_intel_reserved_ffwd_1_0[52] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[52]
in_intel_reserved_ffwd_1_0[53] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[53]
in_intel_reserved_ffwd_1_0[54] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[54]
in_intel_reserved_ffwd_1_0[55] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[55]
in_intel_reserved_ffwd_1_0[56] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[56]
in_intel_reserved_ffwd_1_0[57] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[57]
in_intel_reserved_ffwd_1_0[58] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[58]
in_intel_reserved_ffwd_1_0[59] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[59]
in_intel_reserved_ffwd_1_0[60] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[60]
in_intel_reserved_ffwd_1_0[61] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[61]
in_intel_reserved_ffwd_1_0[62] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[62]
in_intel_reserved_ffwd_1_0[63] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_intel_reserved_ffwd_1_0[63]
out_iowr_nb_return_o_fifodata[0] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[0]
out_iowr_nb_return_o_fifodata[1] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[1]
out_iowr_nb_return_o_fifodata[2] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[2]
out_iowr_nb_return_o_fifodata[3] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[3]
out_iowr_nb_return_o_fifodata[4] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[4]
out_iowr_nb_return_o_fifodata[5] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[5]
out_iowr_nb_return_o_fifodata[6] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[6]
out_iowr_nb_return_o_fifodata[7] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[7]
out_iowr_nb_return_o_fifodata[8] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[8]
out_iowr_nb_return_o_fifodata[9] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[9]
out_iowr_nb_return_o_fifodata[10] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[10]
out_iowr_nb_return_o_fifodata[11] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[11]
out_iowr_nb_return_o_fifodata[12] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[12]
out_iowr_nb_return_o_fifodata[13] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[13]
out_iowr_nb_return_o_fifodata[14] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[14]
out_iowr_nb_return_o_fifodata[15] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[15]
out_iowr_nb_return_o_fifodata[16] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[16]
out_iowr_nb_return_o_fifodata[17] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[17]
out_iowr_nb_return_o_fifodata[18] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[18]
out_iowr_nb_return_o_fifodata[19] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[19]
out_iowr_nb_return_o_fifodata[20] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[20]
out_iowr_nb_return_o_fifodata[21] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[21]
out_iowr_nb_return_o_fifodata[22] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[22]
out_iowr_nb_return_o_fifodata[23] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[23]
out_iowr_nb_return_o_fifodata[24] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[24]
out_iowr_nb_return_o_fifodata[25] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[25]
out_iowr_nb_return_o_fifodata[26] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[26]
out_iowr_nb_return_o_fifodata[27] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[27]
out_iowr_nb_return_o_fifodata[28] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[28]
out_iowr_nb_return_o_fifodata[29] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[29]
out_iowr_nb_return_o_fifodata[30] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[30]
out_iowr_nb_return_o_fifodata[31] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifodata[31]
out_iowr_nb_return_o_fifovalid[0] <= i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.out_iowr_nb_return_o_fifovalid[0]
out_feedback_out_1[0] <= i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.out_feedback_out_1[0]
out_feedback_out_1[1] <= i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.out_feedback_out_1[1]
out_feedback_out_1[2] <= i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.out_feedback_out_1[2]
out_feedback_out_1[3] <= i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.out_feedback_out_1[3]
out_feedback_out_1[4] <= i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.out_feedback_out_1[4]
out_feedback_out_1[5] <= i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.out_feedback_out_1[5]
out_feedback_out_1[6] <= i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.out_feedback_out_1[6]
out_feedback_out_1[7] <= i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.out_feedback_out_1[7]
in_feedback_stall_in_1[0] => i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.in_feedback_stall_in_1[0]
out_feedback_valid_out_1[0] <= i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.out_feedback_valid_out_1[0]
in_N[0] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[0]
in_N[1] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[1]
in_N[2] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[2]
in_N[3] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[3]
in_N[4] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[4]
in_N[5] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[5]
in_N[6] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[6]
in_N[7] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[7]
in_N[8] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[8]
in_N[9] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[9]
in_N[10] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[10]
in_N[11] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[11]
in_N[12] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[12]
in_N[13] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[13]
in_N[14] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[14]
in_N[15] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[15]
in_N[16] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[16]
in_N[17] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[17]
in_N[18] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[18]
in_N[19] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[19]
in_N[20] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[20]
in_N[21] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[21]
in_N[22] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[22]
in_N[23] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[23]
in_N[24] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[24]
in_N[25] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[25]
in_N[26] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[26]
in_N[27] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[27]
in_N[28] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[28]
in_N[29] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[29]
in_N[30] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[30]
in_N[31] => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.in_N[31]
in_stall_in[0] => SE_out_i_acl_push_i1_throttle_push_average_value_backStall[0].IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
clock => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.clock
clock => i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.clock
clock => i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.clock
resetn => i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x.resetn
resetn => i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value.resetn
resetn => i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x
in_i_valid[0] => input_accepted_and_q[0].IN1
in_unnamed_average_value5_0[0] => ~NO_FANOUT~
out_c0_exit18_0[0] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_0[0]
out_c0_exit18_1[0] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[0]
out_c0_exit18_1[1] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[1]
out_c0_exit18_1[2] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[2]
out_c0_exit18_1[3] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[3]
out_c0_exit18_1[4] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[4]
out_c0_exit18_1[5] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[5]
out_c0_exit18_1[6] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[6]
out_c0_exit18_1[7] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[7]
out_c0_exit18_1[8] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[8]
out_c0_exit18_1[9] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[9]
out_c0_exit18_1[10] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[10]
out_c0_exit18_1[11] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[11]
out_c0_exit18_1[12] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[12]
out_c0_exit18_1[13] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[13]
out_c0_exit18_1[14] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[14]
out_c0_exit18_1[15] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[15]
out_c0_exit18_1[16] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[16]
out_c0_exit18_1[17] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[17]
out_c0_exit18_1[18] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[18]
out_c0_exit18_1[19] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[19]
out_c0_exit18_1[20] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[20]
out_c0_exit18_1[21] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[21]
out_c0_exit18_1[22] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[22]
out_c0_exit18_1[23] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[23]
out_c0_exit18_1[24] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[24]
out_c0_exit18_1[25] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[25]
out_c0_exit18_1[26] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[26]
out_c0_exit18_1[27] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[27]
out_c0_exit18_1[28] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[28]
out_c0_exit18_1[29] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[29]
out_c0_exit18_1[30] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[30]
out_c0_exit18_1[31] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_data_out_1[31]
out_o_valid[0] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_valid_out[0]
in_intel_reserved_ffwd_0_0[0] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[0]
in_intel_reserved_ffwd_0_0[1] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[1]
in_intel_reserved_ffwd_0_0[2] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[2]
in_intel_reserved_ffwd_0_0[3] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[3]
in_intel_reserved_ffwd_0_0[4] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[4]
in_intel_reserved_ffwd_0_0[5] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[5]
in_intel_reserved_ffwd_0_0[6] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[6]
in_intel_reserved_ffwd_0_0[7] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[7]
in_intel_reserved_ffwd_0_0[8] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[8]
in_intel_reserved_ffwd_0_0[9] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[9]
in_intel_reserved_ffwd_0_0[10] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[10]
in_intel_reserved_ffwd_0_0[11] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[11]
in_intel_reserved_ffwd_0_0[12] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[12]
in_intel_reserved_ffwd_0_0[13] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[13]
in_intel_reserved_ffwd_0_0[14] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[14]
in_intel_reserved_ffwd_0_0[15] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[15]
in_intel_reserved_ffwd_0_0[16] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[16]
in_intel_reserved_ffwd_0_0[17] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[17]
in_intel_reserved_ffwd_0_0[18] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[18]
in_intel_reserved_ffwd_0_0[19] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[19]
in_intel_reserved_ffwd_0_0[20] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[20]
in_intel_reserved_ffwd_0_0[21] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[21]
in_intel_reserved_ffwd_0_0[22] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[22]
in_intel_reserved_ffwd_0_0[23] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[23]
in_intel_reserved_ffwd_0_0[24] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[24]
in_intel_reserved_ffwd_0_0[25] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[25]
in_intel_reserved_ffwd_0_0[26] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[26]
in_intel_reserved_ffwd_0_0[27] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[27]
in_intel_reserved_ffwd_0_0[28] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[28]
in_intel_reserved_ffwd_0_0[29] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[29]
in_intel_reserved_ffwd_0_0[30] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[30]
in_intel_reserved_ffwd_0_0[31] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[31]
in_intel_reserved_ffwd_0_0[32] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[32]
in_intel_reserved_ffwd_0_0[33] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[33]
in_intel_reserved_ffwd_0_0[34] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[34]
in_intel_reserved_ffwd_0_0[35] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[35]
in_intel_reserved_ffwd_0_0[36] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[36]
in_intel_reserved_ffwd_0_0[37] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[37]
in_intel_reserved_ffwd_0_0[38] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[38]
in_intel_reserved_ffwd_0_0[39] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[39]
in_intel_reserved_ffwd_0_0[40] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[40]
in_intel_reserved_ffwd_0_0[41] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[41]
in_intel_reserved_ffwd_0_0[42] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[42]
in_intel_reserved_ffwd_0_0[43] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[43]
in_intel_reserved_ffwd_0_0[44] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[44]
in_intel_reserved_ffwd_0_0[45] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[45]
in_intel_reserved_ffwd_0_0[46] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[46]
in_intel_reserved_ffwd_0_0[47] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[47]
in_intel_reserved_ffwd_0_0[48] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[48]
in_intel_reserved_ffwd_0_0[49] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[49]
in_intel_reserved_ffwd_0_0[50] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[50]
in_intel_reserved_ffwd_0_0[51] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[51]
in_intel_reserved_ffwd_0_0[52] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[52]
in_intel_reserved_ffwd_0_0[53] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[53]
in_intel_reserved_ffwd_0_0[54] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[54]
in_intel_reserved_ffwd_0_0[55] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[55]
in_intel_reserved_ffwd_0_0[56] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[56]
in_intel_reserved_ffwd_0_0[57] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[57]
in_intel_reserved_ffwd_0_0[58] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[58]
in_intel_reserved_ffwd_0_0[59] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[59]
in_intel_reserved_ffwd_0_0[60] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[60]
in_intel_reserved_ffwd_0_0[61] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[61]
in_intel_reserved_ffwd_0_0[62] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[62]
in_intel_reserved_ffwd_0_0[63] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_0_0[63]
in_intel_reserved_ffwd_1_0[0] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[0]
in_intel_reserved_ffwd_1_0[1] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[1]
in_intel_reserved_ffwd_1_0[2] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[2]
in_intel_reserved_ffwd_1_0[3] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[3]
in_intel_reserved_ffwd_1_0[4] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[4]
in_intel_reserved_ffwd_1_0[5] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[5]
in_intel_reserved_ffwd_1_0[6] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[6]
in_intel_reserved_ffwd_1_0[7] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[7]
in_intel_reserved_ffwd_1_0[8] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[8]
in_intel_reserved_ffwd_1_0[9] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[9]
in_intel_reserved_ffwd_1_0[10] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[10]
in_intel_reserved_ffwd_1_0[11] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[11]
in_intel_reserved_ffwd_1_0[12] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[12]
in_intel_reserved_ffwd_1_0[13] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[13]
in_intel_reserved_ffwd_1_0[14] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[14]
in_intel_reserved_ffwd_1_0[15] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[15]
in_intel_reserved_ffwd_1_0[16] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[16]
in_intel_reserved_ffwd_1_0[17] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[17]
in_intel_reserved_ffwd_1_0[18] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[18]
in_intel_reserved_ffwd_1_0[19] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[19]
in_intel_reserved_ffwd_1_0[20] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[20]
in_intel_reserved_ffwd_1_0[21] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[21]
in_intel_reserved_ffwd_1_0[22] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[22]
in_intel_reserved_ffwd_1_0[23] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[23]
in_intel_reserved_ffwd_1_0[24] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[24]
in_intel_reserved_ffwd_1_0[25] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[25]
in_intel_reserved_ffwd_1_0[26] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[26]
in_intel_reserved_ffwd_1_0[27] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[27]
in_intel_reserved_ffwd_1_0[28] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[28]
in_intel_reserved_ffwd_1_0[29] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[29]
in_intel_reserved_ffwd_1_0[30] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[30]
in_intel_reserved_ffwd_1_0[31] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[31]
in_intel_reserved_ffwd_1_0[32] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[32]
in_intel_reserved_ffwd_1_0[33] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[33]
in_intel_reserved_ffwd_1_0[34] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[34]
in_intel_reserved_ffwd_1_0[35] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[35]
in_intel_reserved_ffwd_1_0[36] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[36]
in_intel_reserved_ffwd_1_0[37] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[37]
in_intel_reserved_ffwd_1_0[38] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[38]
in_intel_reserved_ffwd_1_0[39] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[39]
in_intel_reserved_ffwd_1_0[40] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[40]
in_intel_reserved_ffwd_1_0[41] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[41]
in_intel_reserved_ffwd_1_0[42] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[42]
in_intel_reserved_ffwd_1_0[43] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[43]
in_intel_reserved_ffwd_1_0[44] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[44]
in_intel_reserved_ffwd_1_0[45] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[45]
in_intel_reserved_ffwd_1_0[46] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[46]
in_intel_reserved_ffwd_1_0[47] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[47]
in_intel_reserved_ffwd_1_0[48] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[48]
in_intel_reserved_ffwd_1_0[49] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[49]
in_intel_reserved_ffwd_1_0[50] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[50]
in_intel_reserved_ffwd_1_0[51] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[51]
in_intel_reserved_ffwd_1_0[52] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[52]
in_intel_reserved_ffwd_1_0[53] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[53]
in_intel_reserved_ffwd_1_0[54] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[54]
in_intel_reserved_ffwd_1_0[55] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[55]
in_intel_reserved_ffwd_1_0[56] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[56]
in_intel_reserved_ffwd_1_0[57] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[57]
in_intel_reserved_ffwd_1_0[58] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[58]
in_intel_reserved_ffwd_1_0[59] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[59]
in_intel_reserved_ffwd_1_0[60] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[60]
in_intel_reserved_ffwd_1_0[61] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[61]
in_intel_reserved_ffwd_1_0[62] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[62]
in_intel_reserved_ffwd_1_0[63] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_intel_reserved_ffwd_1_0[63]
in_N[0] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[0]
in_N[1] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[1]
in_N[2] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[2]
in_N[3] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[3]
in_N[4] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[4]
in_N[5] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[5]
in_N[6] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[6]
in_N[7] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[7]
in_N[8] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[8]
in_N[9] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[9]
in_N[10] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[10]
in_N[11] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[11]
in_N[12] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[12]
in_N[13] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[13]
in_N[14] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[14]
in_N[15] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[15]
in_N[16] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[16]
in_N[17] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[17]
in_N[18] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[18]
in_N[19] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[19]
in_N[20] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[20]
in_N[21] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[21]
in_N[22] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[22]
in_N[23] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[23]
in_N[24] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[24]
in_N[25] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[25]
in_N[26] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[26]
in_N[27] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[27]
in_N[28] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[28]
in_N[29] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[29]
in_N[30] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[30]
in_N[31] => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.in_N[31]
in_i_stall[0] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.in_stall_in[0]
out_o_stall[0] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.out_stall_entry[0]
clock => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.clock
clock => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.clock
resetn => i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x.resetn
resetn => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x
out_c0_exi117_0[0] <= <GND>
out_c0_exi117_1[0] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[0]
out_c0_exi117_1[1] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[1]
out_c0_exi117_1[2] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[2]
out_c0_exi117_1[3] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[3]
out_c0_exi117_1[4] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[4]
out_c0_exi117_1[5] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[5]
out_c0_exi117_1[6] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[6]
out_c0_exi117_1[7] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[7]
out_c0_exi117_1[8] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[8]
out_c0_exi117_1[9] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[9]
out_c0_exi117_1[10] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[10]
out_c0_exi117_1[11] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[11]
out_c0_exi117_1[12] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[12]
out_c0_exi117_1[13] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[13]
out_c0_exi117_1[14] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[14]
out_c0_exi117_1[15] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[15]
out_c0_exi117_1[16] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[16]
out_c0_exi117_1[17] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[17]
out_c0_exi117_1[18] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[18]
out_c0_exi117_1[19] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[19]
out_c0_exi117_1[20] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[20]
out_c0_exi117_1[21] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[21]
out_c0_exi117_1[22] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[22]
out_c0_exi117_1[23] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[23]
out_c0_exi117_1[24] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[24]
out_c0_exi117_1[25] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[25]
out_c0_exi117_1[26] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[26]
out_c0_exi117_1[27] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[27]
out_c0_exi117_1[28] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[28]
out_c0_exi117_1[29] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[29]
out_c0_exi117_1[30] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[30]
out_c0_exi117_1[31] <= floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.out_primWireOut[31]
out_o_valid[0] <= dspba_delay:redist131_sync_in_in_i_valid_25.xout[0]
in_N[0] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[0]
in_N[0] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[0]
in_N[1] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[1]
in_N[1] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[1]
in_N[2] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[2]
in_N[2] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[2]
in_N[3] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[3]
in_N[3] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[3]
in_N[4] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[4]
in_N[4] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[4]
in_N[5] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[5]
in_N[5] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[5]
in_N[6] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[6]
in_N[6] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[6]
in_N[7] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[7]
in_N[7] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[7]
in_N[8] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[8]
in_N[8] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[8]
in_N[9] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[9]
in_N[9] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[9]
in_N[10] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[10]
in_N[10] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[10]
in_N[11] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[11]
in_N[11] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[11]
in_N[12] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[12]
in_N[12] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[12]
in_N[13] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[13]
in_N[13] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[13]
in_N[14] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[14]
in_N[14] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[14]
in_N[15] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[15]
in_N[15] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[15]
in_N[16] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[16]
in_N[16] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[16]
in_N[17] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[17]
in_N[17] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[17]
in_N[18] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[18]
in_N[18] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[18]
in_N[19] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[19]
in_N[19] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[19]
in_N[20] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[20]
in_N[20] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[20]
in_N[21] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[21]
in_N[21] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[21]
in_N[22] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[22]
in_N[22] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[22]
in_N[23] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[23]
in_N[23] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[23]
in_N[24] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[24]
in_N[24] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[24]
in_N[25] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[25]
in_N[25] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[25]
in_N[26] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[26]
in_N[26] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[26]
in_N[27] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[27]
in_N[27] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[27]
in_N[28] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[28]
in_N[28] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[28]
in_N[29] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[29]
in_N[29] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[29]
in_N[30] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[30]
in_N[30] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[30]
in_N[31] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_buffer_in[31]
in_N[31] => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.in_buffer_in[31]
in_i_valid[0] => dspba_delay:redist130_sync_in_in_i_valid_9.xin[0]
in_i_valid[0] => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.in_valid_in[0]
in_intel_reserved_ffwd_0_0[0] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[0]
in_intel_reserved_ffwd_0_0[1] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[1]
in_intel_reserved_ffwd_0_0[2] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[2]
in_intel_reserved_ffwd_0_0[3] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[3]
in_intel_reserved_ffwd_0_0[4] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[4]
in_intel_reserved_ffwd_0_0[5] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[5]
in_intel_reserved_ffwd_0_0[6] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[6]
in_intel_reserved_ffwd_0_0[7] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[7]
in_intel_reserved_ffwd_0_0[8] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[8]
in_intel_reserved_ffwd_0_0[9] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[9]
in_intel_reserved_ffwd_0_0[10] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[10]
in_intel_reserved_ffwd_0_0[11] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[11]
in_intel_reserved_ffwd_0_0[12] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[12]
in_intel_reserved_ffwd_0_0[13] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[13]
in_intel_reserved_ffwd_0_0[14] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[14]
in_intel_reserved_ffwd_0_0[15] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[15]
in_intel_reserved_ffwd_0_0[16] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[16]
in_intel_reserved_ffwd_0_0[17] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[17]
in_intel_reserved_ffwd_0_0[18] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[18]
in_intel_reserved_ffwd_0_0[19] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[19]
in_intel_reserved_ffwd_0_0[20] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[20]
in_intel_reserved_ffwd_0_0[21] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[21]
in_intel_reserved_ffwd_0_0[22] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[22]
in_intel_reserved_ffwd_0_0[23] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[23]
in_intel_reserved_ffwd_0_0[24] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[24]
in_intel_reserved_ffwd_0_0[25] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[25]
in_intel_reserved_ffwd_0_0[26] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[26]
in_intel_reserved_ffwd_0_0[27] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[27]
in_intel_reserved_ffwd_0_0[28] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[28]
in_intel_reserved_ffwd_0_0[29] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[29]
in_intel_reserved_ffwd_0_0[30] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[30]
in_intel_reserved_ffwd_0_0[31] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[31]
in_intel_reserved_ffwd_0_0[32] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[32]
in_intel_reserved_ffwd_0_0[33] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[33]
in_intel_reserved_ffwd_0_0[34] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[34]
in_intel_reserved_ffwd_0_0[35] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[35]
in_intel_reserved_ffwd_0_0[36] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[36]
in_intel_reserved_ffwd_0_0[37] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[37]
in_intel_reserved_ffwd_0_0[38] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[38]
in_intel_reserved_ffwd_0_0[39] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[39]
in_intel_reserved_ffwd_0_0[40] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[40]
in_intel_reserved_ffwd_0_0[41] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[41]
in_intel_reserved_ffwd_0_0[42] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[42]
in_intel_reserved_ffwd_0_0[43] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[43]
in_intel_reserved_ffwd_0_0[44] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[44]
in_intel_reserved_ffwd_0_0[45] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[45]
in_intel_reserved_ffwd_0_0[46] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[46]
in_intel_reserved_ffwd_0_0[47] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[47]
in_intel_reserved_ffwd_0_0[48] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[48]
in_intel_reserved_ffwd_0_0[49] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[49]
in_intel_reserved_ffwd_0_0[50] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[50]
in_intel_reserved_ffwd_0_0[51] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[51]
in_intel_reserved_ffwd_0_0[52] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[52]
in_intel_reserved_ffwd_0_0[53] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[53]
in_intel_reserved_ffwd_0_0[54] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[54]
in_intel_reserved_ffwd_0_0[55] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[55]
in_intel_reserved_ffwd_0_0[56] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[56]
in_intel_reserved_ffwd_0_0[57] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[57]
in_intel_reserved_ffwd_0_0[58] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[58]
in_intel_reserved_ffwd_0_0[59] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[59]
in_intel_reserved_ffwd_0_0[60] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[60]
in_intel_reserved_ffwd_0_0[61] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[61]
in_intel_reserved_ffwd_0_0[62] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[62]
in_intel_reserved_ffwd_0_0[63] => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.in_intel_reserved_ffwd_0_0[63]
in_intel_reserved_ffwd_1_0[0] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[0]
in_intel_reserved_ffwd_1_0[1] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[1]
in_intel_reserved_ffwd_1_0[2] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[2]
in_intel_reserved_ffwd_1_0[3] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[3]
in_intel_reserved_ffwd_1_0[4] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[4]
in_intel_reserved_ffwd_1_0[5] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[5]
in_intel_reserved_ffwd_1_0[6] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[6]
in_intel_reserved_ffwd_1_0[7] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[7]
in_intel_reserved_ffwd_1_0[8] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[8]
in_intel_reserved_ffwd_1_0[9] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[9]
in_intel_reserved_ffwd_1_0[10] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[10]
in_intel_reserved_ffwd_1_0[11] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[11]
in_intel_reserved_ffwd_1_0[12] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[12]
in_intel_reserved_ffwd_1_0[13] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[13]
in_intel_reserved_ffwd_1_0[14] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[14]
in_intel_reserved_ffwd_1_0[15] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[15]
in_intel_reserved_ffwd_1_0[16] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[16]
in_intel_reserved_ffwd_1_0[17] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[17]
in_intel_reserved_ffwd_1_0[18] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[18]
in_intel_reserved_ffwd_1_0[19] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[19]
in_intel_reserved_ffwd_1_0[20] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[20]
in_intel_reserved_ffwd_1_0[21] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[21]
in_intel_reserved_ffwd_1_0[22] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[22]
in_intel_reserved_ffwd_1_0[23] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[23]
in_intel_reserved_ffwd_1_0[24] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[24]
in_intel_reserved_ffwd_1_0[25] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[25]
in_intel_reserved_ffwd_1_0[26] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[26]
in_intel_reserved_ffwd_1_0[27] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[27]
in_intel_reserved_ffwd_1_0[28] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[28]
in_intel_reserved_ffwd_1_0[29] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[29]
in_intel_reserved_ffwd_1_0[30] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[30]
in_intel_reserved_ffwd_1_0[31] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[31]
in_intel_reserved_ffwd_1_0[32] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[32]
in_intel_reserved_ffwd_1_0[33] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[33]
in_intel_reserved_ffwd_1_0[34] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[34]
in_intel_reserved_ffwd_1_0[35] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[35]
in_intel_reserved_ffwd_1_0[36] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[36]
in_intel_reserved_ffwd_1_0[37] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[37]
in_intel_reserved_ffwd_1_0[38] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[38]
in_intel_reserved_ffwd_1_0[39] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[39]
in_intel_reserved_ffwd_1_0[40] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[40]
in_intel_reserved_ffwd_1_0[41] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[41]
in_intel_reserved_ffwd_1_0[42] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[42]
in_intel_reserved_ffwd_1_0[43] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[43]
in_intel_reserved_ffwd_1_0[44] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[44]
in_intel_reserved_ffwd_1_0[45] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[45]
in_intel_reserved_ffwd_1_0[46] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[46]
in_intel_reserved_ffwd_1_0[47] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[47]
in_intel_reserved_ffwd_1_0[48] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[48]
in_intel_reserved_ffwd_1_0[49] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[49]
in_intel_reserved_ffwd_1_0[50] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[50]
in_intel_reserved_ffwd_1_0[51] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[51]
in_intel_reserved_ffwd_1_0[52] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[52]
in_intel_reserved_ffwd_1_0[53] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[53]
in_intel_reserved_ffwd_1_0[54] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[54]
in_intel_reserved_ffwd_1_0[55] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[55]
in_intel_reserved_ffwd_1_0[56] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[56]
in_intel_reserved_ffwd_1_0[57] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[57]
in_intel_reserved_ffwd_1_0[58] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[58]
in_intel_reserved_ffwd_1_0[59] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[59]
in_intel_reserved_ffwd_1_0[60] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[60]
in_intel_reserved_ffwd_1_0[61] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[61]
in_intel_reserved_ffwd_1_0[62] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[62]
in_intel_reserved_ffwd_1_0[63] => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.in_intel_reserved_ffwd_1_0[63]
clock => dspba_delay:redist130_sync_in_in_i_valid_9.clk
clock => i_cmp38_i_average_value_o[17].CLK
clock => i_cond3_i_average_value_q[0].CLK
clock => i_cond3_i_average_value_q[1].CLK
clock => i_cond3_i_average_value_q[2].CLK
clock => i_cond3_i_average_value_q[3].CLK
clock => i_cond3_i_average_value_q[4].CLK
clock => i_cond3_i_average_value_q[5].CLK
clock => i_cond3_i_average_value_q[6].CLK
clock => i_cond3_i_average_value_q[7].CLK
clock => i_cond3_i_average_value_q[8].CLK
clock => i_cond3_i_average_value_q[9].CLK
clock => i_cond3_i_average_value_q[10].CLK
clock => i_cond3_i_average_value_q[11].CLK
clock => i_cond3_i_average_value_q[12].CLK
clock => i_cond3_i_average_value_q[13].CLK
clock => i_cond3_i_average_value_q[14].CLK
clock => i_cond3_i_average_value_q[15].CLK
clock => i_cond3_i_average_value_q[16].CLK
clock => i_cond3_i_average_value_q[17].CLK
clock => i_cond3_i_average_value_q[18].CLK
clock => i_cond3_i_average_value_q[19].CLK
clock => i_cond3_i_average_value_q[20].CLK
clock => i_cond3_i_average_value_q[21].CLK
clock => i_cond3_i_average_value_q[22].CLK
clock => i_cond3_i_average_value_q[23].CLK
clock => i_cond3_i_average_value_q[24].CLK
clock => i_cond3_i_average_value_q[25].CLK
clock => i_cond3_i_average_value_q[26].CLK
clock => i_cond3_i_average_value_q[27].CLK
clock => i_cond3_i_average_value_q[28].CLK
clock => i_cond3_i_average_value_q[29].CLK
clock => i_cond3_i_average_value_q[30].CLK
clock => i_cond3_i_average_value_q[31].CLK
clock => dspba_delay:redist131_sync_in_in_i_valid_25.clk
clock => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.clock
clock => dspba_delay:redist132_i_syncbuf_n_sync_buffer3_average_value_out_buffer_out_1.clk
clock => dspba_delay:redist82_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_u_1.clk
clock => dspba_delay:redist78_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_q_1.clk
clock => dspba_delay:redist77_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_p_1.clk
clock => dspba_delay:redist76_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o_1.clk
clock => dspba_delay:redist75_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_n_1.clk
clock => dspba_delay:redist74_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_m_1.clk
clock => dspba_delay:redist73_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_l_1.clk
clock => dspba_delay:redist72_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_k_1.clk
clock => dspba_delay:redist70_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_i_1.clk
clock => dspba_delay:redist69_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_h_1.clk
clock => dspba_delay:redist68_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_g_1.clk
clock => dspba_delay:redist67_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_f_1.clk
clock => dspba_delay:redist122_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_9_1.clk
clock => dspba_delay:redist121_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_8_1.clk
clock => dspba_delay:redist119_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_6_1.clk
clock => dspba_delay:redist118_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_5_1.clk
clock => dspba_delay:redist117_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_4_1.clk
clock => dspba_delay:redist116_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_3_1.clk
clock => dspba_delay:redist115_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_2_1.clk
clock => dspba_delay:redist114_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_1_1.clk
clock => dspba_delay:redist113_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_zz_1.clk
clock => dspba_delay:redist112_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_yy_1.clk
clock => dspba_delay:redist111_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_xx_1.clk
clock => dspba_delay:redist110_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ww_1.clk
clock => dspba_delay:redist108_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_uu_1.clk
clock => dspba_delay:redist107_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_tt_1.clk
clock => dspba_delay:redist106_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ss_1.clk
clock => dspba_delay:redist105_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_rr_1.clk
clock => dspba_delay:redist104_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_qq_1.clk
clock => dspba_delay:redist103_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_pp_1.clk
clock => dspba_delay:redist102_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_oo_1.clk
clock => dspba_delay:redist101_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_nn_1.clk
clock => dspba_delay:redist100_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_mm_1.clk
clock => dspba_delay:redist99_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ll_1.clk
clock => dspba_delay:redist97_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_jj_1.clk
clock => dspba_delay:redist96_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ii_1.clk
clock => dspba_delay:redist95_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_hh_1.clk
clock => dspba_delay:redist94_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_gg_1.clk
clock => dspba_delay:redist93_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ff_1.clk
clock => dspba_delay:redist92_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ee_1.clk
clock => dspba_delay:redist91_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_dd_1.clk
clock => dspba_delay:redist90_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_cc_1.clk
clock => dspba_delay:redist89_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_bb_1.clk
clock => dspba_delay:redist88_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_aa_1.clk
clock => dspba_delay:redist86_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_y_1.clk
clock => dspba_delay:redist85_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_x_1.clk
clock => dspba_delay:redist84_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_w_1.clk
clock => dspba_delay:redist83_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_v_1.clk
clock => dspba_delay:redist81_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_t_1.clk
clock => dspba_delay:redist80_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_s_1.clk
clock => dspba_delay:redist79_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_r_1.clk
clock => dspba_delay:redist71_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_j_1.clk
clock => dspba_delay:redist66_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_e_1.clk
clock => dspba_delay:redist65_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_d_1.clk
clock => dspba_delay:redist126_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o63_1.clk
clock => dspba_delay:redist125_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o62_1.clk
clock => dspba_delay:redist124_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o61_1.clk
clock => dspba_delay:redist123_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_0_1.clk
clock => dspba_delay:redist120_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_7_1.clk
clock => dspba_delay:redist109_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_vv_1.clk
clock => dspba_delay:redist98_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_kk_1.clk
clock => dspba_delay:redist87_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_z_1.clk
clock => dspba_delay:redist64_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_c_1.clk
clock => dspba_delay:redist63_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_b_1.clk
clock => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.clock
clock => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.clock
clock => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.clock
clock => dspba_delay:redist135_i_select1_average_value_vt_join_q_1.clk
clock => dspba_delay:redist136_i_llvm_ctpop_i32_unnamed_average_value6_average_value_vt_select_5_b_1.clk
clock => dspba_delay:i_cmp37_i_average_value_delay.clk
clock => dspba_delay:i_cmp35_i_average_value_delay.clk
clock => dspba_delay:redist139_i_cmp9_i_average_value_c_1.clk
clock => dspba_delay:redist15_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_q_1.clk
clock => dspba_delay:redist14_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_p_1.clk
clock => dspba_delay:redist13_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_o_1.clk
clock => dspba_delay:redist12_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_n_1.clk
clock => dspba_delay:redist11_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_m_1.clk
clock => dspba_delay:redist10_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_l_1.clk
clock => dspba_delay:redist9_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_k_1.clk
clock => dspba_delay:redist7_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_i_1.clk
clock => dspba_delay:redist6_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_h_1.clk
clock => dspba_delay:redist5_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_g_1.clk
clock => dspba_delay:redist4_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_f_1.clk
clock => dspba_delay:redist58_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_8_1.clk
clock => dspba_delay:redist57_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_7_1.clk
clock => dspba_delay:redist55_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_5_1.clk
clock => dspba_delay:redist54_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_4_1.clk
clock => dspba_delay:redist53_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_3_1.clk
clock => dspba_delay:redist52_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_2_1.clk
clock => dspba_delay:redist51_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_1_1.clk
clock => dspba_delay:redist50_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_zz_1.clk
clock => dspba_delay:redist49_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_yy_1.clk
clock => dspba_delay:redist48_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_xx_1.clk
clock => dspba_delay:redist47_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ww_1.clk
clock => dspba_delay:redist46_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_vv_1.clk
clock => dspba_delay:redist44_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_tt_1.clk
clock => dspba_delay:redist43_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ss_1.clk
clock => dspba_delay:redist42_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_rr_1.clk
clock => dspba_delay:redist41_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_qq_1.clk
clock => dspba_delay:redist40_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_pp_1.clk
clock => dspba_delay:redist39_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_oo_1.clk
clock => dspba_delay:redist38_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_nn_1.clk
clock => dspba_delay:redist37_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_mm_1.clk
clock => dspba_delay:redist36_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ll_1.clk
clock => dspba_delay:redist35_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_kk_1.clk
clock => dspba_delay:redist33_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ii_1.clk
clock => dspba_delay:redist32_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_hh_1.clk
clock => dspba_delay:redist31_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_gg_1.clk
clock => dspba_delay:redist30_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ff_1.clk
clock => dspba_delay:redist29_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ee_1.clk
clock => dspba_delay:redist28_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_dd_1.clk
clock => dspba_delay:redist27_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_cc_1.clk
clock => dspba_delay:redist26_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_bb_1.clk
clock => dspba_delay:redist25_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_aa_1.clk
clock => dspba_delay:redist24_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_z_1.clk
clock => dspba_delay:redist22_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_x_1.clk
clock => dspba_delay:redist21_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_w_1.clk
clock => dspba_delay:redist20_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_v_1.clk
clock => dspba_delay:redist19_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_u_1.clk
clock => dspba_delay:redist18_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_t_1.clk
clock => dspba_delay:redist17_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_s_1.clk
clock => dspba_delay:redist16_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_r_1.clk
clock => dspba_delay:redist8_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_j_1.clk
clock => dspba_delay:redist3_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_e_1.clk
clock => dspba_delay:redist2_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_d_1.clk
clock => dspba_delay:redist62_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_o62_1.clk
clock => dspba_delay:redist61_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_o61_1.clk
clock => dspba_delay:redist60_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_0_1.clk
clock => dspba_delay:redist59_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_9_1.clk
clock => dspba_delay:redist56_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_6_1.clk
clock => dspba_delay:redist45_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_uu_1.clk
clock => dspba_delay:redist34_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_jj_1.clk
clock => dspba_delay:redist23_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_y_1.clk
clock => dspba_delay:redist1_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_c_1.clk
clock => dspba_delay:redist0_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_b_1.clk
clock => dspba_delay:redist127_i_or352_i_average_value_BitSelect_for_b_b_1.clk
clock => dspba_delay:redist133_i_sub30_i_average_value_vt_select_13_b_1.clk
clock => dspba_delay:redist128_i_conv353_i_op_average_value_BitSelect_for_a_b_1.clk
clock => dspba_delay:redist140_i_and2_i52_average_value_vt_select_51_b_1.clk
clock => dspba_delay:i_cmp5_i_average_value_delay.clk
clock => dspba_delay:redist138_i_conv50_i_average_value_vt_select_55_b_1.clk
clock => dspba_delay:redist129_i_and4_i27_average_value_BitSelect_for_a_b_1.clk
clock => dspba_delay:redist134_i_shl_i26_average_value_vt_select_63_b_1.clk
clock => dspba_delay:i_or6_i_average_value_delay.clk
clock => floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value.clock
clock => dspba_delay:redist137_i_div_average_value_out_primWireOut_1.clk
clock => floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.clock
resetn => dspba_delay:redist130_sync_in_in_i_valid_9.aclr
resetn => dspba_delay:redist131_sync_in_in_i_valid_25.aclr
resetn => i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value.resetn
resetn => dspba_delay:redist132_i_syncbuf_n_sync_buffer3_average_value_out_buffer_out_1.aclr
resetn => dspba_delay:redist82_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_u_1.aclr
resetn => dspba_delay:redist78_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_q_1.aclr
resetn => dspba_delay:redist77_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_p_1.aclr
resetn => dspba_delay:redist76_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o_1.aclr
resetn => dspba_delay:redist75_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_n_1.aclr
resetn => dspba_delay:redist74_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_m_1.aclr
resetn => dspba_delay:redist73_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_l_1.aclr
resetn => dspba_delay:redist72_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_k_1.aclr
resetn => dspba_delay:redist70_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_i_1.aclr
resetn => dspba_delay:redist69_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_h_1.aclr
resetn => dspba_delay:redist68_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_g_1.aclr
resetn => dspba_delay:redist67_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_f_1.aclr
resetn => dspba_delay:redist122_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_9_1.aclr
resetn => dspba_delay:redist121_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_8_1.aclr
resetn => dspba_delay:redist119_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_6_1.aclr
resetn => dspba_delay:redist118_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_5_1.aclr
resetn => dspba_delay:redist117_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_4_1.aclr
resetn => dspba_delay:redist116_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_3_1.aclr
resetn => dspba_delay:redist115_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_2_1.aclr
resetn => dspba_delay:redist114_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_1_1.aclr
resetn => dspba_delay:redist113_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_zz_1.aclr
resetn => dspba_delay:redist112_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_yy_1.aclr
resetn => dspba_delay:redist111_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_xx_1.aclr
resetn => dspba_delay:redist110_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ww_1.aclr
resetn => dspba_delay:redist108_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_uu_1.aclr
resetn => dspba_delay:redist107_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_tt_1.aclr
resetn => dspba_delay:redist106_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ss_1.aclr
resetn => dspba_delay:redist105_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_rr_1.aclr
resetn => dspba_delay:redist104_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_qq_1.aclr
resetn => dspba_delay:redist103_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_pp_1.aclr
resetn => dspba_delay:redist102_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_oo_1.aclr
resetn => dspba_delay:redist101_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_nn_1.aclr
resetn => dspba_delay:redist100_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_mm_1.aclr
resetn => dspba_delay:redist99_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ll_1.aclr
resetn => dspba_delay:redist97_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_jj_1.aclr
resetn => dspba_delay:redist96_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ii_1.aclr
resetn => dspba_delay:redist95_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_hh_1.aclr
resetn => dspba_delay:redist94_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_gg_1.aclr
resetn => dspba_delay:redist93_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ff_1.aclr
resetn => dspba_delay:redist92_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ee_1.aclr
resetn => dspba_delay:redist91_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_dd_1.aclr
resetn => dspba_delay:redist90_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_cc_1.aclr
resetn => dspba_delay:redist89_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_bb_1.aclr
resetn => dspba_delay:redist88_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_aa_1.aclr
resetn => dspba_delay:redist86_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_y_1.aclr
resetn => dspba_delay:redist85_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_x_1.aclr
resetn => dspba_delay:redist84_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_w_1.aclr
resetn => dspba_delay:redist83_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_v_1.aclr
resetn => dspba_delay:redist81_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_t_1.aclr
resetn => dspba_delay:redist80_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_s_1.aclr
resetn => dspba_delay:redist79_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_r_1.aclr
resetn => dspba_delay:redist71_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_j_1.aclr
resetn => dspba_delay:redist66_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_e_1.aclr
resetn => dspba_delay:redist65_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_d_1.aclr
resetn => dspba_delay:redist126_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o63_1.aclr
resetn => dspba_delay:redist125_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o62_1.aclr
resetn => dspba_delay:redist124_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o61_1.aclr
resetn => dspba_delay:redist123_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_0_1.aclr
resetn => dspba_delay:redist120_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_7_1.aclr
resetn => dspba_delay:redist109_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_vv_1.aclr
resetn => dspba_delay:redist98_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_kk_1.aclr
resetn => dspba_delay:redist87_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_z_1.aclr
resetn => dspba_delay:redist64_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_c_1.aclr
resetn => dspba_delay:redist63_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_b_1.aclr
resetn => i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value.resetn
resetn => i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value.resetn
resetn => i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value.resetn
resetn => dspba_delay:redist135_i_select1_average_value_vt_join_q_1.aclr
resetn => dspba_delay:redist136_i_llvm_ctpop_i32_unnamed_average_value6_average_value_vt_select_5_b_1.aclr
resetn => dspba_delay:i_cmp37_i_average_value_delay.aclr
resetn => dspba_delay:i_cmp35_i_average_value_delay.aclr
resetn => dspba_delay:redist139_i_cmp9_i_average_value_c_1.aclr
resetn => dspba_delay:redist15_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_q_1.aclr
resetn => dspba_delay:redist14_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_p_1.aclr
resetn => dspba_delay:redist13_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_o_1.aclr
resetn => dspba_delay:redist12_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_n_1.aclr
resetn => dspba_delay:redist11_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_m_1.aclr
resetn => dspba_delay:redist10_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_l_1.aclr
resetn => dspba_delay:redist9_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_k_1.aclr
resetn => dspba_delay:redist7_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_i_1.aclr
resetn => dspba_delay:redist6_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_h_1.aclr
resetn => dspba_delay:redist5_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_g_1.aclr
resetn => dspba_delay:redist4_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_f_1.aclr
resetn => dspba_delay:redist58_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_8_1.aclr
resetn => dspba_delay:redist57_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_7_1.aclr
resetn => dspba_delay:redist55_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_5_1.aclr
resetn => dspba_delay:redist54_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_4_1.aclr
resetn => dspba_delay:redist53_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_3_1.aclr
resetn => dspba_delay:redist52_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_2_1.aclr
resetn => dspba_delay:redist51_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_1_1.aclr
resetn => dspba_delay:redist50_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_zz_1.aclr
resetn => dspba_delay:redist49_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_yy_1.aclr
resetn => dspba_delay:redist48_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_xx_1.aclr
resetn => dspba_delay:redist47_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ww_1.aclr
resetn => dspba_delay:redist46_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_vv_1.aclr
resetn => dspba_delay:redist44_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_tt_1.aclr
resetn => dspba_delay:redist43_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ss_1.aclr
resetn => dspba_delay:redist42_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_rr_1.aclr
resetn => dspba_delay:redist41_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_qq_1.aclr
resetn => dspba_delay:redist40_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_pp_1.aclr
resetn => dspba_delay:redist39_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_oo_1.aclr
resetn => dspba_delay:redist38_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_nn_1.aclr
resetn => dspba_delay:redist37_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_mm_1.aclr
resetn => dspba_delay:redist36_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ll_1.aclr
resetn => dspba_delay:redist35_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_kk_1.aclr
resetn => dspba_delay:redist33_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ii_1.aclr
resetn => dspba_delay:redist32_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_hh_1.aclr
resetn => dspba_delay:redist31_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_gg_1.aclr
resetn => dspba_delay:redist30_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ff_1.aclr
resetn => dspba_delay:redist29_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ee_1.aclr
resetn => dspba_delay:redist28_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_dd_1.aclr
resetn => dspba_delay:redist27_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_cc_1.aclr
resetn => dspba_delay:redist26_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_bb_1.aclr
resetn => dspba_delay:redist25_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_aa_1.aclr
resetn => dspba_delay:redist24_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_z_1.aclr
resetn => dspba_delay:redist22_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_x_1.aclr
resetn => dspba_delay:redist21_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_w_1.aclr
resetn => dspba_delay:redist20_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_v_1.aclr
resetn => dspba_delay:redist19_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_u_1.aclr
resetn => dspba_delay:redist18_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_t_1.aclr
resetn => dspba_delay:redist17_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_s_1.aclr
resetn => dspba_delay:redist16_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_r_1.aclr
resetn => dspba_delay:redist8_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_j_1.aclr
resetn => dspba_delay:redist3_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_e_1.aclr
resetn => dspba_delay:redist2_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_d_1.aclr
resetn => dspba_delay:redist62_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_o62_1.aclr
resetn => dspba_delay:redist61_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_o61_1.aclr
resetn => dspba_delay:redist60_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_0_1.aclr
resetn => dspba_delay:redist59_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_9_1.aclr
resetn => dspba_delay:redist56_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_6_1.aclr
resetn => dspba_delay:redist45_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_uu_1.aclr
resetn => dspba_delay:redist34_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_jj_1.aclr
resetn => dspba_delay:redist23_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_y_1.aclr
resetn => dspba_delay:redist1_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_c_1.aclr
resetn => dspba_delay:redist0_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_b_1.aclr
resetn => dspba_delay:redist127_i_or352_i_average_value_BitSelect_for_b_b_1.aclr
resetn => dspba_delay:redist133_i_sub30_i_average_value_vt_select_13_b_1.aclr
resetn => dspba_delay:redist128_i_conv353_i_op_average_value_BitSelect_for_a_b_1.aclr
resetn => dspba_delay:redist140_i_and2_i52_average_value_vt_select_51_b_1.aclr
resetn => dspba_delay:i_cmp5_i_average_value_delay.aclr
resetn => dspba_delay:redist138_i_conv50_i_average_value_vt_select_55_b_1.aclr
resetn => dspba_delay:redist129_i_and4_i27_average_value_BitSelect_for_a_b_1.aclr
resetn => dspba_delay:redist134_i_shl_i26_average_value_vt_select_63_b_1.aclr
resetn => dspba_delay:i_or6_i_average_value_delay.aclr
resetn => floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value.resetn
resetn => dspba_delay:redist137_i_div_average_value_out_primWireOut_1.aclr
resetn => floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value.resetn
resetn => i_cond3_i_average_value_q[0].ACLR
resetn => i_cond3_i_average_value_q[1].ACLR
resetn => i_cond3_i_average_value_q[2].ACLR
resetn => i_cond3_i_average_value_q[3].ACLR
resetn => i_cond3_i_average_value_q[4].ACLR
resetn => i_cond3_i_average_value_q[5].ACLR
resetn => i_cond3_i_average_value_q[6].ACLR
resetn => i_cond3_i_average_value_q[7].ACLR
resetn => i_cond3_i_average_value_q[8].ACLR
resetn => i_cond3_i_average_value_q[9].ACLR
resetn => i_cond3_i_average_value_q[10].ACLR
resetn => i_cond3_i_average_value_q[11].ACLR
resetn => i_cond3_i_average_value_q[12].ACLR
resetn => i_cond3_i_average_value_q[13].ACLR
resetn => i_cond3_i_average_value_q[14].ACLR
resetn => i_cond3_i_average_value_q[15].ACLR
resetn => i_cond3_i_average_value_q[16].ACLR
resetn => i_cond3_i_average_value_q[17].ACLR
resetn => i_cond3_i_average_value_q[18].ACLR
resetn => i_cond3_i_average_value_q[19].ACLR
resetn => i_cond3_i_average_value_q[20].ACLR
resetn => i_cond3_i_average_value_q[21].ACLR
resetn => i_cond3_i_average_value_q[22].ACLR
resetn => i_cond3_i_average_value_q[23].ACLR
resetn => i_cond3_i_average_value_q[24].ACLR
resetn => i_cond3_i_average_value_q[25].ACLR
resetn => i_cond3_i_average_value_q[26].ACLR
resetn => i_cond3_i_average_value_q[27].ACLR
resetn => i_cond3_i_average_value_q[28].ACLR
resetn => i_cond3_i_average_value_q[29].ACLR
resetn => i_cond3_i_average_value_q[30].ACLR
resetn => i_cond3_i_average_value_q[31].ACLR
resetn => i_cmp38_i_average_value_o[17].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist130_sync_in_in_i_valid_9
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[8][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist131_sync_in_in_i_valid_25
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[11][0].CLK
clk => delay_signals[12][0].CLK
clk => delay_signals[13][0].CLK
clk => delay_signals[14][0].CLK
clk => delay_signals[15][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[15][0].ACLR
aclr => delay_signals[14][0].ACLR
aclr => delay_signals[13][0].ACLR
aclr => delay_signals[12][0].ACLR
aclr => delay_signals[11][0].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[15][0].ENA
ena => delay_signals[14][0].ENA
ena => delay_signals[13][0].ENA
ena => delay_signals[12][0].ENA
ena => delay_signals[11][0].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[15][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value
in_i_dependence[0] => ~NO_FANOUT~
in_valid_in[0] => out_valid_out[0].DATAIN
out_buffer_out[0] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[0]
out_buffer_out[1] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[1]
out_buffer_out[2] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[2]
out_buffer_out[3] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[3]
out_buffer_out[4] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[4]
out_buffer_out[5] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[5]
out_buffer_out[6] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[6]
out_buffer_out[7] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[7]
out_buffer_out[8] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[8]
out_buffer_out[9] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[9]
out_buffer_out[10] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[10]
out_buffer_out[11] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[11]
out_buffer_out[12] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[12]
out_buffer_out[13] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[13]
out_buffer_out[14] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[14]
out_buffer_out[15] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[15]
out_buffer_out[16] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[16]
out_buffer_out[17] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[17]
out_buffer_out[18] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[18]
out_buffer_out[19] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[19]
out_buffer_out[20] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[20]
out_buffer_out[21] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[21]
out_buffer_out[22] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[22]
out_buffer_out[23] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[23]
out_buffer_out[24] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[24]
out_buffer_out[25] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[25]
out_buffer_out[26] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[26]
out_buffer_out[27] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[27]
out_buffer_out[28] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[28]
out_buffer_out[29] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[29]
out_buffer_out[30] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[30]
out_buffer_out[31] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_out[31]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_buffer_in[0] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[0]
in_buffer_in[1] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[1]
in_buffer_in[2] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[2]
in_buffer_in[3] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[3]
in_buffer_in[4] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[4]
in_buffer_in[5] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[5]
in_buffer_in[6] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[6]
in_buffer_in[7] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[7]
in_buffer_in[8] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[8]
in_buffer_in[9] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[9]
in_buffer_in[10] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[10]
in_buffer_in[11] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[11]
in_buffer_in[12] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[12]
in_buffer_in[13] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[13]
in_buffer_in[14] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[14]
in_buffer_in[15] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[15]
in_buffer_in[16] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[16]
in_buffer_in[17] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[17]
in_buffer_in[18] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[18]
in_buffer_in[19] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[19]
in_buffer_in[20] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[20]
in_buffer_in[21] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[21]
in_buffer_in[22] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[22]
in_buffer_in[23] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[23]
in_buffer_in[24] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[24]
in_buffer_in[25] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[25]
in_buffer_in[26] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[26]
in_buffer_in[27] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[27]
in_buffer_in[28] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[28]
in_buffer_in[29] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[29]
in_buffer_in[30] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[30]
in_buffer_in[31] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117.buffer_in[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|i_syncbuf_n_sync_buffer3_average_value116:thei_syncbuf_n_sync_buffer3_average_value|acl_dspba_buffer:thei_syncbuf_n_sync_buffer3_average_value117
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist132_i_syncbuf_n_sync_buffer3_average_value_out_buffer_out_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value7_average_value
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
sum[0] <= ternary_add:t.o
sum[1] <= ternary_add:t.o
sum[2] <= ternary_add:t.o
sum[3] <= ternary_add:t.o
sum[4] <= ternary_add:t.o
sum[5] <= ternary_add:t.o
sum[6] <= <GND>
sum[7] <= <GND>
sum[8] <= <GND>
sum[9] <= <GND>
sum[10] <= <GND>
sum[11] <= <GND>
sum[12] <= <GND>
sum[13] <= <GND>
sum[14] <= <GND>
sum[15] <= <GND>
sum[16] <= <GND>
sum[17] <= <GND>
sum[18] <= <GND>
sum[19] <= <GND>
sum[20] <= <GND>
sum[21] <= <GND>
sum[22] <= <GND>
sum[23] <= <GND>
sum[24] <= <GND>
sum[25] <= <GND>
sum[26] <= <GND>
sum[27] <= <GND>
sum[28] <= <GND>
sum[29] <= <GND>
sum[30] <= <GND>
sum[31] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value7_average_value|six_three_comp:a
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value7_average_value|six_three_comp:b
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value7_average_value|six_three_comp:c
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value7_average_value|six_three_comp:d
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value7_average_value|six_three_comp:e
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value7_average_value|six_three_comp:f
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value7_average_value|six_three_comp:lo
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value7_average_value|six_three_comp:me
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value7_average_value|six_three_comp:hi
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value7_average_value|ternary_add:t
a[0] => Add0.IN6
a[1] => Add0.IN5
a[2] => Add0.IN4
a[3] => Add0.IN3
a[4] => Add0.IN2
a[5] => Add0.IN1
b[0] => Add0.IN12
b[1] => Add0.IN11
b[2] => Add0.IN10
b[3] => Add0.IN9
b[4] => Add0.IN8
b[5] => Add0.IN7
c[0] => Add1.IN14
c[1] => Add1.IN13
c[2] => Add1.IN12
c[3] => Add1.IN11
c[4] => Add1.IN10
c[5] => Add1.IN9
o[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist82_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_u_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist78_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist77_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_p_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist76_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist75_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_n_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist74_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_m_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist73_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_l_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist72_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_k_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist70_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_i_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist69_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_h_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist68_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_g_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist67_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_f_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist122_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_9_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist121_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_8_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist119_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_6_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist118_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_5_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist117_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_4_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist116_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_3_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist115_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_2_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist114_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_1_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist113_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_zz_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist112_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_yy_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist111_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_xx_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist110_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ww_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist108_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_uu_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist107_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_tt_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist106_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ss_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist105_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_rr_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist104_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_qq_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist103_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_pp_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist102_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_oo_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist101_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_nn_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist100_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_mm_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist99_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ll_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist97_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_jj_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist96_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ii_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist95_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_hh_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist94_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_gg_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist93_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ff_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist92_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_ee_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist91_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_dd_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist90_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_cc_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist89_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_bb_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist88_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_aa_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist86_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_y_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist85_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_x_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist84_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_w_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist83_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_v_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist81_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_t_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist80_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_s_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist79_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_r_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist71_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_j_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist66_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_e_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist65_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_d_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist126_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o63_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist125_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o62_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist124_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_o61_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist123_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_0_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist120_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_7_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist109_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_vv_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist98_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_kk_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist87_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_z_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist64_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist63_i_or22_bitvec_i_average_value_average_value130_or22_bitvec_i_select_0_x_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_0_0[0] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[0]
out_dest_data_out_0_0[1] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[1]
out_dest_data_out_0_0[2] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[2]
out_dest_data_out_0_0[3] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[3]
out_dest_data_out_0_0[4] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[4]
out_dest_data_out_0_0[5] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[5]
out_dest_data_out_0_0[6] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[6]
out_dest_data_out_0_0[7] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[7]
out_dest_data_out_0_0[8] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[8]
out_dest_data_out_0_0[9] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[9]
out_dest_data_out_0_0[10] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[10]
out_dest_data_out_0_0[11] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[11]
out_dest_data_out_0_0[12] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[12]
out_dest_data_out_0_0[13] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[13]
out_dest_data_out_0_0[14] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[14]
out_dest_data_out_0_0[15] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[15]
out_dest_data_out_0_0[16] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[16]
out_dest_data_out_0_0[17] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[17]
out_dest_data_out_0_0[18] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[18]
out_dest_data_out_0_0[19] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[19]
out_dest_data_out_0_0[20] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[20]
out_dest_data_out_0_0[21] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[21]
out_dest_data_out_0_0[22] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[22]
out_dest_data_out_0_0[23] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[23]
out_dest_data_out_0_0[24] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[24]
out_dest_data_out_0_0[25] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[25]
out_dest_data_out_0_0[26] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[26]
out_dest_data_out_0_0[27] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[27]
out_dest_data_out_0_0[28] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[28]
out_dest_data_out_0_0[29] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[29]
out_dest_data_out_0_0[30] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[30]
out_dest_data_out_0_0[31] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[31]
out_dest_data_out_0_0[32] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[32]
out_dest_data_out_0_0[33] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[33]
out_dest_data_out_0_0[34] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[34]
out_dest_data_out_0_0[35] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[35]
out_dest_data_out_0_0[36] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[36]
out_dest_data_out_0_0[37] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[37]
out_dest_data_out_0_0[38] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[38]
out_dest_data_out_0_0[39] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[39]
out_dest_data_out_0_0[40] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[40]
out_dest_data_out_0_0[41] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[41]
out_dest_data_out_0_0[42] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[42]
out_dest_data_out_0_0[43] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[43]
out_dest_data_out_0_0[44] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[44]
out_dest_data_out_0_0[45] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[45]
out_dest_data_out_0_0[46] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[46]
out_dest_data_out_0_0[47] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[47]
out_dest_data_out_0_0[48] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[48]
out_dest_data_out_0_0[49] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[49]
out_dest_data_out_0_0[50] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[50]
out_dest_data_out_0_0[51] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[51]
out_dest_data_out_0_0[52] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[52]
out_dest_data_out_0_0[53] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[53]
out_dest_data_out_0_0[54] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[54]
out_dest_data_out_0_0[55] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[55]
out_dest_data_out_0_0[56] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[56]
out_dest_data_out_0_0[57] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[57]
out_dest_data_out_0_0[58] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[58]
out_dest_data_out_0_0[59] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[59]
out_dest_data_out_0_0[60] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[60]
out_dest_data_out_0_0[61] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[61]
out_dest_data_out_0_0[62] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[62]
out_dest_data_out_0_0[63] <= acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_out[63]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_0_0[0] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[0]
in_intel_reserved_ffwd_0_0[1] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[1]
in_intel_reserved_ffwd_0_0[2] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[2]
in_intel_reserved_ffwd_0_0[3] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[3]
in_intel_reserved_ffwd_0_0[4] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[4]
in_intel_reserved_ffwd_0_0[5] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[5]
in_intel_reserved_ffwd_0_0[6] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[6]
in_intel_reserved_ffwd_0_0[7] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[7]
in_intel_reserved_ffwd_0_0[8] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[8]
in_intel_reserved_ffwd_0_0[9] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[9]
in_intel_reserved_ffwd_0_0[10] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[10]
in_intel_reserved_ffwd_0_0[11] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[11]
in_intel_reserved_ffwd_0_0[12] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[12]
in_intel_reserved_ffwd_0_0[13] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[13]
in_intel_reserved_ffwd_0_0[14] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[14]
in_intel_reserved_ffwd_0_0[15] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[15]
in_intel_reserved_ffwd_0_0[16] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[16]
in_intel_reserved_ffwd_0_0[17] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[17]
in_intel_reserved_ffwd_0_0[18] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[18]
in_intel_reserved_ffwd_0_0[19] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[19]
in_intel_reserved_ffwd_0_0[20] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[20]
in_intel_reserved_ffwd_0_0[21] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[21]
in_intel_reserved_ffwd_0_0[22] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[22]
in_intel_reserved_ffwd_0_0[23] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[23]
in_intel_reserved_ffwd_0_0[24] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[24]
in_intel_reserved_ffwd_0_0[25] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[25]
in_intel_reserved_ffwd_0_0[26] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[26]
in_intel_reserved_ffwd_0_0[27] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[27]
in_intel_reserved_ffwd_0_0[28] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[28]
in_intel_reserved_ffwd_0_0[29] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[29]
in_intel_reserved_ffwd_0_0[30] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[30]
in_intel_reserved_ffwd_0_0[31] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[31]
in_intel_reserved_ffwd_0_0[32] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[32]
in_intel_reserved_ffwd_0_0[33] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[33]
in_intel_reserved_ffwd_0_0[34] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[34]
in_intel_reserved_ffwd_0_0[35] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[35]
in_intel_reserved_ffwd_0_0[36] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[36]
in_intel_reserved_ffwd_0_0[37] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[37]
in_intel_reserved_ffwd_0_0[38] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[38]
in_intel_reserved_ffwd_0_0[39] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[39]
in_intel_reserved_ffwd_0_0[40] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[40]
in_intel_reserved_ffwd_0_0[41] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[41]
in_intel_reserved_ffwd_0_0[42] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[42]
in_intel_reserved_ffwd_0_0[43] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[43]
in_intel_reserved_ffwd_0_0[44] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[44]
in_intel_reserved_ffwd_0_0[45] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[45]
in_intel_reserved_ffwd_0_0[46] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[46]
in_intel_reserved_ffwd_0_0[47] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[47]
in_intel_reserved_ffwd_0_0[48] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[48]
in_intel_reserved_ffwd_0_0[49] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[49]
in_intel_reserved_ffwd_0_0[50] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[50]
in_intel_reserved_ffwd_0_0[51] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[51]
in_intel_reserved_ffwd_0_0[52] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[52]
in_intel_reserved_ffwd_0_0[53] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[53]
in_intel_reserved_ffwd_0_0[54] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[54]
in_intel_reserved_ffwd_0_0[55] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[55]
in_intel_reserved_ffwd_0_0[56] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[56]
in_intel_reserved_ffwd_0_0[57] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[57]
in_intel_reserved_ffwd_0_0[58] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[58]
in_intel_reserved_ffwd_0_0[59] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[59]
in_intel_reserved_ffwd_0_0[60] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[60]
in_intel_reserved_ffwd_0_0[61] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[61]
in_intel_reserved_ffwd_0_0[62] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[62]
in_intel_reserved_ffwd_0_0[63] => acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70.buffer_in[63]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|i_ffwd_dst_temp_0_0_0385_average_value69:thei_ffwd_dst_temp_0_0_0385_average_value|acl_dspba_buffer:thei_ffwd_dst_temp_0_0_0385_average_value70
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_in[32] => buffer_out[32].DATAIN
buffer_in[33] => buffer_out[33].DATAIN
buffer_in[34] => buffer_out[34].DATAIN
buffer_in[35] => buffer_out[35].DATAIN
buffer_in[36] => buffer_out[36].DATAIN
buffer_in[37] => buffer_out[37].DATAIN
buffer_in[38] => buffer_out[38].DATAIN
buffer_in[39] => buffer_out[39].DATAIN
buffer_in[40] => buffer_out[40].DATAIN
buffer_in[41] => buffer_out[41].DATAIN
buffer_in[42] => buffer_out[42].DATAIN
buffer_in[43] => buffer_out[43].DATAIN
buffer_in[44] => buffer_out[44].DATAIN
buffer_in[45] => buffer_out[45].DATAIN
buffer_in[46] => buffer_out[46].DATAIN
buffer_in[47] => buffer_out[47].DATAIN
buffer_in[48] => buffer_out[48].DATAIN
buffer_in[49] => buffer_out[49].DATAIN
buffer_in[50] => buffer_out[50].DATAIN
buffer_in[51] => buffer_out[51].DATAIN
buffer_in[52] => buffer_out[52].DATAIN
buffer_in[53] => buffer_out[53].DATAIN
buffer_in[54] => buffer_out[54].DATAIN
buffer_in[55] => buffer_out[55].DATAIN
buffer_in[56] => buffer_out[56].DATAIN
buffer_in[57] => buffer_out[57].DATAIN
buffer_in[58] => buffer_out[58].DATAIN
buffer_in[59] => buffer_out[59].DATAIN
buffer_in[60] => buffer_out[60].DATAIN
buffer_in[61] => buffer_out[61].DATAIN
buffer_in[62] => buffer_out[62].DATAIN
buffer_in[63] => buffer_out[63].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[32] <= buffer_in[32].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[33] <= buffer_in[33].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[34] <= buffer_in[34].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[35] <= buffer_in[35].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[36] <= buffer_in[36].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[37] <= buffer_in[37].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[38] <= buffer_in[38].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[39] <= buffer_in[39].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[40] <= buffer_in[40].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[41] <= buffer_in[41].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[42] <= buffer_in[42].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[43] <= buffer_in[43].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[44] <= buffer_in[44].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[45] <= buffer_in[45].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[46] <= buffer_in[46].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[47] <= buffer_in[47].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[48] <= buffer_in[48].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[49] <= buffer_in[49].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[50] <= buffer_in[50].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[51] <= buffer_in[51].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[52] <= buffer_in[52].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[53] <= buffer_in[53].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[54] <= buffer_in[54].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[55] <= buffer_in[55].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[56] <= buffer_in[56].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[57] <= buffer_in[57].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[58] <= buffer_in[58].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[59] <= buffer_in[59].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[60] <= buffer_in[60].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[61] <= buffer_in[61].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[62] <= buffer_in[62].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[63] <= buffer_in[63].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value
in_valid_in[0] => out_valid_out[0].DATAIN
out_dest_data_out_1_0[0] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[0]
out_dest_data_out_1_0[1] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[1]
out_dest_data_out_1_0[2] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[2]
out_dest_data_out_1_0[3] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[3]
out_dest_data_out_1_0[4] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[4]
out_dest_data_out_1_0[5] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[5]
out_dest_data_out_1_0[6] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[6]
out_dest_data_out_1_0[7] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[7]
out_dest_data_out_1_0[8] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[8]
out_dest_data_out_1_0[9] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[9]
out_dest_data_out_1_0[10] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[10]
out_dest_data_out_1_0[11] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[11]
out_dest_data_out_1_0[12] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[12]
out_dest_data_out_1_0[13] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[13]
out_dest_data_out_1_0[14] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[14]
out_dest_data_out_1_0[15] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[15]
out_dest_data_out_1_0[16] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[16]
out_dest_data_out_1_0[17] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[17]
out_dest_data_out_1_0[18] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[18]
out_dest_data_out_1_0[19] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[19]
out_dest_data_out_1_0[20] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[20]
out_dest_data_out_1_0[21] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[21]
out_dest_data_out_1_0[22] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[22]
out_dest_data_out_1_0[23] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[23]
out_dest_data_out_1_0[24] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[24]
out_dest_data_out_1_0[25] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[25]
out_dest_data_out_1_0[26] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[26]
out_dest_data_out_1_0[27] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[27]
out_dest_data_out_1_0[28] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[28]
out_dest_data_out_1_0[29] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[29]
out_dest_data_out_1_0[30] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[30]
out_dest_data_out_1_0[31] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[31]
out_dest_data_out_1_0[32] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[32]
out_dest_data_out_1_0[33] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[33]
out_dest_data_out_1_0[34] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[34]
out_dest_data_out_1_0[35] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[35]
out_dest_data_out_1_0[36] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[36]
out_dest_data_out_1_0[37] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[37]
out_dest_data_out_1_0[38] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[38]
out_dest_data_out_1_0[39] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[39]
out_dest_data_out_1_0[40] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[40]
out_dest_data_out_1_0[41] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[41]
out_dest_data_out_1_0[42] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[42]
out_dest_data_out_1_0[43] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[43]
out_dest_data_out_1_0[44] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[44]
out_dest_data_out_1_0[45] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[45]
out_dest_data_out_1_0[46] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[46]
out_dest_data_out_1_0[47] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[47]
out_dest_data_out_1_0[48] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[48]
out_dest_data_out_1_0[49] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[49]
out_dest_data_out_1_0[50] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[50]
out_dest_data_out_1_0[51] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[51]
out_dest_data_out_1_0[52] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[52]
out_dest_data_out_1_0[53] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[53]
out_dest_data_out_1_0[54] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[54]
out_dest_data_out_1_0[55] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[55]
out_dest_data_out_1_0[56] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[56]
out_dest_data_out_1_0[57] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[57]
out_dest_data_out_1_0[58] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[58]
out_dest_data_out_1_0[59] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[59]
out_dest_data_out_1_0[60] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[60]
out_dest_data_out_1_0[61] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[61]
out_dest_data_out_1_0[62] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[62]
out_dest_data_out_1_0[63] <= acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_out[63]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_intel_reserved_ffwd_1_0[0] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[0]
in_intel_reserved_ffwd_1_0[1] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[1]
in_intel_reserved_ffwd_1_0[2] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[2]
in_intel_reserved_ffwd_1_0[3] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[3]
in_intel_reserved_ffwd_1_0[4] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[4]
in_intel_reserved_ffwd_1_0[5] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[5]
in_intel_reserved_ffwd_1_0[6] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[6]
in_intel_reserved_ffwd_1_0[7] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[7]
in_intel_reserved_ffwd_1_0[8] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[8]
in_intel_reserved_ffwd_1_0[9] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[9]
in_intel_reserved_ffwd_1_0[10] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[10]
in_intel_reserved_ffwd_1_0[11] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[11]
in_intel_reserved_ffwd_1_0[12] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[12]
in_intel_reserved_ffwd_1_0[13] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[13]
in_intel_reserved_ffwd_1_0[14] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[14]
in_intel_reserved_ffwd_1_0[15] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[15]
in_intel_reserved_ffwd_1_0[16] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[16]
in_intel_reserved_ffwd_1_0[17] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[17]
in_intel_reserved_ffwd_1_0[18] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[18]
in_intel_reserved_ffwd_1_0[19] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[19]
in_intel_reserved_ffwd_1_0[20] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[20]
in_intel_reserved_ffwd_1_0[21] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[21]
in_intel_reserved_ffwd_1_0[22] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[22]
in_intel_reserved_ffwd_1_0[23] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[23]
in_intel_reserved_ffwd_1_0[24] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[24]
in_intel_reserved_ffwd_1_0[25] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[25]
in_intel_reserved_ffwd_1_0[26] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[26]
in_intel_reserved_ffwd_1_0[27] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[27]
in_intel_reserved_ffwd_1_0[28] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[28]
in_intel_reserved_ffwd_1_0[29] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[29]
in_intel_reserved_ffwd_1_0[30] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[30]
in_intel_reserved_ffwd_1_0[31] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[31]
in_intel_reserved_ffwd_1_0[32] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[32]
in_intel_reserved_ffwd_1_0[33] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[33]
in_intel_reserved_ffwd_1_0[34] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[34]
in_intel_reserved_ffwd_1_0[35] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[35]
in_intel_reserved_ffwd_1_0[36] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[36]
in_intel_reserved_ffwd_1_0[37] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[37]
in_intel_reserved_ffwd_1_0[38] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[38]
in_intel_reserved_ffwd_1_0[39] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[39]
in_intel_reserved_ffwd_1_0[40] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[40]
in_intel_reserved_ffwd_1_0[41] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[41]
in_intel_reserved_ffwd_1_0[42] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[42]
in_intel_reserved_ffwd_1_0[43] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[43]
in_intel_reserved_ffwd_1_0[44] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[44]
in_intel_reserved_ffwd_1_0[45] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[45]
in_intel_reserved_ffwd_1_0[46] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[46]
in_intel_reserved_ffwd_1_0[47] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[47]
in_intel_reserved_ffwd_1_0[48] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[48]
in_intel_reserved_ffwd_1_0[49] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[49]
in_intel_reserved_ffwd_1_0[50] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[50]
in_intel_reserved_ffwd_1_0[51] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[51]
in_intel_reserved_ffwd_1_0[52] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[52]
in_intel_reserved_ffwd_1_0[53] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[53]
in_intel_reserved_ffwd_1_0[54] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[54]
in_intel_reserved_ffwd_1_0[55] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[55]
in_intel_reserved_ffwd_1_0[56] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[56]
in_intel_reserved_ffwd_1_0[57] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[57]
in_intel_reserved_ffwd_1_0[58] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[58]
in_intel_reserved_ffwd_1_0[59] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[59]
in_intel_reserved_ffwd_1_0[60] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[60]
in_intel_reserved_ffwd_1_0[61] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[61]
in_intel_reserved_ffwd_1_0[62] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[62]
in_intel_reserved_ffwd_1_0[63] => acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72.buffer_in[63]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|i_ffwd_dst_conv_i_i_i_i6_average_value71:thei_ffwd_dst_conv_i_i_i_i6_average_value|acl_dspba_buffer:thei_ffwd_dst_conv_i_i_i_i6_average_value72
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_in[32] => buffer_out[32].DATAIN
buffer_in[33] => buffer_out[33].DATAIN
buffer_in[34] => buffer_out[34].DATAIN
buffer_in[35] => buffer_out[35].DATAIN
buffer_in[36] => buffer_out[36].DATAIN
buffer_in[37] => buffer_out[37].DATAIN
buffer_in[38] => buffer_out[38].DATAIN
buffer_in[39] => buffer_out[39].DATAIN
buffer_in[40] => buffer_out[40].DATAIN
buffer_in[41] => buffer_out[41].DATAIN
buffer_in[42] => buffer_out[42].DATAIN
buffer_in[43] => buffer_out[43].DATAIN
buffer_in[44] => buffer_out[44].DATAIN
buffer_in[45] => buffer_out[45].DATAIN
buffer_in[46] => buffer_out[46].DATAIN
buffer_in[47] => buffer_out[47].DATAIN
buffer_in[48] => buffer_out[48].DATAIN
buffer_in[49] => buffer_out[49].DATAIN
buffer_in[50] => buffer_out[50].DATAIN
buffer_in[51] => buffer_out[51].DATAIN
buffer_in[52] => buffer_out[52].DATAIN
buffer_in[53] => buffer_out[53].DATAIN
buffer_in[54] => buffer_out[54].DATAIN
buffer_in[55] => buffer_out[55].DATAIN
buffer_in[56] => buffer_out[56].DATAIN
buffer_in[57] => buffer_out[57].DATAIN
buffer_in[58] => buffer_out[58].DATAIN
buffer_in[59] => buffer_out[59].DATAIN
buffer_in[60] => buffer_out[60].DATAIN
buffer_in[61] => buffer_out[61].DATAIN
buffer_in[62] => buffer_out[62].DATAIN
buffer_in[63] => buffer_out[63].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[32] <= buffer_in[32].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[33] <= buffer_in[33].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[34] <= buffer_in[34].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[35] <= buffer_in[35].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[36] <= buffer_in[36].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[37] <= buffer_in[37].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[38] <= buffer_in[38].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[39] <= buffer_in[39].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[40] <= buffer_in[40].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[41] <= buffer_in[41].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[42] <= buffer_in[42].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[43] <= buffer_in[43].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[44] <= buffer_in[44].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[45] <= buffer_in[45].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[46] <= buffer_in[46].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[47] <= buffer_in[47].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[48] <= buffer_in[48].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[49] <= buffer_in[49].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[50] <= buffer_in[50].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[51] <= buffer_in[51].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[52] <= buffer_in[52].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[53] <= buffer_in[53].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[54] <= buffer_in[54].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[55] <= buffer_in[55].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[56] <= buffer_in[56].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[57] <= buffer_in[57].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[58] <= buffer_in[58].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[59] <= buffer_in[59].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[60] <= buffer_in[60].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[61] <= buffer_in[61].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[62] <= buffer_in[62].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[63] <= buffer_in[63].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value
in_i_dependence[0] => ~NO_FANOUT~
in_valid_in[0] => out_valid_out[0].DATAIN
out_buffer_out[0] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[0]
out_buffer_out[1] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[1]
out_buffer_out[2] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[2]
out_buffer_out[3] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[3]
out_buffer_out[4] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[4]
out_buffer_out[5] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[5]
out_buffer_out[6] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[6]
out_buffer_out[7] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[7]
out_buffer_out[8] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[8]
out_buffer_out[9] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[9]
out_buffer_out[10] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[10]
out_buffer_out[11] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[11]
out_buffer_out[12] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[12]
out_buffer_out[13] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[13]
out_buffer_out[14] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[14]
out_buffer_out[15] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[15]
out_buffer_out[16] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[16]
out_buffer_out[17] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[17]
out_buffer_out[18] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[18]
out_buffer_out[19] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[19]
out_buffer_out[20] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[20]
out_buffer_out[21] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[21]
out_buffer_out[22] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[22]
out_buffer_out[23] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[23]
out_buffer_out[24] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[24]
out_buffer_out[25] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[25]
out_buffer_out[26] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[26]
out_buffer_out[27] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[27]
out_buffer_out[28] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[28]
out_buffer_out[29] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[29]
out_buffer_out[30] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[30]
out_buffer_out[31] <= acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_out[31]
out_valid_out[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_buffer_in[0] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[0]
in_buffer_in[1] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[1]
in_buffer_in[2] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[2]
in_buffer_in[3] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[3]
in_buffer_in[4] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[4]
in_buffer_in[5] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[5]
in_buffer_in[6] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[6]
in_buffer_in[7] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[7]
in_buffer_in[8] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[8]
in_buffer_in[9] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[9]
in_buffer_in[10] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[10]
in_buffer_in[11] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[11]
in_buffer_in[12] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[12]
in_buffer_in[13] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[13]
in_buffer_in[14] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[14]
in_buffer_in[15] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[15]
in_buffer_in[16] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[16]
in_buffer_in[17] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[17]
in_buffer_in[18] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[18]
in_buffer_in[19] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[19]
in_buffer_in[20] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[20]
in_buffer_in[21] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[21]
in_buffer_in[22] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[22]
in_buffer_in[23] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[23]
in_buffer_in[24] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[24]
in_buffer_in[25] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[25]
in_buffer_in[26] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[26]
in_buffer_in[27] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[27]
in_buffer_in[28] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[28]
in_buffer_in[29] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[29]
in_buffer_in[30] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[30]
in_buffer_in[31] => acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74.buffer_in[31]
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|i_syncbuf_n_sync_buffer2_average_value73:thei_syncbuf_n_sync_buffer2_average_value|acl_dspba_buffer:thei_syncbuf_n_sync_buffer2_average_value74
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_in[8] => buffer_out[8].DATAIN
buffer_in[9] => buffer_out[9].DATAIN
buffer_in[10] => buffer_out[10].DATAIN
buffer_in[11] => buffer_out[11].DATAIN
buffer_in[12] => buffer_out[12].DATAIN
buffer_in[13] => buffer_out[13].DATAIN
buffer_in[14] => buffer_out[14].DATAIN
buffer_in[15] => buffer_out[15].DATAIN
buffer_in[16] => buffer_out[16].DATAIN
buffer_in[17] => buffer_out[17].DATAIN
buffer_in[18] => buffer_out[18].DATAIN
buffer_in[19] => buffer_out[19].DATAIN
buffer_in[20] => buffer_out[20].DATAIN
buffer_in[21] => buffer_out[21].DATAIN
buffer_in[22] => buffer_out[22].DATAIN
buffer_in[23] => buffer_out[23].DATAIN
buffer_in[24] => buffer_out[24].DATAIN
buffer_in[25] => buffer_out[25].DATAIN
buffer_in[26] => buffer_out[26].DATAIN
buffer_in[27] => buffer_out[27].DATAIN
buffer_in[28] => buffer_out[28].DATAIN
buffer_in[29] => buffer_out[29].DATAIN
buffer_in[30] => buffer_out[30].DATAIN
buffer_in[31] => buffer_out[31].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_in[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_in[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_in[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_in[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_in[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_in[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_in[7].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[8] <= buffer_in[8].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[9] <= buffer_in[9].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[10] <= buffer_in[10].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[11] <= buffer_in[11].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[12] <= buffer_in[12].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[13] <= buffer_in[13].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[14] <= buffer_in[14].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[15] <= buffer_in[15].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[16] <= buffer_in[16].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[17] <= buffer_in[17].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[18] <= buffer_in[18].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[19] <= buffer_in[19].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[20] <= buffer_in[20].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[21] <= buffer_in[21].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[22] <= buffer_in[22].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[23] <= buffer_in[23].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[24] <= buffer_in[24].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[25] <= buffer_in[25].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[26] <= buffer_in[26].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[27] <= buffer_in[27].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[28] <= buffer_in[28].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[29] <= buffer_in[29].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[30] <= buffer_in[30].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[31] <= buffer_in[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist135_i_select1_average_value_vt_join_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[0][53].CLK
clk => delay_signals[0][54].CLK
clk => delay_signals[0][55].CLK
clk => delay_signals[0][56].CLK
clk => delay_signals[0][57].CLK
clk => delay_signals[0][58].CLK
clk => delay_signals[0][59].CLK
clk => delay_signals[0][60].CLK
clk => delay_signals[0][61].CLK
clk => delay_signals[0][62].CLK
clk => delay_signals[0][63].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[0][53].ACLR
aclr => delay_signals[0][54].ACLR
aclr => delay_signals[0][55].ACLR
aclr => delay_signals[0][56].ACLR
aclr => delay_signals[0][57].ACLR
aclr => delay_signals[0][58].ACLR
aclr => delay_signals[0][59].ACLR
aclr => delay_signals[0][60].ACLR
aclr => delay_signals[0][61].ACLR
aclr => delay_signals[0][62].ACLR
aclr => delay_signals[0][63].ACLR
ena => delay_signals[0][63].ENA
ena => delay_signals[0][62].ENA
ena => delay_signals[0][61].ENA
ena => delay_signals[0][60].ENA
ena => delay_signals[0][59].ENA
ena => delay_signals[0][58].ENA
ena => delay_signals[0][57].ENA
ena => delay_signals[0][56].ENA
ena => delay_signals[0][55].ENA
ena => delay_signals[0][54].ENA
ena => delay_signals[0][53].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xin[53] => delay_signals[0][53].DATAIN
xin[54] => delay_signals[0][54].DATAIN
xin[55] => delay_signals[0][55].DATAIN
xin[56] => delay_signals[0][56].DATAIN
xin[57] => delay_signals[0][57].DATAIN
xin[58] => delay_signals[0][58].DATAIN
xin[59] => delay_signals[0][59].DATAIN
xin[60] => delay_signals[0][60].DATAIN
xin[61] => delay_signals[0][61].DATAIN
xin[62] => delay_signals[0][62].DATAIN
xin[63] => delay_signals[0][63].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE
xout[53] <= delay_signals[0][53].DB_MAX_OUTPUT_PORT_TYPE
xout[54] <= delay_signals[0][54].DB_MAX_OUTPUT_PORT_TYPE
xout[55] <= delay_signals[0][55].DB_MAX_OUTPUT_PORT_TYPE
xout[56] <= delay_signals[0][56].DB_MAX_OUTPUT_PORT_TYPE
xout[57] <= delay_signals[0][57].DB_MAX_OUTPUT_PORT_TYPE
xout[58] <= delay_signals[0][58].DB_MAX_OUTPUT_PORT_TYPE
xout[59] <= delay_signals[0][59].DB_MAX_OUTPUT_PORT_TYPE
xout[60] <= delay_signals[0][60].DB_MAX_OUTPUT_PORT_TYPE
xout[61] <= delay_signals[0][61].DB_MAX_OUTPUT_PORT_TYPE
xout[62] <= delay_signals[0][62].DB_MAX_OUTPUT_PORT_TYPE
xout[63] <= delay_signals[0][63].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value6_average_value
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
sum[0] <= ternary_add:t.o
sum[1] <= ternary_add:t.o
sum[2] <= ternary_add:t.o
sum[3] <= ternary_add:t.o
sum[4] <= ternary_add:t.o
sum[5] <= ternary_add:t.o
sum[6] <= <GND>
sum[7] <= <GND>
sum[8] <= <GND>
sum[9] <= <GND>
sum[10] <= <GND>
sum[11] <= <GND>
sum[12] <= <GND>
sum[13] <= <GND>
sum[14] <= <GND>
sum[15] <= <GND>
sum[16] <= <GND>
sum[17] <= <GND>
sum[18] <= <GND>
sum[19] <= <GND>
sum[20] <= <GND>
sum[21] <= <GND>
sum[22] <= <GND>
sum[23] <= <GND>
sum[24] <= <GND>
sum[25] <= <GND>
sum[26] <= <GND>
sum[27] <= <GND>
sum[28] <= <GND>
sum[29] <= <GND>
sum[30] <= <GND>
sum[31] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value6_average_value|six_three_comp:a
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value6_average_value|six_three_comp:b
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value6_average_value|six_three_comp:c
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value6_average_value|six_three_comp:d
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value6_average_value|six_three_comp:e
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value6_average_value|six_three_comp:f
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value6_average_value|six_three_comp:lo
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value6_average_value|six_three_comp:me
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value6_average_value|six_three_comp:hi
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
sum[0] <= sum[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|thirtysix_six_comp:thei_llvm_ctpop_i32_unnamed_average_value6_average_value|ternary_add:t
a[0] => Add0.IN6
a[1] => Add0.IN5
a[2] => Add0.IN4
a[3] => Add0.IN3
a[4] => Add0.IN2
a[5] => Add0.IN1
b[0] => Add0.IN12
b[1] => Add0.IN11
b[2] => Add0.IN10
b[3] => Add0.IN9
b[4] => Add0.IN8
b[5] => Add0.IN7
c[0] => Add1.IN14
c[1] => Add1.IN13
c[2] => Add1.IN12
c[3] => Add1.IN11
c[4] => Add1.IN10
c[5] => Add1.IN9
o[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist136_i_llvm_ctpop_i32_unnamed_average_value6_average_value_vt_select_5_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:i_cmp37_i_average_value_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:i_cmp35_i_average_value_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist139_i_cmp9_i_average_value_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist15_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist14_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_p_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist13_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_o_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist12_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_n_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist11_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_m_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist10_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_l_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist9_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_k_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist7_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_i_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist6_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_h_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist5_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_g_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist4_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_f_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist58_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_8_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist57_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_7_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist55_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_5_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist54_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_4_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist53_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_3_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist52_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_2_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist51_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_1_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist50_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_zz_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist49_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_yy_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist48_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_xx_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist47_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ww_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist46_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_vv_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist44_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_tt_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist43_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ss_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist42_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_rr_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist41_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_qq_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist40_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_pp_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist39_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_oo_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist38_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_nn_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist37_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_mm_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist36_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ll_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist35_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_kk_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist33_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ii_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist32_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_hh_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist31_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_gg_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist30_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ff_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist29_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_ee_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist28_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_dd_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist27_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_cc_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist26_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_bb_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist25_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_aa_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist24_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_z_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist22_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_x_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist21_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_w_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist20_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_v_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist19_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_u_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist18_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_t_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist17_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_s_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist16_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_r_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist8_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_j_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist3_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_e_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist2_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_d_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist62_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_o62_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist61_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_o61_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist60_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_0_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist59_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_9_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist56_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_6_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist45_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_uu_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist34_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_jj_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist23_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_y_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist1_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist0_i_or44_bitvec_i_average_value_average_value93_or44_bitvec_i_select_0_x_merged_bit_select_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist127_i_or352_i_average_value_BitSelect_for_b_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist133_i_sub30_i_average_value_vt_select_13_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist128_i_conv353_i_op_average_value_BitSelect_for_a_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist140_i_and2_i52_average_value_vt_select_51_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:i_cmp5_i_average_value_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist138_i_conv50_i_average_value_vt_select_55_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist129_i_and4_i27_average_value_BitSelect_for_a_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist134_i_shl_i26_average_value_vt_select_63_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:i_or6_i_average_value_delay
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[0][53].CLK
clk => delay_signals[0][54].CLK
clk => delay_signals[0][55].CLK
clk => delay_signals[0][56].CLK
clk => delay_signals[0][57].CLK
clk => delay_signals[0][58].CLK
clk => delay_signals[0][59].CLK
clk => delay_signals[0][60].CLK
clk => delay_signals[0][61].CLK
clk => delay_signals[0][62].CLK
clk => delay_signals[0][63].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[0][53].ACLR
aclr => delay_signals[0][54].ACLR
aclr => delay_signals[0][55].ACLR
aclr => delay_signals[0][56].ACLR
aclr => delay_signals[0][57].ACLR
aclr => delay_signals[0][58].ACLR
aclr => delay_signals[0][59].ACLR
aclr => delay_signals[0][60].ACLR
aclr => delay_signals[0][61].ACLR
aclr => delay_signals[0][62].ACLR
aclr => delay_signals[0][63].ACLR
ena => delay_signals[0][63].ENA
ena => delay_signals[0][62].ENA
ena => delay_signals[0][61].ENA
ena => delay_signals[0][60].ENA
ena => delay_signals[0][59].ENA
ena => delay_signals[0][58].ENA
ena => delay_signals[0][57].ENA
ena => delay_signals[0][56].ENA
ena => delay_signals[0][55].ENA
ena => delay_signals[0][54].ENA
ena => delay_signals[0][53].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xin[53] => delay_signals[0][53].DATAIN
xin[54] => delay_signals[0][54].DATAIN
xin[55] => delay_signals[0][55].DATAIN
xin[56] => delay_signals[0][56].DATAIN
xin[57] => delay_signals[0][57].DATAIN
xin[58] => delay_signals[0][58].DATAIN
xin[59] => delay_signals[0][59].DATAIN
xin[60] => delay_signals[0][60].DATAIN
xin[61] => delay_signals[0][61].DATAIN
xin[62] => delay_signals[0][62].DATAIN
xin[63] => delay_signals[0][63].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE
xout[53] <= delay_signals[0][53].DB_MAX_OUTPUT_PORT_TYPE
xout[54] <= delay_signals[0][54].DB_MAX_OUTPUT_PORT_TYPE
xout[55] <= delay_signals[0][55].DB_MAX_OUTPUT_PORT_TYPE
xout[56] <= delay_signals[0][56].DB_MAX_OUTPUT_PORT_TYPE
xout[57] <= delay_signals[0][57].DB_MAX_OUTPUT_PORT_TYPE
xout[58] <= delay_signals[0][58].DB_MAX_OUTPUT_PORT_TYPE
xout[59] <= delay_signals[0][59].DB_MAX_OUTPUT_PORT_TYPE
xout[60] <= delay_signals[0][60].DB_MAX_OUTPUT_PORT_TYPE
xout[61] <= delay_signals[0][61].DB_MAX_OUTPUT_PORT_TYPE
xout[62] <= delay_signals[0][62].DB_MAX_OUTPUT_PORT_TYPE
xout[63] <= delay_signals[0][63].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value
in_0[0] => Equal2.IN103
in_0[0] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[11].DATAA
in_0[0] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[0]
in_0[0] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[0]
in_0[1] => Equal2.IN102
in_0[1] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[12].DATAA
in_0[1] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[1]
in_0[1] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[1]
in_0[2] => Equal2.IN101
in_0[2] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[13].DATAA
in_0[2] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[2]
in_0[2] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[2]
in_0[3] => Equal2.IN100
in_0[3] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[14].DATAA
in_0[3] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[3]
in_0[3] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[3]
in_0[4] => Equal2.IN99
in_0[4] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[15].DATAA
in_0[4] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[4]
in_0[4] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[4]
in_0[5] => Equal2.IN98
in_0[5] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[16].DATAA
in_0[5] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[5]
in_0[5] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[5]
in_0[6] => Equal2.IN97
in_0[6] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[17].DATAA
in_0[6] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[6]
in_0[6] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[6]
in_0[7] => Equal2.IN96
in_0[7] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[18].DATAA
in_0[7] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[7]
in_0[7] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[7]
in_0[8] => Equal2.IN95
in_0[8] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[19].DATAA
in_0[8] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[8]
in_0[8] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[8]
in_0[9] => Equal2.IN94
in_0[9] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[20].DATAA
in_0[9] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[9]
in_0[9] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[9]
in_0[10] => Equal2.IN93
in_0[10] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[21].DATAA
in_0[10] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[10]
in_0[10] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[10]
in_0[11] => Equal2.IN92
in_0[11] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[22].DATAA
in_0[11] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[11]
in_0[11] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[11]
in_0[12] => Equal2.IN91
in_0[12] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[23].DATAA
in_0[12] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[12]
in_0[12] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[12]
in_0[13] => Equal2.IN90
in_0[13] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[24].DATAA
in_0[13] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[13]
in_0[13] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[13]
in_0[14] => Equal2.IN89
in_0[14] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[25].DATAA
in_0[14] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[14]
in_0[14] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[14]
in_0[15] => Equal2.IN88
in_0[15] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[26].DATAA
in_0[15] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[15]
in_0[15] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[15]
in_0[16] => Equal2.IN87
in_0[16] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[27].DATAA
in_0[16] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[16]
in_0[16] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[16]
in_0[17] => Equal2.IN86
in_0[17] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[28].DATAA
in_0[17] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[17]
in_0[17] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[17]
in_0[18] => Equal2.IN85
in_0[18] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[29].DATAA
in_0[18] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[18]
in_0[18] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[18]
in_0[19] => Equal2.IN84
in_0[19] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[30].DATAA
in_0[19] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[19]
in_0[19] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[19]
in_0[20] => Equal2.IN83
in_0[20] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[31].DATAA
in_0[20] => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.xin[20]
in_0[20] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[20]
in_0[21] => Equal2.IN52
in_0[21] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[21]
in_0[21] => Equal6.IN31
in_0[22] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[1].DATAB
in_0[22] => Equal2.IN82
in_0[22] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[22]
in_0[22] => Equal6.IN30
in_0[23] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[2].DATAB
in_0[23] => Equal2.IN81
in_0[23] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[23]
in_0[23] => Equal6.IN29
in_0[24] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[3].DATAB
in_0[24] => Equal2.IN80
in_0[24] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[24]
in_0[24] => Equal6.IN28
in_0[25] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[4].DATAB
in_0[25] => Equal2.IN79
in_0[25] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[25]
in_0[25] => Equal6.IN27
in_0[26] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[5].DATAB
in_0[26] => Equal2.IN78
in_0[26] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[26]
in_0[26] => Equal6.IN26
in_0[27] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[6].DATAB
in_0[27] => Equal2.IN77
in_0[27] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[27]
in_0[27] => Equal6.IN25
in_0[28] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[7].DATAB
in_0[28] => Equal2.IN76
in_0[28] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[28]
in_0[28] => Equal6.IN24
in_0[29] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[8].DATAB
in_0[29] => Equal2.IN75
in_0[29] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[29]
in_0[29] => Equal6.IN23
in_0[30] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[9].DATAB
in_0[30] => Equal2.IN74
in_0[30] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[30]
in_0[30] => Equal6.IN22
in_0[31] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[10].DATAB
in_0[31] => Equal2.IN73
in_0[31] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[31]
in_0[31] => Equal6.IN21
in_0[32] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[11].DATAB
in_0[32] => Equal2.IN72
in_0[32] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[32]
in_0[32] => Equal6.IN20
in_0[33] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[12].DATAB
in_0[33] => Equal2.IN71
in_0[33] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[33]
in_0[33] => Equal6.IN19
in_0[34] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[13].DATAB
in_0[34] => Equal2.IN70
in_0[34] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[34]
in_0[34] => Equal6.IN18
in_0[35] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[14].DATAB
in_0[35] => Equal2.IN69
in_0[35] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[35]
in_0[35] => Equal6.IN17
in_0[36] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[15].DATAB
in_0[36] => Equal2.IN68
in_0[36] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[36]
in_0[36] => Equal6.IN16
in_0[37] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[16].DATAB
in_0[37] => Equal2.IN67
in_0[37] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[37]
in_0[37] => Equal6.IN15
in_0[38] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[17].DATAB
in_0[38] => Equal2.IN66
in_0[38] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[38]
in_0[38] => Equal6.IN14
in_0[39] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[18].DATAB
in_0[39] => Equal2.IN65
in_0[39] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[39]
in_0[39] => Equal6.IN13
in_0[40] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[19].DATAB
in_0[40] => Equal2.IN64
in_0[40] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[40]
in_0[40] => Equal6.IN12
in_0[41] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[20].DATAB
in_0[41] => Equal2.IN63
in_0[41] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[41]
in_0[41] => Equal6.IN11
in_0[42] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[21].DATAB
in_0[42] => Equal2.IN62
in_0[42] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[42]
in_0[42] => Equal6.IN10
in_0[43] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[22].DATAB
in_0[43] => Equal2.IN61
in_0[43] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[43]
in_0[43] => Equal6.IN9
in_0[44] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[23].DATAB
in_0[44] => Equal2.IN60
in_0[44] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[44]
in_0[44] => Equal6.IN8
in_0[45] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[24].DATAB
in_0[45] => Equal2.IN59
in_0[45] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[45]
in_0[45] => Equal6.IN7
in_0[46] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[25].DATAB
in_0[46] => Equal2.IN58
in_0[46] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[46]
in_0[46] => Equal6.IN6
in_0[47] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[26].DATAB
in_0[47] => Equal2.IN57
in_0[47] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[47]
in_0[47] => Equal6.IN5
in_0[48] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[27].DATAB
in_0[48] => Equal2.IN56
in_0[48] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[48]
in_0[48] => Equal6.IN4
in_0[49] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[28].DATAB
in_0[49] => Equal2.IN55
in_0[49] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[49]
in_0[49] => Equal6.IN3
in_0[50] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[29].DATAB
in_0[50] => Equal2.IN54
in_0[50] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[50]
in_0[50] => Equal6.IN2
in_0[51] => vStagei_uid343_lzoFracX_uid74_block_rsrvd_fix_q[30].DATAB
in_0[51] => Equal2.IN53
in_0[51] => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.xin[51]
in_0[51] => Equal6.IN1
in_0[52] => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.xin[0]
in_0[52] => Equal3.IN10
in_0[52] => Equal5.IN10
in_0[53] => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.xin[1]
in_0[53] => Equal3.IN9
in_0[53] => Equal5.IN9
in_0[54] => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.xin[2]
in_0[54] => Equal3.IN8
in_0[54] => Equal5.IN8
in_0[55] => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.xin[3]
in_0[55] => Equal3.IN7
in_0[55] => Equal5.IN7
in_0[56] => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.xin[4]
in_0[56] => Equal3.IN6
in_0[56] => Equal5.IN6
in_0[57] => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.xin[5]
in_0[57] => Equal3.IN5
in_0[57] => Equal5.IN5
in_0[58] => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.xin[6]
in_0[58] => Equal3.IN4
in_0[58] => Equal5.IN4
in_0[59] => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.xin[7]
in_0[59] => Equal3.IN3
in_0[59] => Equal5.IN3
in_0[60] => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.xin[8]
in_0[60] => Equal3.IN2
in_0[60] => Equal5.IN2
in_0[61] => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.xin[9]
in_0[61] => Equal3.IN1
in_0[61] => Equal5.IN1
in_0[62] => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.xin[10]
in_0[62] => Equal3.IN0
in_0[62] => Equal5.IN0
in_0[63] => signR_uid57_block_rsrvd_fix_qi[0].IN1
in_1[0] => Equal0.IN103
in_1[0] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[11].DATAA
in_1[0] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[0]
in_1[0] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[0]
in_1[0] => Equal17.IN52
in_1[1] => Equal0.IN102
in_1[1] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[12].DATAA
in_1[1] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[1]
in_1[1] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[1]
in_1[1] => Equal17.IN51
in_1[2] => Equal0.IN101
in_1[2] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[13].DATAA
in_1[2] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[2]
in_1[2] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[2]
in_1[2] => Equal17.IN50
in_1[3] => Equal0.IN100
in_1[3] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[14].DATAA
in_1[3] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[3]
in_1[3] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[3]
in_1[3] => Equal17.IN49
in_1[4] => Equal0.IN99
in_1[4] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[15].DATAA
in_1[4] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[4]
in_1[4] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[4]
in_1[4] => Equal17.IN48
in_1[5] => Equal0.IN98
in_1[5] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[16].DATAA
in_1[5] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[5]
in_1[5] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[5]
in_1[5] => Equal17.IN47
in_1[6] => Equal0.IN97
in_1[6] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[17].DATAA
in_1[6] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[6]
in_1[6] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[6]
in_1[6] => Equal17.IN46
in_1[7] => Equal0.IN96
in_1[7] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[18].DATAA
in_1[7] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[7]
in_1[7] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[7]
in_1[7] => Equal17.IN45
in_1[8] => Equal0.IN95
in_1[8] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[19].DATAA
in_1[8] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[8]
in_1[8] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[8]
in_1[8] => Equal17.IN44
in_1[9] => Equal0.IN94
in_1[9] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[20].DATAA
in_1[9] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[9]
in_1[9] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[9]
in_1[9] => Equal17.IN43
in_1[10] => Equal0.IN93
in_1[10] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[21].DATAA
in_1[10] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[10]
in_1[10] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[10]
in_1[10] => Equal17.IN42
in_1[11] => Equal0.IN92
in_1[11] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[22].DATAA
in_1[11] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[11]
in_1[11] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[11]
in_1[11] => Equal17.IN41
in_1[12] => Equal0.IN91
in_1[12] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[23].DATAA
in_1[12] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[12]
in_1[12] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[12]
in_1[12] => Equal17.IN40
in_1[13] => Equal0.IN90
in_1[13] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[24].DATAA
in_1[13] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[13]
in_1[13] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[13]
in_1[13] => Equal17.IN39
in_1[14] => Equal0.IN89
in_1[14] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[25].DATAA
in_1[14] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[14]
in_1[14] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[14]
in_1[14] => Equal17.IN38
in_1[15] => Equal0.IN88
in_1[15] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[26].DATAA
in_1[15] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[15]
in_1[15] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[15]
in_1[15] => Equal17.IN37
in_1[16] => Equal0.IN87
in_1[16] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[27].DATAA
in_1[16] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[16]
in_1[16] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[16]
in_1[16] => Equal17.IN36
in_1[17] => Equal0.IN86
in_1[17] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[28].DATAA
in_1[17] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[17]
in_1[17] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[17]
in_1[17] => Equal17.IN35
in_1[18] => Equal0.IN85
in_1[18] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[29].DATAA
in_1[18] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[18]
in_1[18] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[18]
in_1[18] => Equal17.IN34
in_1[19] => Equal0.IN84
in_1[19] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[30].DATAA
in_1[19] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[19]
in_1[19] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[19]
in_1[19] => Equal17.IN33
in_1[20] => Equal0.IN83
in_1[20] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[31].DATAA
in_1[20] => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.xin[20]
in_1[20] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[20]
in_1[20] => Equal17.IN32
in_1[21] => Equal0.IN82
in_1[21] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[21]
in_1[21] => Equal11.IN31
in_1[21] => Equal17.IN31
in_1[22] => Equal0.IN81
in_1[22] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[1].DATAB
in_1[22] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[22]
in_1[22] => Equal11.IN30
in_1[22] => Equal17.IN30
in_1[23] => Equal0.IN80
in_1[23] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[2].DATAB
in_1[23] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[23]
in_1[23] => Equal11.IN29
in_1[23] => Equal17.IN29
in_1[24] => Equal0.IN79
in_1[24] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[3].DATAB
in_1[24] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[24]
in_1[24] => Equal11.IN28
in_1[24] => Equal17.IN28
in_1[25] => Equal0.IN78
in_1[25] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[4].DATAB
in_1[25] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[25]
in_1[25] => Equal11.IN27
in_1[25] => Equal17.IN27
in_1[26] => Equal0.IN77
in_1[26] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[5].DATAB
in_1[26] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[26]
in_1[26] => Equal11.IN26
in_1[26] => Equal17.IN26
in_1[27] => Equal0.IN76
in_1[27] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[6].DATAB
in_1[27] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[27]
in_1[27] => Equal11.IN25
in_1[27] => Equal17.IN25
in_1[28] => Equal0.IN75
in_1[28] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[7].DATAB
in_1[28] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[28]
in_1[28] => Equal11.IN24
in_1[28] => Equal17.IN24
in_1[29] => Equal0.IN74
in_1[29] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[8].DATAB
in_1[29] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[29]
in_1[29] => Equal11.IN23
in_1[29] => Equal17.IN23
in_1[30] => Equal0.IN73
in_1[30] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[9].DATAB
in_1[30] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[30]
in_1[30] => Equal11.IN22
in_1[30] => Equal17.IN22
in_1[31] => Equal0.IN72
in_1[31] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[10].DATAB
in_1[31] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[31]
in_1[31] => Equal11.IN21
in_1[31] => Equal17.IN21
in_1[32] => Equal0.IN71
in_1[32] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[11].DATAB
in_1[32] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[32]
in_1[32] => Equal11.IN20
in_1[32] => Equal17.IN20
in_1[33] => Equal0.IN70
in_1[33] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[12].DATAB
in_1[33] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[33]
in_1[33] => Equal11.IN19
in_1[33] => Equal17.IN19
in_1[34] => Equal0.IN69
in_1[34] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[13].DATAB
in_1[34] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[34]
in_1[34] => Equal11.IN18
in_1[34] => Equal17.IN18
in_1[35] => Equal0.IN68
in_1[35] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[14].DATAB
in_1[35] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[35]
in_1[35] => Equal11.IN17
in_1[35] => Equal17.IN17
in_1[36] => Equal0.IN67
in_1[36] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[15].DATAB
in_1[36] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[36]
in_1[36] => Equal11.IN16
in_1[36] => Equal17.IN16
in_1[37] => Equal0.IN66
in_1[37] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[16].DATAB
in_1[37] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[37]
in_1[37] => Equal11.IN15
in_1[37] => Equal17.IN15
in_1[38] => Equal0.IN65
in_1[38] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[17].DATAB
in_1[38] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[38]
in_1[38] => Equal11.IN14
in_1[38] => Equal17.IN14
in_1[39] => Equal0.IN64
in_1[39] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[18].DATAB
in_1[39] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[39]
in_1[39] => Equal11.IN13
in_1[39] => Equal17.IN13
in_1[40] => Equal0.IN63
in_1[40] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[19].DATAB
in_1[40] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[40]
in_1[40] => Equal11.IN12
in_1[40] => Equal17.IN12
in_1[41] => Equal0.IN62
in_1[41] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[20].DATAB
in_1[41] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[41]
in_1[41] => Equal11.IN11
in_1[41] => Equal17.IN11
in_1[42] => Equal0.IN61
in_1[42] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[21].DATAB
in_1[42] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[42]
in_1[42] => Equal11.IN10
in_1[42] => Equal17.IN10
in_1[43] => Equal0.IN60
in_1[43] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[22].DATAB
in_1[43] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[43]
in_1[43] => Equal11.IN9
in_1[43] => Equal17.IN9
in_1[44] => Equal0.IN59
in_1[44] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[23].DATAB
in_1[44] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[44]
in_1[44] => Equal11.IN8
in_1[44] => Equal17.IN8
in_1[45] => Equal0.IN58
in_1[45] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[24].DATAB
in_1[45] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[45]
in_1[45] => Equal11.IN7
in_1[45] => Equal17.IN7
in_1[46] => Equal0.IN57
in_1[46] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[25].DATAB
in_1[46] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[46]
in_1[46] => Equal11.IN6
in_1[46] => Equal17.IN6
in_1[47] => Equal0.IN56
in_1[47] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[26].DATAB
in_1[47] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[47]
in_1[47] => Equal11.IN5
in_1[47] => Equal17.IN5
in_1[48] => Equal0.IN55
in_1[48] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[27].DATAB
in_1[48] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[48]
in_1[48] => Equal11.IN4
in_1[48] => Equal17.IN4
in_1[49] => Equal0.IN54
in_1[49] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[28].DATAB
in_1[49] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[49]
in_1[49] => Equal11.IN3
in_1[49] => Equal17.IN3
in_1[50] => Equal0.IN53
in_1[50] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[29].DATAB
in_1[50] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[50]
in_1[50] => Equal11.IN2
in_1[50] => Equal17.IN2
in_1[51] => Equal0.IN52
in_1[51] => vStagei_uid212_lzFracY_uid63_block_rsrvd_fix_q[30].DATAB
in_1[51] => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.xin[51]
in_1[51] => Equal11.IN1
in_1[51] => Equal17.IN1
in_1[52] => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.data_a[0]
in_1[52] => Equal1.IN10
in_1[52] => Equal4.IN10
in_1[53] => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.data_a[1]
in_1[53] => Equal1.IN9
in_1[53] => Equal4.IN9
in_1[54] => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.data_a[2]
in_1[54] => Equal1.IN8
in_1[54] => Equal4.IN8
in_1[55] => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.data_a[3]
in_1[55] => Equal1.IN7
in_1[55] => Equal4.IN7
in_1[56] => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.data_a[4]
in_1[56] => Equal1.IN6
in_1[56] => Equal4.IN6
in_1[57] => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.data_a[5]
in_1[57] => Equal1.IN5
in_1[57] => Equal4.IN5
in_1[58] => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.data_a[6]
in_1[58] => Equal1.IN4
in_1[58] => Equal4.IN4
in_1[59] => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.data_a[7]
in_1[59] => Equal1.IN3
in_1[59] => Equal4.IN3
in_1[60] => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.data_a[8]
in_1[60] => Equal1.IN2
in_1[60] => Equal4.IN2
in_1[61] => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.data_a[9]
in_1[61] => Equal1.IN1
in_1[61] => Equal4.IN1
in_1[62] => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.data_a[10]
in_1[62] => Equal1.IN0
in_1[62] => Equal4.IN0
in_1[63] => dspba_delay:redist68_signY_uid15_block_rsrvd_fix_b_12.xin[0]
out_primWireOut[0] <= Mux494.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[1] <= Mux493.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[2] <= Mux492.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[3] <= Mux491.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[4] <= Mux490.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[5] <= Mux489.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[6] <= Mux488.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[7] <= Mux487.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[8] <= Mux486.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[9] <= Mux485.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[10] <= Mux484.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[11] <= Mux483.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[12] <= Mux482.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[13] <= Mux481.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[14] <= Mux480.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[15] <= Mux479.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[16] <= Mux478.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[17] <= Mux477.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[18] <= Mux476.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[19] <= Mux475.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[20] <= Mux474.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[21] <= Mux473.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[22] <= Mux472.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[23] <= Mux471.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[24] <= Mux470.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[25] <= Mux469.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[26] <= Mux468.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[27] <= Mux467.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[28] <= Mux466.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[29] <= Mux465.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[30] <= Mux464.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[31] <= Mux463.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[32] <= Mux462.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[33] <= Mux461.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[34] <= Mux460.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[35] <= Mux459.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[36] <= Mux458.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[37] <= Mux457.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[38] <= Mux456.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[39] <= Mux455.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[40] <= Mux454.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[41] <= Mux453.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[42] <= Mux452.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[43] <= Mux451.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[44] <= Mux450.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[45] <= Mux449.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[46] <= Mux448.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[47] <= Mux447.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[48] <= Mux446.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[49] <= Mux445.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[50] <= Mux444.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[51] <= Mux443.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[52] <= Mux442.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[53] <= Mux441.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[54] <= Mux440.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[55] <= Mux439.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[56] <= Mux438.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[57] <= Mux437.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[58] <= Mux436.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[59] <= Mux435.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[60] <= Mux434.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[61] <= Mux433.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[62] <= Mux432.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[63] <= dspba_delay:redist27_sRPostExc_uid202_block_rsrvd_fix_q_5.xout[0]
clock => dspba_delay:excI_y_uid46_block_rsrvd_fix_delay.clk
clock => excREnc_uid192_block_rsrvd_fix_q[0].CLK
clock => excREnc_uid192_block_rsrvd_fix_q[1].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[0].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[1].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[2].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[3].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[4].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[5].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[6].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[7].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[8].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[9].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[10].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[11].CLK
clock => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[12].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[0].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[1].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[2].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[3].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[4].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[5].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[6].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[7].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[8].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[9].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[10].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[11].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[12].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[13].CLK
clock => prodExpPreNorm_uid128_block_rsrvd_fix_o[14].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[0].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[1].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[2].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[3].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[4].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[5].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[6].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[7].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[8].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[9].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[10].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[11].CLK
clock => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[12].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[0].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[1].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[2].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[3].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[4].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[5].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[6].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[7].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[8].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[9].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[10].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[11].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[12].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[13].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[14].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[15].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[16].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[17].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[18].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[19].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[20].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[21].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[22].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[23].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[24].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[25].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[26].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[27].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[28].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[29].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[30].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[31].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[32].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[33].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[34].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[35].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[36].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[37].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[38].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[39].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[40].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[41].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[42].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[43].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[44].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[45].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[46].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[47].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[48].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[49].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[50].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[51].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[52].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[53].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[54].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[55].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[56].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[57].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[58].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[59].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[60].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[61].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[62].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[63].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[64].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[65].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[66].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[67].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[68].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[69].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[70].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[71].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[72].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[73].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[74].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[75].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[76].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[77].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[78].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[79].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[80].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[81].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[82].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[83].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[84].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[85].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[86].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[87].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[88].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[89].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[90].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[91].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[92].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[93].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[94].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[95].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[96].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[97].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[98].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[99].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[100].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[101].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[102].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[103].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[104].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[105].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[106].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[107].CLK
clock => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[108].CLK
clock => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_wraddr_q[0].CLK
clock => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_wraddr_q[1].CLK
clock => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_wraddr_q[2].CLK
clock => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_wraddr_q[3].CLK
clock => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_rdcnt_eq.CLK
clock => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_rdcnt_i[0].CLK
clock => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_rdcnt_i[1].CLK
clock => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_rdcnt_i[2].CLK
clock => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_rdcnt_i[3].CLK
clock => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_sticky_ena_q[0].CLK
clock => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_cmpReg_q[0].CLK
clock => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_wraddr_q[0].CLK
clock => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_wraddr_q[1].CLK
clock => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_wraddr_q[2].CLK
clock => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_wraddr_q[3].CLK
clock => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_rdcnt_eq.CLK
clock => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_rdcnt_i[0].CLK
clock => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_rdcnt_i[1].CLK
clock => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_rdcnt_i[2].CLK
clock => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_rdcnt_i[3].CLK
clock => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_sticky_ena_q[0].CLK
clock => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_cmpReg_q[0].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[1].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[2].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[3].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[4].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[5].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[6].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[7].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[8].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[9].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[10].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[11].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[12].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[13].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[14].CLK
clock => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[15].CLK
clock => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_wraddr_q[0].CLK
clock => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_wraddr_q[1].CLK
clock => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_wraddr_q[2].CLK
clock => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_wraddr_q[3].CLK
clock => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_rdcnt_eq.CLK
clock => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_rdcnt_i[0].CLK
clock => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_rdcnt_i[1].CLK
clock => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_rdcnt_i[2].CLK
clock => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_rdcnt_i[3].CLK
clock => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_sticky_ena_q[0].CLK
clock => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_cmpReg_q[0].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[0].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[1].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[2].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[3].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[4].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[5].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[6].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[7].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[8].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[9].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[10].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[11].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[12].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[13].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[14].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[15].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[16].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[17].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[18].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[19].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[20].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[21].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[22].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[23].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[24].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[25].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[26].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[27].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[28].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[29].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[30].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[31].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[32].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[33].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[34].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[35].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[36].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[37].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[38].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[39].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[40].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[41].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[42].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[43].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[44].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[45].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[46].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[47].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[48].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[49].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[50].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[51].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[52].CLK
clock => normFracRnd_uid91_block_rsrvd_fix_q[53].CLK
clock => shiftedOut_uid922_alignedResultFraction_uid100_block_rsrvd_fix_o[18].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[55].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[56].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[57].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[58].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[59].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[60].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[61].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[62].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[63].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[64].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[65].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[66].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[67].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[68].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[69].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[70].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[71].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[72].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[73].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[74].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[75].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[76].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[77].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[78].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[79].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[80].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[81].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[82].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[83].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[84].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[85].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[86].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[87].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[88].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[89].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[90].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[91].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[92].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[93].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[94].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[95].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[96].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[97].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[98].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[99].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[100].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[101].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[102].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[103].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[104].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[105].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[106].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[107].CLK
clock => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[108].CLK
clock => expR_uid61_block_rsrvd_fix_o[0].CLK
clock => expR_uid61_block_rsrvd_fix_o[1].CLK
clock => expR_uid61_block_rsrvd_fix_o[2].CLK
clock => expR_uid61_block_rsrvd_fix_o[3].CLK
clock => expR_uid61_block_rsrvd_fix_o[4].CLK
clock => expR_uid61_block_rsrvd_fix_o[5].CLK
clock => expR_uid61_block_rsrvd_fix_o[6].CLK
clock => expR_uid61_block_rsrvd_fix_o[7].CLK
clock => expR_uid61_block_rsrvd_fix_o[8].CLK
clock => expR_uid61_block_rsrvd_fix_o[9].CLK
clock => expR_uid61_block_rsrvd_fix_o[10].CLK
clock => expR_uid61_block_rsrvd_fix_o[11].CLK
clock => expR_uid61_block_rsrvd_fix_o[12].CLK
clock => expR_uid61_block_rsrvd_fix_o[13].CLK
clock => redist69_expY_uid13_block_rsrvd_fix_b_15_wraddr_q[0].CLK
clock => redist69_expY_uid13_block_rsrvd_fix_b_15_wraddr_q[1].CLK
clock => redist69_expY_uid13_block_rsrvd_fix_b_15_wraddr_q[2].CLK
clock => redist69_expY_uid13_block_rsrvd_fix_b_15_wraddr_q[3].CLK
clock => redist69_expY_uid13_block_rsrvd_fix_b_15_rdcnt_eq.CLK
clock => redist69_expY_uid13_block_rsrvd_fix_b_15_rdcnt_i[0].CLK
clock => redist69_expY_uid13_block_rsrvd_fix_b_15_rdcnt_i[1].CLK
clock => redist69_expY_uid13_block_rsrvd_fix_b_15_rdcnt_i[2].CLK
clock => redist69_expY_uid13_block_rsrvd_fix_b_15_rdcnt_i[3].CLK
clock => redist69_expY_uid13_block_rsrvd_fix_b_15_sticky_ena_q[0].CLK
clock => redist69_expY_uid13_block_rsrvd_fix_b_15_cmpReg_q[0].CLK
clock => addSubnormAdditions_uid86_block_rsrvd_fix_o[0].CLK
clock => addSubnormAdditions_uid86_block_rsrvd_fix_o[1].CLK
clock => addSubnormAdditions_uid86_block_rsrvd_fix_o[2].CLK
clock => addSubnormAdditions_uid86_block_rsrvd_fix_o[3].CLK
clock => addSubnormAdditions_uid86_block_rsrvd_fix_o[4].CLK
clock => addSubnormAdditions_uid86_block_rsrvd_fix_o[5].CLK
clock => addSubnormAdditions_uid86_block_rsrvd_fix_o[6].CLK
clock => vStagei_uid230_lzFracY_uid63_block_rsrvd_fix_q[1].CLK
clock => vStagei_uid230_lzFracY_uid63_block_rsrvd_fix_q[2].CLK
clock => vStagei_uid230_lzFracY_uid63_block_rsrvd_fix_q[3].CLK
clock => vStagei_uid361_lzoFracX_uid74_block_rsrvd_fix_q[1].CLK
clock => vStagei_uid361_lzoFracX_uid74_block_rsrvd_fix_q[2].CLK
clock => vStagei_uid361_lzoFracX_uid74_block_rsrvd_fix_q[3].CLK
clock => dspba_delay:redist58_excI_y_uid46_block_rsrvd_fix_q_15.clk
clock => dspba_delay:excI_x_uid29_block_rsrvd_fix_delay.clk
clock => dspba_delay:redist64_excI_x_uid29_block_rsrvd_fix_q_3.clk
clock => dspba_delay:excN_y_uid47_block_rsrvd_fix_delay.clk
clock => dspba_delay:redist57_excN_y_uid47_block_rsrvd_fix_q_15.clk
clock => dspba_delay:excN_x_uid30_block_rsrvd_fix_delay.clk
clock => dspba_delay:redist63_excN_x_uid30_block_rsrvd_fix_q_3.clk
clock => dspba_delay:excZ_y_uid45_block_rsrvd_fix_delay.clk
clock => dspba_delay:redist60_excZ_y_uid45_block_rsrvd_fix_q_15.clk
clock => dspba_delay:excZ_x_uid28_block_rsrvd_fix_delay.clk
clock => dspba_delay:redist66_excZ_x_uid28_block_rsrvd_fix_q_3.clk
clock => dspba_delay:excRNaN_uid190_block_rsrvd_fix_delay.clk
clock => dspba_delay:redist29_excRNaN_uid190_block_rsrvd_fix_q_2.clk
clock => dspba_delay:redist68_signY_uid15_block_rsrvd_fix_b_12.clk
clock => dspba_delay:signR_uid57_block_rsrvd_fix_delay.clk
clock => dspba_delay:redist55_signR_uid57_block_rsrvd_fix_q_5.clk
clock => dspba_delay:sRPostExc_uid202_block_rsrvd_fix_delay.clk
clock => dspba_delay:redist27_sRPostExc_uid202_block_rsrvd_fix_q_5.clk
clock => dspba_delay:redist20_vCount_uid338_lzoFracX_uid74_block_rsrvd_fix_q_1.clk
clock => dspba_delay:redist18_vCount_uid346_lzoFracX_uid74_block_rsrvd_fix_q_1.clk
clock => dspba_delay:redist17_vCount_uid352_lzoFracX_uid74_block_rsrvd_fix_q_1.clk
clock => dspba_delay:redist16_vCount_uid358_lzoFracX_uid74_block_rsrvd_fix_q_1.clk
clock => dspba_delay:redist15_r_uid371_lzoFracX_uid74_block_rsrvd_fix_q_2.clk
clock => dspba_delay:redist26_vCount_uid207_lzFracY_uid63_block_rsrvd_fix_q_1.clk
clock => dspba_delay:redist24_vCount_uid215_lzFracY_uid63_block_rsrvd_fix_q_1.clk
clock => dspba_delay:redist23_vCount_uid221_lzFracY_uid63_block_rsrvd_fix_q_1.clk
clock => dspba_delay:redist22_vCount_uid227_lzFracY_uid63_block_rsrvd_fix_q_1.clk
clock => dspba_delay:redist21_r_uid240_lzFracY_uid63_block_rsrvd_fix_q_14.clk
clock => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.clk
clock => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.clk
clock => dspba_delay:redist4_leftShiftStage1_uid917_normOFracX_uid75_block_rsrvd_fix_q_3.clk
clock => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.clk
clock => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.clk
clock => altsyncram:memoryC4_uid299_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC4_uid298_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC4_uid297_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC4_uid296_invTables_lutmem_dmem.clock0
clock => dspba_delay:redist5_leftShiftStage1_uid870_normY_uid64_block_rsrvd_fix_q_2.clk
clock => LPM_MULT:sm0_uid533_pT1_uid308_invPolyEval_component.CLOCK
clock => dspba_delay:redist50_yAddr_uid68_block_rsrvd_fix_b_2.clk
clock => altsyncram:memoryC3_uid293_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC3_uid292_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC3_uid291_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC3_uid290_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC3_uid289_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC3_uid288_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC3_uid287_invTables_lutmem_dmem.clock0
clock => dspba_delay:redist47_yPE_uid69_block_rsrvd_fix_b_2.clk
clock => LPM_MULT:sm1_uid581_pT2_uid315_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid580_pT2_uid315_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid579_pT2_uid315_invPolyEval_component.CLOCK
clock => dspba_delay:redist51_yAddr_uid68_block_rsrvd_fix_b_4.clk
clock => altsyncram:memoryC2_uid284_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC2_uid283_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC2_uid282_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC2_uid281_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC2_uid280_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC2_uid279_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC2_uid278_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC2_uid277_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC2_uid276_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC2_uid275_invTables_lutmem_dmem.clock0
clock => dspba_delay:redist10_n1_uid663_pT3_uid322_invPolyEval_b_1.clk
clock => dspba_delay:redist48_yPE_uid69_block_rsrvd_fix_b_4.clk
clock => dspba_delay:redist9_n0_uid664_pT3_uid322_invPolyEval_b_1.clk
clock => LPM_MULT:sm0_uid688_pT3_uid322_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid687_pT3_uid322_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid686_pT3_uid322_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid685_pT3_uid322_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid684_pT3_uid322_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid682_pT3_uid322_invPolyEval_component.CLOCK
clock => LPM_MULT:sm1_uid681_pT3_uid322_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid680_pT3_uid322_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid679_pT3_uid322_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid683_pT3_uid322_invPolyEval_component.CLOCK
clock => dspba_delay:redist7_highABits_uid707_pT3_uid322_invPolyEval_b_1.clk
clock => dspba_delay:redist8_lowRangeA_uid706_pT3_uid322_invPolyEval_b_1.clk
clock => dspba_delay:redist52_yAddr_uid68_block_rsrvd_fix_b_7.clk
clock => altsyncram:memoryC1_uid271_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC1_uid270_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC1_uid269_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC1_uid268_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC1_uid267_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC1_uid266_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC1_uid265_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC1_uid264_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC1_uid263_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC1_uid262_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC1_uid261_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC1_uid260_invTables_lutmem_dmem.clock0
clock => dspba_delay:redist49_yPE_uid69_block_rsrvd_fix_b_7.clk
clock => LPM_MULT:sm0_uid805_pT4_uid329_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid803_pT4_uid329_invPolyEval_component.CLOCK
clock => LPM_MULT:sm1_uid802_pT4_uid329_invPolyEval_component.CLOCK
clock => LPM_MULT:sm1_uid807_pT4_uid329_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid801_pT4_uid329_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid806_pT4_uid329_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid800_pT4_uid329_invPolyEval_component.CLOCK
clock => LPM_MULT:sm0_uid804_pT4_uid329_invPolyEval_component.CLOCK
clock => dspba_delay:redist6_osig_uid821_pT4_uid329_invPolyEval_b_1.clk
clock => dspba_delay:redist53_yAddr_uid68_block_rsrvd_fix_b_10.clk
clock => altsyncram:memoryC0_uid256_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid255_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid254_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid253_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid252_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid251_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid250_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid249_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid248_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid247_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid246_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid245_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid244_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid243_invTables_lutmem_dmem.clock0
clock => altsyncram:memoryC0_uid242_invTables_lutmem_dmem.clock0
clock => LPM_MULT:sm0_uid468_divValPreNorm_uid76_block_rsrvd_fix_component.CLOCK
clock => LPM_MULT:sm0_uid465_divValPreNorm_uid76_block_rsrvd_fix_component.CLOCK
clock => LPM_MULT:sm0_uid464_divValPreNorm_uid76_block_rsrvd_fix_component.CLOCK
clock => LPM_MULT:sm1_uid462_divValPreNorm_uid76_block_rsrvd_fix_component.CLOCK
clock => LPM_MULT:sm0_uid467_divValPreNorm_uid76_block_rsrvd_fix_component.CLOCK
clock => LPM_MULT:sm0_uid461_divValPreNorm_uid76_block_rsrvd_fix_component.CLOCK
clock => LPM_MULT:sm0_uid466_divValPreNorm_uid76_block_rsrvd_fix_component.CLOCK
clock => LPM_MULT:sm0_uid460_divValPreNorm_uid76_block_rsrvd_fix_component.CLOCK
clock => LPM_MULT:sm0_uid463_divValPreNorm_uid76_block_rsrvd_fix_component.CLOCK
clock => dspba_delay:redist14_osig_uid477_divValPreNorm_uid76_block_rsrvd_fix_b_1.clk
clock => dspba_delay:fracYZero_uid16_block_rsrvd_fix_delay.clk
clock => dspba_delay:divValPreNormSelect_uid80_block_rsrvd_fix_delay.clk
clock => dspba_delay:redist45_divValPreNormSelect_uid80_block_rsrvd_fix_q_15.clk
clock => dspba_delay:redist56_excR_y_uid50_block_rsrvd_fix_q_15.clk
clock => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.clock0
clock => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.clock1
clock => dspba_delay:redist62_excR_x_uid33_block_rsrvd_fix_q_3.clk
clock => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.clk
clock => dspba_delay:redist41_fwdExponentResult_uid109_block_rsrvd_fix_b_1.clk
clock => dspba_delay:redist42_subnormalRes_uid93_block_rsrvd_fix_n_1.clk
clock => dspba_delay:redist40_fracPostRndF_uid114_block_rsrvd_fix_b_4.clk
clock => dspba_delay:redist32_fracPostRndFT_uid159_block_rsrvd_fix_b_1.clk
clock => dspba_delay:redist38_expPostRndF_uid115_block_rsrvd_fix_b_1.clk
clock => dspba_delay:redist39_expPostRndF_uid115_block_rsrvd_fix_b_5.clk
clock => altsyncram:redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_mem_dmem.clock0
clock => altsyncram:redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_mem_dmem.clock1
clock => dspba_delay:redist12_vStage_uid483_lzFracWfP1_uid118_block_rsrvd_fix_b_1.clk
clock => dspba_delay:redist37_ofracPostRndF_uid117_block_rsrvd_fix_q_1.clk
clock => dspba_delay:redist13_vCount_uid481_lzFracWfP1_uid118_block_rsrvd_fix_q_1.clk
clock => dspba_delay:redist11_vCount_uid489_lzFracWfP1_uid118_block_rsrvd_fix_q_1.clk
clock => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im24_component.CLOCK
clock => dspba_delay:redist0_qDivProd_uid127_block_rsrvd_fix_im24_q_1.clk
clock => altsyncram:redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_mem_dmem.clock0
clock => altsyncram:redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_mem_dmem.clock1
clock => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im21_component.CLOCK
clock => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im6_component.CLOCK
clock => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im12_component.CLOCK
clock => altsyncram:redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_mem_dmem.clock0
clock => altsyncram:redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_mem_dmem.clock1
clock => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im3_component.CLOCK
clock => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im9_component.CLOCK
clock => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im15_component.CLOCK
clock => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im18_component.CLOCK
clock => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im0_component.CLOCK
clock => dspba_delay:redist33_qDivProd_opB_uid144_block_rsrvd_fix_b_5.clk
clock => dspba_delay:redist36_expYIncludingSubnormals_uid124_block_rsrvd_fix_q_3.clk
clock => dspba_delay:redist43_subnormalRes_uid93_block_rsrvd_fix_n_2.clk
clock => dspba_delay:redist35_prodExpPreNorm_uid128_block_rsrvd_fix_q_3.clk
clock => dspba_delay:redist34_expXIncludingSubnormals_uid140_block_rsrvd_fix_q_6.clk
clock => dspba_delay:redist44_subnormalRes_uid93_block_rsrvd_fix_n_5.clk
clock => dspba_delay:extraUlp1_uid156_block_rsrvd_fix_delay.clk
clock => dspba_delay:extraUlp0_uid157_block_rsrvd_fix_delay.clk
clock => dspba_delay:yRegOrSubnormal_uid177_block_rsrvd_fix_delay.clk
clock => dspba_delay:redist30_yRegOrSubnormal_uid177_block_rsrvd_fix_q_2.clk
clock => dspba_delay:redist65_excI_x_uid29_block_rsrvd_fix_q_5.clk
clock => dspba_delay:redist61_excZ_y_uid45_block_rsrvd_fix_q_17.clk
clock => dspba_delay:xRegOrSubnormal_uid176_block_rsrvd_fix_delay.clk
clock => dspba_delay:redist31_xRegOrSubnormal_uid176_block_rsrvd_fix_q_2.clk
clock => dspba_delay:redist59_excI_y_uid46_block_rsrvd_fix_q_17.clk
clock => dspba_delay:redist67_excZ_x_uid28_block_rsrvd_fix_q_5.clk
clock => dspba_delay:redist28_excREnc_uid192_block_rsrvd_fix_q_5.clk
resetn => dspba_delay:excI_y_uid46_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist58_excI_y_uid46_block_rsrvd_fix_q_15.aclr
resetn => dspba_delay:excI_x_uid29_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist64_excI_x_uid29_block_rsrvd_fix_q_3.aclr
resetn => dspba_delay:excN_y_uid47_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist57_excN_y_uid47_block_rsrvd_fix_q_15.aclr
resetn => dspba_delay:excN_x_uid30_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist63_excN_x_uid30_block_rsrvd_fix_q_3.aclr
resetn => dspba_delay:excZ_y_uid45_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist60_excZ_y_uid45_block_rsrvd_fix_q_15.aclr
resetn => dspba_delay:excZ_x_uid28_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist66_excZ_x_uid28_block_rsrvd_fix_q_3.aclr
resetn => dspba_delay:excRNaN_uid190_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist29_excRNaN_uid190_block_rsrvd_fix_q_2.aclr
resetn => dspba_delay:redist68_signY_uid15_block_rsrvd_fix_b_12.aclr
resetn => dspba_delay:signR_uid57_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist55_signR_uid57_block_rsrvd_fix_q_5.aclr
resetn => dspba_delay:sRPostExc_uid202_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist27_sRPostExc_uid202_block_rsrvd_fix_q_5.aclr
resetn => dspba_delay:redist20_vCount_uid338_lzoFracX_uid74_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist18_vCount_uid346_lzoFracX_uid74_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist17_vCount_uid352_lzoFracX_uid74_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist16_vCount_uid358_lzoFracX_uid74_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist15_r_uid371_lzoFracX_uid74_block_rsrvd_fix_q_2.aclr
resetn => dspba_delay:redist26_vCount_uid207_lzFracY_uid63_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist24_vCount_uid215_lzFracY_uid63_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist23_vCount_uid221_lzFracY_uid63_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist22_vCount_uid227_lzFracY_uid63_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist21_r_uid240_lzFracY_uid63_block_rsrvd_fix_q_14.aclr
resetn => dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1.aclr
resetn => dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist4_leftShiftStage1_uid917_normOFracX_uid75_block_rsrvd_fix_q_3.aclr
resetn => dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1.aclr
resetn => dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist5_leftShiftStage1_uid870_normY_uid64_block_rsrvd_fix_q_2.aclr
resetn => dspba_delay:redist50_yAddr_uid68_block_rsrvd_fix_b_2.aclr
resetn => dspba_delay:redist47_yPE_uid69_block_rsrvd_fix_b_2.aclr
resetn => dspba_delay:redist51_yAddr_uid68_block_rsrvd_fix_b_4.aclr
resetn => dspba_delay:redist10_n1_uid663_pT3_uid322_invPolyEval_b_1.aclr
resetn => dspba_delay:redist48_yPE_uid69_block_rsrvd_fix_b_4.aclr
resetn => dspba_delay:redist9_n0_uid664_pT3_uid322_invPolyEval_b_1.aclr
resetn => dspba_delay:redist7_highABits_uid707_pT3_uid322_invPolyEval_b_1.aclr
resetn => dspba_delay:redist8_lowRangeA_uid706_pT3_uid322_invPolyEval_b_1.aclr
resetn => dspba_delay:redist52_yAddr_uid68_block_rsrvd_fix_b_7.aclr
resetn => dspba_delay:redist49_yPE_uid69_block_rsrvd_fix_b_7.aclr
resetn => dspba_delay:redist6_osig_uid821_pT4_uid329_invPolyEval_b_1.aclr
resetn => dspba_delay:redist53_yAddr_uid68_block_rsrvd_fix_b_10.aclr
resetn => dspba_delay:redist14_osig_uid477_divValPreNorm_uid76_block_rsrvd_fix_b_1.aclr
resetn => dspba_delay:fracYZero_uid16_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:divValPreNormSelect_uid80_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist45_divValPreNormSelect_uid80_block_rsrvd_fix_q_15.aclr
resetn => dspba_delay:redist56_excR_y_uid50_block_rsrvd_fix_q_15.aclr
resetn => dspba_delay:redist62_excR_x_uid33_block_rsrvd_fix_q_3.aclr
resetn => dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3.aclr
resetn => dspba_delay:redist41_fwdExponentResult_uid109_block_rsrvd_fix_b_1.aclr
resetn => dspba_delay:redist42_subnormalRes_uid93_block_rsrvd_fix_n_1.aclr
resetn => dspba_delay:redist40_fracPostRndF_uid114_block_rsrvd_fix_b_4.aclr
resetn => dspba_delay:redist32_fracPostRndFT_uid159_block_rsrvd_fix_b_1.aclr
resetn => dspba_delay:redist38_expPostRndF_uid115_block_rsrvd_fix_b_1.aclr
resetn => dspba_delay:redist39_expPostRndF_uid115_block_rsrvd_fix_b_5.aclr
resetn => dspba_delay:redist12_vStage_uid483_lzFracWfP1_uid118_block_rsrvd_fix_b_1.aclr
resetn => dspba_delay:redist37_ofracPostRndF_uid117_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist13_vCount_uid481_lzFracWfP1_uid118_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist11_vCount_uid489_lzFracWfP1_uid118_block_rsrvd_fix_q_1.aclr
resetn => dspba_delay:redist0_qDivProd_uid127_block_rsrvd_fix_im24_q_1.aclr
resetn => dspba_delay:redist33_qDivProd_opB_uid144_block_rsrvd_fix_b_5.aclr
resetn => dspba_delay:redist36_expYIncludingSubnormals_uid124_block_rsrvd_fix_q_3.aclr
resetn => dspba_delay:redist43_subnormalRes_uid93_block_rsrvd_fix_n_2.aclr
resetn => dspba_delay:redist35_prodExpPreNorm_uid128_block_rsrvd_fix_q_3.aclr
resetn => dspba_delay:redist34_expXIncludingSubnormals_uid140_block_rsrvd_fix_q_6.aclr
resetn => dspba_delay:redist44_subnormalRes_uid93_block_rsrvd_fix_n_5.aclr
resetn => dspba_delay:extraUlp1_uid156_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:extraUlp0_uid157_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:yRegOrSubnormal_uid177_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist30_yRegOrSubnormal_uid177_block_rsrvd_fix_q_2.aclr
resetn => dspba_delay:redist65_excI_x_uid29_block_rsrvd_fix_q_5.aclr
resetn => dspba_delay:redist61_excZ_y_uid45_block_rsrvd_fix_q_17.aclr
resetn => dspba_delay:xRegOrSubnormal_uid176_block_rsrvd_fix_delay.aclr
resetn => dspba_delay:redist31_xRegOrSubnormal_uid176_block_rsrvd_fix_q_2.aclr
resetn => dspba_delay:redist59_excI_y_uid46_block_rsrvd_fix_q_17.aclr
resetn => dspba_delay:redist67_excZ_x_uid28_block_rsrvd_fix_q_5.aclr
resetn => dspba_delay:redist28_excREnc_uid192_block_rsrvd_fix_q_5.aclr
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[55].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[56].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[57].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[58].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[59].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[60].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[61].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[62].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[63].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[64].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[65].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[66].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[67].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[68].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[69].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[70].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[71].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[72].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[73].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[74].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[75].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[76].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[77].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[78].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[79].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[80].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[81].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[82].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[83].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[84].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[85].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[86].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[87].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[88].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[89].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[90].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[91].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[92].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[93].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[94].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[95].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[96].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[97].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[98].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[99].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[100].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[101].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[102].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[103].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[104].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[105].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[106].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[107].ACLR
resetn => rightShiftStage2_uid971_alignedResultFraction_uid100_block_rsrvd_fix_q[108].ACLR
resetn => vStagei_uid361_lzoFracX_uid74_block_rsrvd_fix_q[1].ACLR
resetn => vStagei_uid361_lzoFracX_uid74_block_rsrvd_fix_q[2].ACLR
resetn => vStagei_uid361_lzoFracX_uid74_block_rsrvd_fix_q[3].ACLR
resetn => vStagei_uid230_lzFracY_uid63_block_rsrvd_fix_q[1].ACLR
resetn => vStagei_uid230_lzFracY_uid63_block_rsrvd_fix_q[2].ACLR
resetn => vStagei_uid230_lzFracY_uid63_block_rsrvd_fix_q[3].ACLR
resetn => addSubnormAdditions_uid86_block_rsrvd_fix_o[0].ACLR
resetn => addSubnormAdditions_uid86_block_rsrvd_fix_o[1].ACLR
resetn => addSubnormAdditions_uid86_block_rsrvd_fix_o[2].ACLR
resetn => addSubnormAdditions_uid86_block_rsrvd_fix_o[3].ACLR
resetn => addSubnormAdditions_uid86_block_rsrvd_fix_o[4].ACLR
resetn => addSubnormAdditions_uid86_block_rsrvd_fix_o[5].ACLR
resetn => addSubnormAdditions_uid86_block_rsrvd_fix_o[6].ACLR
resetn => redist69_expY_uid13_block_rsrvd_fix_b_15_cmpReg_q[0].ACLR
resetn => redist69_expY_uid13_block_rsrvd_fix_b_15_sticky_ena_q[0].ACLR
resetn => redist69_expY_uid13_block_rsrvd_fix_b_15_rdcnt_eq.ACLR
resetn => redist69_expY_uid13_block_rsrvd_fix_b_15_rdcnt_i[0].ACLR
resetn => redist69_expY_uid13_block_rsrvd_fix_b_15_rdcnt_i[1].ACLR
resetn => redist69_expY_uid13_block_rsrvd_fix_b_15_rdcnt_i[2].ACLR
resetn => redist69_expY_uid13_block_rsrvd_fix_b_15_rdcnt_i[3].ACLR
resetn => redist69_expY_uid13_block_rsrvd_fix_b_15_wraddr_q[0].PRESET
resetn => redist69_expY_uid13_block_rsrvd_fix_b_15_wraddr_q[1].ACLR
resetn => redist69_expY_uid13_block_rsrvd_fix_b_15_wraddr_q[2].PRESET
resetn => redist69_expY_uid13_block_rsrvd_fix_b_15_wraddr_q[3].PRESET
resetn => expR_uid61_block_rsrvd_fix_o[0].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[1].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[2].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[3].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[4].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[5].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[6].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[7].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[8].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[9].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[10].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[11].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[12].ACLR
resetn => expR_uid61_block_rsrvd_fix_o[13].ACLR
resetn => shiftedOut_uid922_alignedResultFraction_uid100_block_rsrvd_fix_o[18].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[0].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[1].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[2].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[3].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[4].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[5].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[6].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[7].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[8].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[9].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[10].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[11].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[12].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[13].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[14].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[15].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[16].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[17].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[18].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[19].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[20].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[21].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[22].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[23].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[24].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[25].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[26].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[27].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[28].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[29].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[30].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[31].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[32].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[33].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[34].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[35].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[36].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[37].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[38].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[39].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[40].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[41].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[42].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[43].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[44].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[45].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[46].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[47].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[48].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[49].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[50].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[51].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[52].ACLR
resetn => normFracRnd_uid91_block_rsrvd_fix_q[53].ACLR
resetn => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_cmpReg_q[0].ACLR
resetn => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_sticky_ena_q[0].ACLR
resetn => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_rdcnt_eq.ACLR
resetn => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_rdcnt_i[0].ACLR
resetn => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_rdcnt_i[1].ACLR
resetn => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_rdcnt_i[2].ACLR
resetn => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_rdcnt_i[3].ACLR
resetn => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_wraddr_q[0].PRESET
resetn => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_wraddr_q[1].ACLR
resetn => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_wraddr_q[2].PRESET
resetn => redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_wraddr_q[3].PRESET
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[1].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[2].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[3].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[4].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[5].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[6].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[7].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[8].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[9].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[10].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[11].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[12].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[13].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[14].ACLR
resetn => vStagei_uid492_lzFracWfP1_uid118_block_rsrvd_fix_q[15].ACLR
resetn => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_cmpReg_q[0].ACLR
resetn => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_sticky_ena_q[0].ACLR
resetn => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_rdcnt_eq.ACLR
resetn => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_rdcnt_i[0].ACLR
resetn => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_rdcnt_i[1].ACLR
resetn => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_rdcnt_i[2].ACLR
resetn => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_rdcnt_i[3].ACLR
resetn => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_wraddr_q[0].PRESET
resetn => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_wraddr_q[1].ACLR
resetn => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_wraddr_q[2].PRESET
resetn => redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_wraddr_q[3].PRESET
resetn => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_cmpReg_q[0].ACLR
resetn => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_sticky_ena_q[0].ACLR
resetn => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_rdcnt_eq.ACLR
resetn => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_rdcnt_i[0].ACLR
resetn => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_rdcnt_i[1].ACLR
resetn => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_rdcnt_i[2].ACLR
resetn => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_rdcnt_i[3].ACLR
resetn => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_wraddr_q[0].PRESET
resetn => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_wraddr_q[1].ACLR
resetn => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_wraddr_q[2].PRESET
resetn => redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_wraddr_q[3].PRESET
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[0].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[1].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[2].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[3].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[4].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[5].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[6].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[7].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[8].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[9].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[10].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[11].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[12].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[13].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[14].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[15].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[16].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[17].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[18].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[19].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[20].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[21].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[22].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[23].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[24].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[25].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[26].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[27].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[28].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[29].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[30].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[31].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[32].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[33].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[34].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[35].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[36].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[37].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[38].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[39].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[40].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[41].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[42].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[43].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[44].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[45].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[46].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[47].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[48].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[49].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[50].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[51].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[52].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[53].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[54].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[55].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[56].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[57].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[58].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[59].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[60].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[61].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[62].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[63].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[64].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[65].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[66].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[67].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[68].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[69].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[70].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[71].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[72].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[73].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[74].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[75].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[76].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[77].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[78].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[79].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[80].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[81].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[82].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[83].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[84].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[85].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[86].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[87].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[88].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[89].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[90].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[91].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[92].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[93].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[94].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[95].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[96].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[97].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[98].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[99].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[100].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[101].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[102].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[103].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[104].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[105].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[106].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[107].ACLR
resetn => qDivProd_uid127_block_rsrvd_fix_result_add_1_0_o[108].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[0].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[1].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[2].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[3].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[4].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[5].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[6].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[7].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[8].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[9].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[10].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[11].ACLR
resetn => expYIncludingSubnormals_uid124_block_rsrvd_fix_o[12].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[0].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[1].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[2].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[3].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[4].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[5].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[6].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[7].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[8].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[9].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[10].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[11].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[12].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[13].ACLR
resetn => prodExpPreNorm_uid128_block_rsrvd_fix_o[14].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[0].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[1].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[2].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[3].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[4].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[5].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[6].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[7].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[8].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[9].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[10].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[11].ACLR
resetn => expXIncludingSubnormals_uid140_block_rsrvd_fix_o[12].ACLR
resetn => excREnc_uid192_block_rsrvd_fix_q[0].PRESET
resetn => excREnc_uid192_block_rsrvd_fix_q[1].ACLR
resetn => altsyncram:memoryC4_uid299_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC4_uid298_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC4_uid297_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC4_uid296_invTables_lutmem_dmem.aclr0
resetn => LPM_MULT:sm0_uid533_pT1_uid308_invPolyEval_component.ACLR
resetn => altsyncram:memoryC3_uid293_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC3_uid292_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC3_uid291_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC3_uid290_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC3_uid289_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC3_uid288_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC3_uid287_invTables_lutmem_dmem.aclr0
resetn => LPM_MULT:sm1_uid581_pT2_uid315_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid580_pT2_uid315_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid579_pT2_uid315_invPolyEval_component.ACLR
resetn => altsyncram:memoryC2_uid284_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC2_uid283_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC2_uid282_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC2_uid281_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC2_uid280_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC2_uid279_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC2_uid278_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC2_uid277_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC2_uid276_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC2_uid275_invTables_lutmem_dmem.aclr0
resetn => LPM_MULT:sm0_uid688_pT3_uid322_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid687_pT3_uid322_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid686_pT3_uid322_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid685_pT3_uid322_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid684_pT3_uid322_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid682_pT3_uid322_invPolyEval_component.ACLR
resetn => LPM_MULT:sm1_uid681_pT3_uid322_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid680_pT3_uid322_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid679_pT3_uid322_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid683_pT3_uid322_invPolyEval_component.ACLR
resetn => altsyncram:memoryC1_uid271_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC1_uid270_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC1_uid269_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC1_uid268_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC1_uid267_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC1_uid266_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC1_uid265_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC1_uid264_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC1_uid263_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC1_uid262_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC1_uid261_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC1_uid260_invTables_lutmem_dmem.aclr0
resetn => LPM_MULT:sm0_uid805_pT4_uid329_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid803_pT4_uid329_invPolyEval_component.ACLR
resetn => LPM_MULT:sm1_uid802_pT4_uid329_invPolyEval_component.ACLR
resetn => LPM_MULT:sm1_uid807_pT4_uid329_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid801_pT4_uid329_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid806_pT4_uid329_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid800_pT4_uid329_invPolyEval_component.ACLR
resetn => LPM_MULT:sm0_uid804_pT4_uid329_invPolyEval_component.ACLR
resetn => altsyncram:memoryC0_uid256_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid255_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid254_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid253_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid252_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid251_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid250_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid249_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid248_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid247_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid246_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid245_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid244_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid243_invTables_lutmem_dmem.aclr0
resetn => altsyncram:memoryC0_uid242_invTables_lutmem_dmem.aclr0
resetn => LPM_MULT:sm0_uid468_divValPreNorm_uid76_block_rsrvd_fix_component.ACLR
resetn => LPM_MULT:sm0_uid465_divValPreNorm_uid76_block_rsrvd_fix_component.ACLR
resetn => LPM_MULT:sm0_uid464_divValPreNorm_uid76_block_rsrvd_fix_component.ACLR
resetn => LPM_MULT:sm1_uid462_divValPreNorm_uid76_block_rsrvd_fix_component.ACLR
resetn => LPM_MULT:sm0_uid467_divValPreNorm_uid76_block_rsrvd_fix_component.ACLR
resetn => LPM_MULT:sm0_uid461_divValPreNorm_uid76_block_rsrvd_fix_component.ACLR
resetn => LPM_MULT:sm0_uid466_divValPreNorm_uid76_block_rsrvd_fix_component.ACLR
resetn => LPM_MULT:sm0_uid460_divValPreNorm_uid76_block_rsrvd_fix_component.ACLR
resetn => LPM_MULT:sm0_uid463_divValPreNorm_uid76_block_rsrvd_fix_component.ACLR
resetn => altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem.aclr1
resetn => altsyncram:redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_mem_dmem.aclr1
resetn => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im24_component.ACLR
resetn => altsyncram:redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_mem_dmem.aclr1
resetn => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im21_component.ACLR
resetn => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im6_component.ACLR
resetn => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im12_component.ACLR
resetn => altsyncram:redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_mem_dmem.aclr1
resetn => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im3_component.ACLR
resetn => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im9_component.ACLR
resetn => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im15_component.ACLR
resetn => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im18_component.ACLR
resetn => LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im0_component.ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:excI_y_uid46_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist58_excI_y_uid46_block_rsrvd_fix_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[11][0].CLK
clk => delay_signals[12][0].CLK
clk => delay_signals[13][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[13][0].ACLR
aclr => delay_signals[12][0].ACLR
aclr => delay_signals[11][0].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[13][0].ENA
ena => delay_signals[12][0].ENA
ena => delay_signals[11][0].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[13][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:excI_x_uid29_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist64_excI_x_uid29_block_rsrvd_fix_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:excN_y_uid47_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist57_excN_y_uid47_block_rsrvd_fix_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[11][0].CLK
clk => delay_signals[12][0].CLK
clk => delay_signals[13][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[13][0].ACLR
aclr => delay_signals[12][0].ACLR
aclr => delay_signals[11][0].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[13][0].ENA
ena => delay_signals[12][0].ENA
ena => delay_signals[11][0].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[13][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:excN_x_uid30_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist63_excN_x_uid30_block_rsrvd_fix_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:excZ_y_uid45_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist60_excZ_y_uid45_block_rsrvd_fix_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[11][0].CLK
clk => delay_signals[12][0].CLK
clk => delay_signals[13][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[13][0].ACLR
aclr => delay_signals[12][0].ACLR
aclr => delay_signals[11][0].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[13][0].ENA
ena => delay_signals[12][0].ENA
ena => delay_signals[11][0].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[13][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:excZ_x_uid28_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist66_excZ_x_uid28_block_rsrvd_fix_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:excRNaN_uid190_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist29_excRNaN_uid190_block_rsrvd_fix_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist68_signY_uid15_block_rsrvd_fix_b_12
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[11][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[11][0].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[11][0].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[11][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:signR_uid57_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist55_signR_uid57_block_rsrvd_fix_q_5
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:sRPostExc_uid202_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist27_sRPostExc_uid202_block_rsrvd_fix_q_5
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist20_vCount_uid338_lzoFracX_uid74_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist18_vCount_uid346_lzoFracX_uid74_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist17_vCount_uid352_lzoFracX_uid74_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist16_vCount_uid358_lzoFracX_uid74_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist15_r_uid371_lzoFracX_uid74_block_rsrvd_fix_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist26_vCount_uid207_lzFracY_uid63_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist24_vCount_uid215_lzFracY_uid63_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist23_vCount_uid221_lzFracY_uid63_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist22_vCount_uid227_lzFracY_uid63_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist21_r_uid240_lzFracY_uid63_block_rsrvd_fix_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
clk => delay_signals[4][2].CLK
clk => delay_signals[4][3].CLK
clk => delay_signals[4][4].CLK
clk => delay_signals[4][5].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[5][1].CLK
clk => delay_signals[5][2].CLK
clk => delay_signals[5][3].CLK
clk => delay_signals[5][4].CLK
clk => delay_signals[5][5].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[6][1].CLK
clk => delay_signals[6][2].CLK
clk => delay_signals[6][3].CLK
clk => delay_signals[6][4].CLK
clk => delay_signals[6][5].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[7][1].CLK
clk => delay_signals[7][2].CLK
clk => delay_signals[7][3].CLK
clk => delay_signals[7][4].CLK
clk => delay_signals[7][5].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[8][1].CLK
clk => delay_signals[8][2].CLK
clk => delay_signals[8][3].CLK
clk => delay_signals[8][4].CLK
clk => delay_signals[8][5].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[9][1].CLK
clk => delay_signals[9][2].CLK
clk => delay_signals[9][3].CLK
clk => delay_signals[9][4].CLK
clk => delay_signals[9][5].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[10][1].CLK
clk => delay_signals[10][2].CLK
clk => delay_signals[10][3].CLK
clk => delay_signals[10][4].CLK
clk => delay_signals[10][5].CLK
clk => delay_signals[11][0].CLK
clk => delay_signals[11][1].CLK
clk => delay_signals[11][2].CLK
clk => delay_signals[11][3].CLK
clk => delay_signals[11][4].CLK
clk => delay_signals[11][5].CLK
clk => delay_signals[12][0].CLK
clk => delay_signals[12][1].CLK
clk => delay_signals[12][2].CLK
clk => delay_signals[12][3].CLK
clk => delay_signals[12][4].CLK
clk => delay_signals[12][5].CLK
clk => delay_signals[13][0].CLK
clk => delay_signals[13][1].CLK
clk => delay_signals[13][2].CLK
clk => delay_signals[13][3].CLK
clk => delay_signals[13][4].CLK
clk => delay_signals[13][5].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[13][0].ACLR
aclr => delay_signals[13][1].ACLR
aclr => delay_signals[13][2].ACLR
aclr => delay_signals[13][3].ACLR
aclr => delay_signals[13][4].ACLR
aclr => delay_signals[13][5].ACLR
aclr => delay_signals[12][0].ACLR
aclr => delay_signals[12][1].ACLR
aclr => delay_signals[12][2].ACLR
aclr => delay_signals[12][3].ACLR
aclr => delay_signals[12][4].ACLR
aclr => delay_signals[12][5].ACLR
aclr => delay_signals[11][0].ACLR
aclr => delay_signals[11][1].ACLR
aclr => delay_signals[11][2].ACLR
aclr => delay_signals[11][3].ACLR
aclr => delay_signals[11][4].ACLR
aclr => delay_signals[11][5].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[10][1].ACLR
aclr => delay_signals[10][2].ACLR
aclr => delay_signals[10][3].ACLR
aclr => delay_signals[10][4].ACLR
aclr => delay_signals[10][5].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[9][1].ACLR
aclr => delay_signals[9][2].ACLR
aclr => delay_signals[9][3].ACLR
aclr => delay_signals[9][4].ACLR
aclr => delay_signals[9][5].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[8][1].ACLR
aclr => delay_signals[8][2].ACLR
aclr => delay_signals[8][3].ACLR
aclr => delay_signals[8][4].ACLR
aclr => delay_signals[8][5].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[7][1].ACLR
aclr => delay_signals[7][2].ACLR
aclr => delay_signals[7][3].ACLR
aclr => delay_signals[7][4].ACLR
aclr => delay_signals[7][5].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[6][1].ACLR
aclr => delay_signals[6][2].ACLR
aclr => delay_signals[6][3].ACLR
aclr => delay_signals[6][4].ACLR
aclr => delay_signals[6][5].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[5][1].ACLR
aclr => delay_signals[5][2].ACLR
aclr => delay_signals[5][3].ACLR
aclr => delay_signals[5][4].ACLR
aclr => delay_signals[5][5].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
aclr => delay_signals[4][2].ACLR
aclr => delay_signals[4][3].ACLR
aclr => delay_signals[4][4].ACLR
aclr => delay_signals[4][5].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
ena => delay_signals[13][5].ENA
ena => delay_signals[13][4].ENA
ena => delay_signals[13][3].ENA
ena => delay_signals[13][2].ENA
ena => delay_signals[13][1].ENA
ena => delay_signals[13][0].ENA
ena => delay_signals[12][5].ENA
ena => delay_signals[12][4].ENA
ena => delay_signals[12][3].ENA
ena => delay_signals[12][2].ENA
ena => delay_signals[12][1].ENA
ena => delay_signals[12][0].ENA
ena => delay_signals[11][5].ENA
ena => delay_signals[11][4].ENA
ena => delay_signals[11][3].ENA
ena => delay_signals[11][2].ENA
ena => delay_signals[11][1].ENA
ena => delay_signals[11][0].ENA
ena => delay_signals[10][5].ENA
ena => delay_signals[10][4].ENA
ena => delay_signals[10][3].ENA
ena => delay_signals[10][2].ENA
ena => delay_signals[10][1].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][5].ENA
ena => delay_signals[9][4].ENA
ena => delay_signals[9][3].ENA
ena => delay_signals[9][2].ENA
ena => delay_signals[9][1].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][5].ENA
ena => delay_signals[8][4].ENA
ena => delay_signals[8][3].ENA
ena => delay_signals[8][2].ENA
ena => delay_signals[8][1].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][5].ENA
ena => delay_signals[7][4].ENA
ena => delay_signals[7][3].ENA
ena => delay_signals[7][2].ENA
ena => delay_signals[7][1].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][5].ENA
ena => delay_signals[6][4].ENA
ena => delay_signals[6][3].ENA
ena => delay_signals[6][2].ENA
ena => delay_signals[6][1].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][5].ENA
ena => delay_signals[5][4].ENA
ena => delay_signals[5][3].ENA
ena => delay_signals[5][2].ENA
ena => delay_signals[5][1].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][5].ENA
ena => delay_signals[4][4].ENA
ena => delay_signals[4][3].ENA
ena => delay_signals[4][2].ENA
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[13][0].DATAIN
xin[1] => delay_signals[13][1].DATAIN
xin[2] => delay_signals[13][2].DATAIN
xin[3] => delay_signals[13][3].DATAIN
xin[4] => delay_signals[13][4].DATAIN
xin[5] => delay_signals[13][5].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist19_vStage_uid340_lzoFracX_uid74_block_rsrvd_fix_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist46_hiddenOnefracXForLZC_uid73_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist4_leftShiftStage1_uid917_normOFracX_uid75_block_rsrvd_fix_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
clk => delay_signals[1][32].CLK
clk => delay_signals[1][33].CLK
clk => delay_signals[1][34].CLK
clk => delay_signals[1][35].CLK
clk => delay_signals[1][36].CLK
clk => delay_signals[1][37].CLK
clk => delay_signals[1][38].CLK
clk => delay_signals[1][39].CLK
clk => delay_signals[1][40].CLK
clk => delay_signals[1][41].CLK
clk => delay_signals[1][42].CLK
clk => delay_signals[1][43].CLK
clk => delay_signals[1][44].CLK
clk => delay_signals[1][45].CLK
clk => delay_signals[1][46].CLK
clk => delay_signals[1][47].CLK
clk => delay_signals[1][48].CLK
clk => delay_signals[1][49].CLK
clk => delay_signals[1][50].CLK
clk => delay_signals[1][51].CLK
clk => delay_signals[1][52].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[2][24].CLK
clk => delay_signals[2][25].CLK
clk => delay_signals[2][26].CLK
clk => delay_signals[2][27].CLK
clk => delay_signals[2][28].CLK
clk => delay_signals[2][29].CLK
clk => delay_signals[2][30].CLK
clk => delay_signals[2][31].CLK
clk => delay_signals[2][32].CLK
clk => delay_signals[2][33].CLK
clk => delay_signals[2][34].CLK
clk => delay_signals[2][35].CLK
clk => delay_signals[2][36].CLK
clk => delay_signals[2][37].CLK
clk => delay_signals[2][38].CLK
clk => delay_signals[2][39].CLK
clk => delay_signals[2][40].CLK
clk => delay_signals[2][41].CLK
clk => delay_signals[2][42].CLK
clk => delay_signals[2][43].CLK
clk => delay_signals[2][44].CLK
clk => delay_signals[2][45].CLK
clk => delay_signals[2][46].CLK
clk => delay_signals[2][47].CLK
clk => delay_signals[2][48].CLK
clk => delay_signals[2][49].CLK
clk => delay_signals[2][50].CLK
clk => delay_signals[2][51].CLK
clk => delay_signals[2][52].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[2][24].ACLR
aclr => delay_signals[2][25].ACLR
aclr => delay_signals[2][26].ACLR
aclr => delay_signals[2][27].ACLR
aclr => delay_signals[2][28].ACLR
aclr => delay_signals[2][29].ACLR
aclr => delay_signals[2][30].ACLR
aclr => delay_signals[2][31].ACLR
aclr => delay_signals[2][32].ACLR
aclr => delay_signals[2][33].ACLR
aclr => delay_signals[2][34].ACLR
aclr => delay_signals[2][35].ACLR
aclr => delay_signals[2][36].ACLR
aclr => delay_signals[2][37].ACLR
aclr => delay_signals[2][38].ACLR
aclr => delay_signals[2][39].ACLR
aclr => delay_signals[2][40].ACLR
aclr => delay_signals[2][41].ACLR
aclr => delay_signals[2][42].ACLR
aclr => delay_signals[2][43].ACLR
aclr => delay_signals[2][44].ACLR
aclr => delay_signals[2][45].ACLR
aclr => delay_signals[2][46].ACLR
aclr => delay_signals[2][47].ACLR
aclr => delay_signals[2][48].ACLR
aclr => delay_signals[2][49].ACLR
aclr => delay_signals[2][50].ACLR
aclr => delay_signals[2][51].ACLR
aclr => delay_signals[2][52].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
aclr => delay_signals[1][32].ACLR
aclr => delay_signals[1][33].ACLR
aclr => delay_signals[1][34].ACLR
aclr => delay_signals[1][35].ACLR
aclr => delay_signals[1][36].ACLR
aclr => delay_signals[1][37].ACLR
aclr => delay_signals[1][38].ACLR
aclr => delay_signals[1][39].ACLR
aclr => delay_signals[1][40].ACLR
aclr => delay_signals[1][41].ACLR
aclr => delay_signals[1][42].ACLR
aclr => delay_signals[1][43].ACLR
aclr => delay_signals[1][44].ACLR
aclr => delay_signals[1][45].ACLR
aclr => delay_signals[1][46].ACLR
aclr => delay_signals[1][47].ACLR
aclr => delay_signals[1][48].ACLR
aclr => delay_signals[1][49].ACLR
aclr => delay_signals[1][50].ACLR
aclr => delay_signals[1][51].ACLR
aclr => delay_signals[1][52].ACLR
ena => delay_signals[2][52].ENA
ena => delay_signals[2][51].ENA
ena => delay_signals[2][50].ENA
ena => delay_signals[2][49].ENA
ena => delay_signals[2][48].ENA
ena => delay_signals[2][47].ENA
ena => delay_signals[2][46].ENA
ena => delay_signals[2][45].ENA
ena => delay_signals[2][44].ENA
ena => delay_signals[2][43].ENA
ena => delay_signals[2][42].ENA
ena => delay_signals[2][41].ENA
ena => delay_signals[2][40].ENA
ena => delay_signals[2][39].ENA
ena => delay_signals[2][38].ENA
ena => delay_signals[2][37].ENA
ena => delay_signals[2][36].ENA
ena => delay_signals[2][35].ENA
ena => delay_signals[2][34].ENA
ena => delay_signals[2][33].ENA
ena => delay_signals[2][32].ENA
ena => delay_signals[2][31].ENA
ena => delay_signals[2][30].ENA
ena => delay_signals[2][29].ENA
ena => delay_signals[2][28].ENA
ena => delay_signals[2][27].ENA
ena => delay_signals[2][26].ENA
ena => delay_signals[2][25].ENA
ena => delay_signals[2][24].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][52].ENA
ena => delay_signals[1][51].ENA
ena => delay_signals[1][50].ENA
ena => delay_signals[1][49].ENA
ena => delay_signals[1][48].ENA
ena => delay_signals[1][47].ENA
ena => delay_signals[1][46].ENA
ena => delay_signals[1][45].ENA
ena => delay_signals[1][44].ENA
ena => delay_signals[1][43].ENA
ena => delay_signals[1][42].ENA
ena => delay_signals[1][41].ENA
ena => delay_signals[1][40].ENA
ena => delay_signals[1][39].ENA
ena => delay_signals[1][38].ENA
ena => delay_signals[1][37].ENA
ena => delay_signals[1][36].ENA
ena => delay_signals[1][35].ENA
ena => delay_signals[1][34].ENA
ena => delay_signals[1][33].ENA
ena => delay_signals[1][32].ENA
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xin[11] => delay_signals[2][11].DATAIN
xin[12] => delay_signals[2][12].DATAIN
xin[13] => delay_signals[2][13].DATAIN
xin[14] => delay_signals[2][14].DATAIN
xin[15] => delay_signals[2][15].DATAIN
xin[16] => delay_signals[2][16].DATAIN
xin[17] => delay_signals[2][17].DATAIN
xin[18] => delay_signals[2][18].DATAIN
xin[19] => delay_signals[2][19].DATAIN
xin[20] => delay_signals[2][20].DATAIN
xin[21] => delay_signals[2][21].DATAIN
xin[22] => delay_signals[2][22].DATAIN
xin[23] => delay_signals[2][23].DATAIN
xin[24] => delay_signals[2][24].DATAIN
xin[25] => delay_signals[2][25].DATAIN
xin[26] => delay_signals[2][26].DATAIN
xin[27] => delay_signals[2][27].DATAIN
xin[28] => delay_signals[2][28].DATAIN
xin[29] => delay_signals[2][29].DATAIN
xin[30] => delay_signals[2][30].DATAIN
xin[31] => delay_signals[2][31].DATAIN
xin[32] => delay_signals[2][32].DATAIN
xin[33] => delay_signals[2][33].DATAIN
xin[34] => delay_signals[2][34].DATAIN
xin[35] => delay_signals[2][35].DATAIN
xin[36] => delay_signals[2][36].DATAIN
xin[37] => delay_signals[2][37].DATAIN
xin[38] => delay_signals[2][38].DATAIN
xin[39] => delay_signals[2][39].DATAIN
xin[40] => delay_signals[2][40].DATAIN
xin[41] => delay_signals[2][41].DATAIN
xin[42] => delay_signals[2][42].DATAIN
xin[43] => delay_signals[2][43].DATAIN
xin[44] => delay_signals[2][44].DATAIN
xin[45] => delay_signals[2][45].DATAIN
xin[46] => delay_signals[2][46].DATAIN
xin[47] => delay_signals[2][47].DATAIN
xin[48] => delay_signals[2][48].DATAIN
xin[49] => delay_signals[2][49].DATAIN
xin[50] => delay_signals[2][50].DATAIN
xin[51] => delay_signals[2][51].DATAIN
xin[52] => delay_signals[2][52].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist25_vStage_uid209_lzFracY_uid63_block_rsrvd_fix_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist54_fracOYForLZC_uid62_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC4_uid299_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_38s3:auto_generated.address_a[0]
address_a[1] => altsyncram_38s3:auto_generated.address_a[1]
address_a[2] => altsyncram_38s3:auto_generated.address_a[2]
address_a[3] => altsyncram_38s3:auto_generated.address_a[3]
address_a[4] => altsyncram_38s3:auto_generated.address_a[4]
address_a[5] => altsyncram_38s3:auto_generated.address_a[5]
address_a[6] => altsyncram_38s3:auto_generated.address_a[6]
address_a[7] => altsyncram_38s3:auto_generated.address_a[7]
address_a[8] => altsyncram_38s3:auto_generated.address_a[8]
address_a[9] => altsyncram_38s3:auto_generated.address_a[9]
address_a[10] => altsyncram_38s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_38s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_38s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_38s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_38s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_38s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_38s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC4_uid299_invTables_lutmem_dmem|altsyncram_38s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC4_uid298_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_28s3:auto_generated.address_a[0]
address_a[1] => altsyncram_28s3:auto_generated.address_a[1]
address_a[2] => altsyncram_28s3:auto_generated.address_a[2]
address_a[3] => altsyncram_28s3:auto_generated.address_a[3]
address_a[4] => altsyncram_28s3:auto_generated.address_a[4]
address_a[5] => altsyncram_28s3:auto_generated.address_a[5]
address_a[6] => altsyncram_28s3:auto_generated.address_a[6]
address_a[7] => altsyncram_28s3:auto_generated.address_a[7]
address_a[8] => altsyncram_28s3:auto_generated.address_a[8]
address_a[9] => altsyncram_28s3:auto_generated.address_a[9]
address_a[10] => altsyncram_28s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_28s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_28s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_28s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_28s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_28s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_28s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC4_uid298_invTables_lutmem_dmem|altsyncram_28s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC4_uid297_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_18s3:auto_generated.address_a[0]
address_a[1] => altsyncram_18s3:auto_generated.address_a[1]
address_a[2] => altsyncram_18s3:auto_generated.address_a[2]
address_a[3] => altsyncram_18s3:auto_generated.address_a[3]
address_a[4] => altsyncram_18s3:auto_generated.address_a[4]
address_a[5] => altsyncram_18s3:auto_generated.address_a[5]
address_a[6] => altsyncram_18s3:auto_generated.address_a[6]
address_a[7] => altsyncram_18s3:auto_generated.address_a[7]
address_a[8] => altsyncram_18s3:auto_generated.address_a[8]
address_a[9] => altsyncram_18s3:auto_generated.address_a[9]
address_a[10] => altsyncram_18s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_18s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_18s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_18s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_18s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_18s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_18s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC4_uid297_invTables_lutmem_dmem|altsyncram_18s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC4_uid296_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_08s3:auto_generated.address_a[0]
address_a[1] => altsyncram_08s3:auto_generated.address_a[1]
address_a[2] => altsyncram_08s3:auto_generated.address_a[2]
address_a[3] => altsyncram_08s3:auto_generated.address_a[3]
address_a[4] => altsyncram_08s3:auto_generated.address_a[4]
address_a[5] => altsyncram_08s3:auto_generated.address_a[5]
address_a[6] => altsyncram_08s3:auto_generated.address_a[6]
address_a[7] => altsyncram_08s3:auto_generated.address_a[7]
address_a[8] => altsyncram_08s3:auto_generated.address_a[8]
address_a[9] => altsyncram_08s3:auto_generated.address_a[9]
address_a[10] => altsyncram_08s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_08s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_08s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_08s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_08s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_08s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_08s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC4_uid296_invTables_lutmem_dmem|altsyncram_08s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist5_leftShiftStage1_uid870_normY_uid64_block_rsrvd_fix_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
clk => delay_signals[1][32].CLK
clk => delay_signals[1][33].CLK
clk => delay_signals[1][34].CLK
clk => delay_signals[1][35].CLK
clk => delay_signals[1][36].CLK
clk => delay_signals[1][37].CLK
clk => delay_signals[1][38].CLK
clk => delay_signals[1][39].CLK
clk => delay_signals[1][40].CLK
clk => delay_signals[1][41].CLK
clk => delay_signals[1][42].CLK
clk => delay_signals[1][43].CLK
clk => delay_signals[1][44].CLK
clk => delay_signals[1][45].CLK
clk => delay_signals[1][46].CLK
clk => delay_signals[1][47].CLK
clk => delay_signals[1][48].CLK
clk => delay_signals[1][49].CLK
clk => delay_signals[1][50].CLK
clk => delay_signals[1][51].CLK
clk => delay_signals[1][52].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
aclr => delay_signals[1][32].ACLR
aclr => delay_signals[1][33].ACLR
aclr => delay_signals[1][34].ACLR
aclr => delay_signals[1][35].ACLR
aclr => delay_signals[1][36].ACLR
aclr => delay_signals[1][37].ACLR
aclr => delay_signals[1][38].ACLR
aclr => delay_signals[1][39].ACLR
aclr => delay_signals[1][40].ACLR
aclr => delay_signals[1][41].ACLR
aclr => delay_signals[1][42].ACLR
aclr => delay_signals[1][43].ACLR
aclr => delay_signals[1][44].ACLR
aclr => delay_signals[1][45].ACLR
aclr => delay_signals[1][46].ACLR
aclr => delay_signals[1][47].ACLR
aclr => delay_signals[1][48].ACLR
aclr => delay_signals[1][49].ACLR
aclr => delay_signals[1][50].ACLR
aclr => delay_signals[1][51].ACLR
aclr => delay_signals[1][52].ACLR
ena => delay_signals[1][52].ENA
ena => delay_signals[1][51].ENA
ena => delay_signals[1][50].ENA
ena => delay_signals[1][49].ENA
ena => delay_signals[1][48].ENA
ena => delay_signals[1][47].ENA
ena => delay_signals[1][46].ENA
ena => delay_signals[1][45].ENA
ena => delay_signals[1][44].ENA
ena => delay_signals[1][43].ENA
ena => delay_signals[1][42].ENA
ena => delay_signals[1][41].ENA
ena => delay_signals[1][40].ENA
ena => delay_signals[1][39].ENA
ena => delay_signals[1][38].ENA
ena => delay_signals[1][37].ENA
ena => delay_signals[1][36].ENA
ena => delay_signals[1][35].ENA
ena => delay_signals[1][34].ENA
ena => delay_signals[1][33].ENA
ena => delay_signals[1][32].ENA
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xin[23] => delay_signals[1][23].DATAIN
xin[24] => delay_signals[1][24].DATAIN
xin[25] => delay_signals[1][25].DATAIN
xin[26] => delay_signals[1][26].DATAIN
xin[27] => delay_signals[1][27].DATAIN
xin[28] => delay_signals[1][28].DATAIN
xin[29] => delay_signals[1][29].DATAIN
xin[30] => delay_signals[1][30].DATAIN
xin[31] => delay_signals[1][31].DATAIN
xin[32] => delay_signals[1][32].DATAIN
xin[33] => delay_signals[1][33].DATAIN
xin[34] => delay_signals[1][34].DATAIN
xin[35] => delay_signals[1][35].DATAIN
xin[36] => delay_signals[1][36].DATAIN
xin[37] => delay_signals[1][37].DATAIN
xin[38] => delay_signals[1][38].DATAIN
xin[39] => delay_signals[1][39].DATAIN
xin[40] => delay_signals[1][40].DATAIN
xin[41] => delay_signals[1][41].DATAIN
xin[42] => delay_signals[1][42].DATAIN
xin[43] => delay_signals[1][43].DATAIN
xin[44] => delay_signals[1][44].DATAIN
xin[45] => delay_signals[1][45].DATAIN
xin[46] => delay_signals[1][46].DATAIN
xin[47] => delay_signals[1][47].DATAIN
xin[48] => delay_signals[1][48].DATAIN
xin[49] => delay_signals[1][49].DATAIN
xin[50] => delay_signals[1][50].DATAIN
xin[51] => delay_signals[1][51].DATAIN
xin[52] => delay_signals[1][52].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid533_pT1_uid308_invPolyEval_component
dataa[0] => mult_vot:auto_generated.dataa[0]
dataa[1] => mult_vot:auto_generated.dataa[1]
dataa[2] => mult_vot:auto_generated.dataa[2]
dataa[3] => mult_vot:auto_generated.dataa[3]
dataa[4] => mult_vot:auto_generated.dataa[4]
dataa[5] => mult_vot:auto_generated.dataa[5]
dataa[6] => mult_vot:auto_generated.dataa[6]
dataa[7] => mult_vot:auto_generated.dataa[7]
dataa[8] => mult_vot:auto_generated.dataa[8]
dataa[9] => mult_vot:auto_generated.dataa[9]
dataa[10] => mult_vot:auto_generated.dataa[10]
dataa[11] => mult_vot:auto_generated.dataa[11]
dataa[12] => mult_vot:auto_generated.dataa[12]
dataa[13] => mult_vot:auto_generated.dataa[13]
dataa[14] => mult_vot:auto_generated.dataa[14]
dataa[15] => mult_vot:auto_generated.dataa[15]
dataa[16] => mult_vot:auto_generated.dataa[16]
datab[0] => mult_vot:auto_generated.datab[0]
datab[1] => mult_vot:auto_generated.datab[1]
datab[2] => mult_vot:auto_generated.datab[2]
datab[3] => mult_vot:auto_generated.datab[3]
datab[4] => mult_vot:auto_generated.datab[4]
datab[5] => mult_vot:auto_generated.datab[5]
datab[6] => mult_vot:auto_generated.datab[6]
datab[7] => mult_vot:auto_generated.datab[7]
datab[8] => mult_vot:auto_generated.datab[8]
datab[9] => mult_vot:auto_generated.datab[9]
datab[10] => mult_vot:auto_generated.datab[10]
datab[11] => mult_vot:auto_generated.datab[11]
datab[12] => mult_vot:auto_generated.datab[12]
datab[13] => mult_vot:auto_generated.datab[13]
datab[14] => mult_vot:auto_generated.datab[14]
datab[15] => mult_vot:auto_generated.datab[15]
datab[16] => mult_vot:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_vot:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vot:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vot:auto_generated.result[0]
result[1] <= mult_vot:auto_generated.result[1]
result[2] <= mult_vot:auto_generated.result[2]
result[3] <= mult_vot:auto_generated.result[3]
result[4] <= mult_vot:auto_generated.result[4]
result[5] <= mult_vot:auto_generated.result[5]
result[6] <= mult_vot:auto_generated.result[6]
result[7] <= mult_vot:auto_generated.result[7]
result[8] <= mult_vot:auto_generated.result[8]
result[9] <= mult_vot:auto_generated.result[9]
result[10] <= mult_vot:auto_generated.result[10]
result[11] <= mult_vot:auto_generated.result[11]
result[12] <= mult_vot:auto_generated.result[12]
result[13] <= mult_vot:auto_generated.result[13]
result[14] <= mult_vot:auto_generated.result[14]
result[15] <= mult_vot:auto_generated.result[15]
result[16] <= mult_vot:auto_generated.result[16]
result[17] <= mult_vot:auto_generated.result[17]
result[18] <= mult_vot:auto_generated.result[18]
result[19] <= mult_vot:auto_generated.result[19]
result[20] <= mult_vot:auto_generated.result[20]
result[21] <= mult_vot:auto_generated.result[21]
result[22] <= mult_vot:auto_generated.result[22]
result[23] <= mult_vot:auto_generated.result[23]
result[24] <= mult_vot:auto_generated.result[24]
result[25] <= mult_vot:auto_generated.result[25]
result[26] <= mult_vot:auto_generated.result[26]
result[27] <= mult_vot:auto_generated.result[27]
result[28] <= mult_vot:auto_generated.result[28]
result[29] <= mult_vot:auto_generated.result[29]
result[30] <= mult_vot:auto_generated.result[30]
result[31] <= mult_vot:auto_generated.result[31]
result[32] <= mult_vot:auto_generated.result[32]
result[33] <= mult_vot:auto_generated.result[33]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid533_pT1_uid308_invPolyEval_component|mult_vot:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist50_yAddr_uid68_block_rsrvd_fix_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid293_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v7s3:auto_generated.address_a[0]
address_a[1] => altsyncram_v7s3:auto_generated.address_a[1]
address_a[2] => altsyncram_v7s3:auto_generated.address_a[2]
address_a[3] => altsyncram_v7s3:auto_generated.address_a[3]
address_a[4] => altsyncram_v7s3:auto_generated.address_a[4]
address_a[5] => altsyncram_v7s3:auto_generated.address_a[5]
address_a[6] => altsyncram_v7s3:auto_generated.address_a[6]
address_a[7] => altsyncram_v7s3:auto_generated.address_a[7]
address_a[8] => altsyncram_v7s3:auto_generated.address_a[8]
address_a[9] => altsyncram_v7s3:auto_generated.address_a[9]
address_a[10] => altsyncram_v7s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v7s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_v7s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v7s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_v7s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_v7s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_v7s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid293_invTables_lutmem_dmem|altsyncram_v7s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid292_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u7s3:auto_generated.address_a[0]
address_a[1] => altsyncram_u7s3:auto_generated.address_a[1]
address_a[2] => altsyncram_u7s3:auto_generated.address_a[2]
address_a[3] => altsyncram_u7s3:auto_generated.address_a[3]
address_a[4] => altsyncram_u7s3:auto_generated.address_a[4]
address_a[5] => altsyncram_u7s3:auto_generated.address_a[5]
address_a[6] => altsyncram_u7s3:auto_generated.address_a[6]
address_a[7] => altsyncram_u7s3:auto_generated.address_a[7]
address_a[8] => altsyncram_u7s3:auto_generated.address_a[8]
address_a[9] => altsyncram_u7s3:auto_generated.address_a[9]
address_a[10] => altsyncram_u7s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u7s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_u7s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u7s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_u7s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_u7s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_u7s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid292_invTables_lutmem_dmem|altsyncram_u7s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid291_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t7s3:auto_generated.address_a[0]
address_a[1] => altsyncram_t7s3:auto_generated.address_a[1]
address_a[2] => altsyncram_t7s3:auto_generated.address_a[2]
address_a[3] => altsyncram_t7s3:auto_generated.address_a[3]
address_a[4] => altsyncram_t7s3:auto_generated.address_a[4]
address_a[5] => altsyncram_t7s3:auto_generated.address_a[5]
address_a[6] => altsyncram_t7s3:auto_generated.address_a[6]
address_a[7] => altsyncram_t7s3:auto_generated.address_a[7]
address_a[8] => altsyncram_t7s3:auto_generated.address_a[8]
address_a[9] => altsyncram_t7s3:auto_generated.address_a[9]
address_a[10] => altsyncram_t7s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t7s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_t7s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t7s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_t7s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_t7s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_t7s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid291_invTables_lutmem_dmem|altsyncram_t7s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid290_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s7s3:auto_generated.address_a[0]
address_a[1] => altsyncram_s7s3:auto_generated.address_a[1]
address_a[2] => altsyncram_s7s3:auto_generated.address_a[2]
address_a[3] => altsyncram_s7s3:auto_generated.address_a[3]
address_a[4] => altsyncram_s7s3:auto_generated.address_a[4]
address_a[5] => altsyncram_s7s3:auto_generated.address_a[5]
address_a[6] => altsyncram_s7s3:auto_generated.address_a[6]
address_a[7] => altsyncram_s7s3:auto_generated.address_a[7]
address_a[8] => altsyncram_s7s3:auto_generated.address_a[8]
address_a[9] => altsyncram_s7s3:auto_generated.address_a[9]
address_a[10] => altsyncram_s7s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s7s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_s7s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s7s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_s7s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_s7s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_s7s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid290_invTables_lutmem_dmem|altsyncram_s7s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid289_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_48s3:auto_generated.address_a[0]
address_a[1] => altsyncram_48s3:auto_generated.address_a[1]
address_a[2] => altsyncram_48s3:auto_generated.address_a[2]
address_a[3] => altsyncram_48s3:auto_generated.address_a[3]
address_a[4] => altsyncram_48s3:auto_generated.address_a[4]
address_a[5] => altsyncram_48s3:auto_generated.address_a[5]
address_a[6] => altsyncram_48s3:auto_generated.address_a[6]
address_a[7] => altsyncram_48s3:auto_generated.address_a[7]
address_a[8] => altsyncram_48s3:auto_generated.address_a[8]
address_a[9] => altsyncram_48s3:auto_generated.address_a[9]
address_a[10] => altsyncram_48s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_48s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_48s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_48s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_48s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_48s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_48s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid289_invTables_lutmem_dmem|altsyncram_48s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid288_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_58s3:auto_generated.address_a[0]
address_a[1] => altsyncram_58s3:auto_generated.address_a[1]
address_a[2] => altsyncram_58s3:auto_generated.address_a[2]
address_a[3] => altsyncram_58s3:auto_generated.address_a[3]
address_a[4] => altsyncram_58s3:auto_generated.address_a[4]
address_a[5] => altsyncram_58s3:auto_generated.address_a[5]
address_a[6] => altsyncram_58s3:auto_generated.address_a[6]
address_a[7] => altsyncram_58s3:auto_generated.address_a[7]
address_a[8] => altsyncram_58s3:auto_generated.address_a[8]
address_a[9] => altsyncram_58s3:auto_generated.address_a[9]
address_a[10] => altsyncram_58s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_58s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_58s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_58s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_58s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_58s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_58s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid288_invTables_lutmem_dmem|altsyncram_58s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid287_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_68s3:auto_generated.address_a[0]
address_a[1] => altsyncram_68s3:auto_generated.address_a[1]
address_a[2] => altsyncram_68s3:auto_generated.address_a[2]
address_a[3] => altsyncram_68s3:auto_generated.address_a[3]
address_a[4] => altsyncram_68s3:auto_generated.address_a[4]
address_a[5] => altsyncram_68s3:auto_generated.address_a[5]
address_a[6] => altsyncram_68s3:auto_generated.address_a[6]
address_a[7] => altsyncram_68s3:auto_generated.address_a[7]
address_a[8] => altsyncram_68s3:auto_generated.address_a[8]
address_a[9] => altsyncram_68s3:auto_generated.address_a[9]
address_a[10] => altsyncram_68s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_68s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_68s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_68s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_68s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_68s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_68s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC3_uid287_invTables_lutmem_dmem|altsyncram_68s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist47_yPE_uid69_block_rsrvd_fix_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
clk => delay_signals[1][32].CLK
clk => delay_signals[1][33].CLK
clk => delay_signals[1][34].CLK
clk => delay_signals[1][35].CLK
clk => delay_signals[1][36].CLK
clk => delay_signals[1][37].CLK
clk => delay_signals[1][38].CLK
clk => delay_signals[1][39].CLK
clk => delay_signals[1][40].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
aclr => delay_signals[1][32].ACLR
aclr => delay_signals[1][33].ACLR
aclr => delay_signals[1][34].ACLR
aclr => delay_signals[1][35].ACLR
aclr => delay_signals[1][36].ACLR
aclr => delay_signals[1][37].ACLR
aclr => delay_signals[1][38].ACLR
aclr => delay_signals[1][39].ACLR
aclr => delay_signals[1][40].ACLR
ena => delay_signals[1][40].ENA
ena => delay_signals[1][39].ENA
ena => delay_signals[1][38].ENA
ena => delay_signals[1][37].ENA
ena => delay_signals[1][36].ENA
ena => delay_signals[1][35].ENA
ena => delay_signals[1][34].ENA
ena => delay_signals[1][33].ENA
ena => delay_signals[1][32].ENA
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xin[23] => delay_signals[1][23].DATAIN
xin[24] => delay_signals[1][24].DATAIN
xin[25] => delay_signals[1][25].DATAIN
xin[26] => delay_signals[1][26].DATAIN
xin[27] => delay_signals[1][27].DATAIN
xin[28] => delay_signals[1][28].DATAIN
xin[29] => delay_signals[1][29].DATAIN
xin[30] => delay_signals[1][30].DATAIN
xin[31] => delay_signals[1][31].DATAIN
xin[32] => delay_signals[1][32].DATAIN
xin[33] => delay_signals[1][33].DATAIN
xin[34] => delay_signals[1][34].DATAIN
xin[35] => delay_signals[1][35].DATAIN
xin[36] => delay_signals[1][36].DATAIN
xin[37] => delay_signals[1][37].DATAIN
xin[38] => delay_signals[1][38].DATAIN
xin[39] => delay_signals[1][39].DATAIN
xin[40] => delay_signals[1][40].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm1_uid581_pT2_uid315_invPolyEval_component
dataa[0] => mult_1pt:auto_generated.dataa[0]
dataa[1] => mult_1pt:auto_generated.dataa[1]
dataa[2] => mult_1pt:auto_generated.dataa[2]
dataa[3] => mult_1pt:auto_generated.dataa[3]
dataa[4] => mult_1pt:auto_generated.dataa[4]
dataa[5] => mult_1pt:auto_generated.dataa[5]
dataa[6] => mult_1pt:auto_generated.dataa[6]
dataa[7] => mult_1pt:auto_generated.dataa[7]
dataa[8] => mult_1pt:auto_generated.dataa[8]
dataa[9] => mult_1pt:auto_generated.dataa[9]
dataa[10] => mult_1pt:auto_generated.dataa[10]
dataa[11] => mult_1pt:auto_generated.dataa[11]
dataa[12] => mult_1pt:auto_generated.dataa[12]
dataa[13] => mult_1pt:auto_generated.dataa[13]
dataa[14] => mult_1pt:auto_generated.dataa[14]
dataa[15] => mult_1pt:auto_generated.dataa[15]
dataa[16] => mult_1pt:auto_generated.dataa[16]
dataa[17] => mult_1pt:auto_generated.dataa[17]
datab[0] => mult_1pt:auto_generated.datab[0]
datab[1] => mult_1pt:auto_generated.datab[1]
datab[2] => mult_1pt:auto_generated.datab[2]
datab[3] => mult_1pt:auto_generated.datab[3]
datab[4] => mult_1pt:auto_generated.datab[4]
datab[5] => mult_1pt:auto_generated.datab[5]
datab[6] => mult_1pt:auto_generated.datab[6]
datab[7] => mult_1pt:auto_generated.datab[7]
datab[8] => mult_1pt:auto_generated.datab[8]
datab[9] => mult_1pt:auto_generated.datab[9]
datab[10] => mult_1pt:auto_generated.datab[10]
datab[11] => mult_1pt:auto_generated.datab[11]
datab[12] => mult_1pt:auto_generated.datab[12]
datab[13] => mult_1pt:auto_generated.datab[13]
datab[14] => mult_1pt:auto_generated.datab[14]
datab[15] => mult_1pt:auto_generated.datab[15]
datab[16] => mult_1pt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_1pt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1pt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1pt:auto_generated.result[0]
result[1] <= mult_1pt:auto_generated.result[1]
result[2] <= mult_1pt:auto_generated.result[2]
result[3] <= mult_1pt:auto_generated.result[3]
result[4] <= mult_1pt:auto_generated.result[4]
result[5] <= mult_1pt:auto_generated.result[5]
result[6] <= mult_1pt:auto_generated.result[6]
result[7] <= mult_1pt:auto_generated.result[7]
result[8] <= mult_1pt:auto_generated.result[8]
result[9] <= mult_1pt:auto_generated.result[9]
result[10] <= mult_1pt:auto_generated.result[10]
result[11] <= mult_1pt:auto_generated.result[11]
result[12] <= mult_1pt:auto_generated.result[12]
result[13] <= mult_1pt:auto_generated.result[13]
result[14] <= mult_1pt:auto_generated.result[14]
result[15] <= mult_1pt:auto_generated.result[15]
result[16] <= mult_1pt:auto_generated.result[16]
result[17] <= mult_1pt:auto_generated.result[17]
result[18] <= mult_1pt:auto_generated.result[18]
result[19] <= mult_1pt:auto_generated.result[19]
result[20] <= mult_1pt:auto_generated.result[20]
result[21] <= mult_1pt:auto_generated.result[21]
result[22] <= mult_1pt:auto_generated.result[22]
result[23] <= mult_1pt:auto_generated.result[23]
result[24] <= mult_1pt:auto_generated.result[24]
result[25] <= mult_1pt:auto_generated.result[25]
result[26] <= mult_1pt:auto_generated.result[26]
result[27] <= mult_1pt:auto_generated.result[27]
result[28] <= mult_1pt:auto_generated.result[28]
result[29] <= mult_1pt:auto_generated.result[29]
result[30] <= mult_1pt:auto_generated.result[30]
result[31] <= mult_1pt:auto_generated.result[31]
result[32] <= mult_1pt:auto_generated.result[32]
result[33] <= mult_1pt:auto_generated.result[33]
result[34] <= mult_1pt:auto_generated.result[34]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm1_uid581_pT2_uid315_invPolyEval_component|mult_1pt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid580_pT2_uid315_invPolyEval_component
dataa[0] => mult_2pt:auto_generated.dataa[0]
dataa[1] => mult_2pt:auto_generated.dataa[1]
dataa[2] => mult_2pt:auto_generated.dataa[2]
dataa[3] => mult_2pt:auto_generated.dataa[3]
dataa[4] => mult_2pt:auto_generated.dataa[4]
dataa[5] => mult_2pt:auto_generated.dataa[5]
dataa[6] => mult_2pt:auto_generated.dataa[6]
dataa[7] => mult_2pt:auto_generated.dataa[7]
dataa[8] => mult_2pt:auto_generated.dataa[8]
dataa[9] => mult_2pt:auto_generated.dataa[9]
dataa[10] => mult_2pt:auto_generated.dataa[10]
dataa[11] => mult_2pt:auto_generated.dataa[11]
dataa[12] => mult_2pt:auto_generated.dataa[12]
dataa[13] => mult_2pt:auto_generated.dataa[13]
dataa[14] => mult_2pt:auto_generated.dataa[14]
dataa[15] => mult_2pt:auto_generated.dataa[15]
dataa[16] => mult_2pt:auto_generated.dataa[16]
datab[0] => mult_2pt:auto_generated.datab[0]
datab[1] => mult_2pt:auto_generated.datab[1]
datab[2] => mult_2pt:auto_generated.datab[2]
datab[3] => mult_2pt:auto_generated.datab[3]
datab[4] => mult_2pt:auto_generated.datab[4]
datab[5] => mult_2pt:auto_generated.datab[5]
datab[6] => mult_2pt:auto_generated.datab[6]
datab[7] => mult_2pt:auto_generated.datab[7]
datab[8] => mult_2pt:auto_generated.datab[8]
datab[9] => mult_2pt:auto_generated.datab[9]
datab[10] => mult_2pt:auto_generated.datab[10]
datab[11] => mult_2pt:auto_generated.datab[11]
datab[12] => mult_2pt:auto_generated.datab[12]
datab[13] => mult_2pt:auto_generated.datab[13]
datab[14] => mult_2pt:auto_generated.datab[14]
datab[15] => mult_2pt:auto_generated.datab[15]
datab[16] => mult_2pt:auto_generated.datab[16]
datab[17] => mult_2pt:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_2pt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_2pt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_2pt:auto_generated.result[0]
result[1] <= mult_2pt:auto_generated.result[1]
result[2] <= mult_2pt:auto_generated.result[2]
result[3] <= mult_2pt:auto_generated.result[3]
result[4] <= mult_2pt:auto_generated.result[4]
result[5] <= mult_2pt:auto_generated.result[5]
result[6] <= mult_2pt:auto_generated.result[6]
result[7] <= mult_2pt:auto_generated.result[7]
result[8] <= mult_2pt:auto_generated.result[8]
result[9] <= mult_2pt:auto_generated.result[9]
result[10] <= mult_2pt:auto_generated.result[10]
result[11] <= mult_2pt:auto_generated.result[11]
result[12] <= mult_2pt:auto_generated.result[12]
result[13] <= mult_2pt:auto_generated.result[13]
result[14] <= mult_2pt:auto_generated.result[14]
result[15] <= mult_2pt:auto_generated.result[15]
result[16] <= mult_2pt:auto_generated.result[16]
result[17] <= mult_2pt:auto_generated.result[17]
result[18] <= mult_2pt:auto_generated.result[18]
result[19] <= mult_2pt:auto_generated.result[19]
result[20] <= mult_2pt:auto_generated.result[20]
result[21] <= mult_2pt:auto_generated.result[21]
result[22] <= mult_2pt:auto_generated.result[22]
result[23] <= mult_2pt:auto_generated.result[23]
result[24] <= mult_2pt:auto_generated.result[24]
result[25] <= mult_2pt:auto_generated.result[25]
result[26] <= mult_2pt:auto_generated.result[26]
result[27] <= mult_2pt:auto_generated.result[27]
result[28] <= mult_2pt:auto_generated.result[28]
result[29] <= mult_2pt:auto_generated.result[29]
result[30] <= mult_2pt:auto_generated.result[30]
result[31] <= mult_2pt:auto_generated.result[31]
result[32] <= mult_2pt:auto_generated.result[32]
result[33] <= mult_2pt:auto_generated.result[33]
result[34] <= mult_2pt:auto_generated.result[34]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid580_pT2_uid315_invPolyEval_component|mult_2pt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid579_pT2_uid315_invPolyEval_component
dataa[0] => mult_vot:auto_generated.dataa[0]
dataa[1] => mult_vot:auto_generated.dataa[1]
dataa[2] => mult_vot:auto_generated.dataa[2]
dataa[3] => mult_vot:auto_generated.dataa[3]
dataa[4] => mult_vot:auto_generated.dataa[4]
dataa[5] => mult_vot:auto_generated.dataa[5]
dataa[6] => mult_vot:auto_generated.dataa[6]
dataa[7] => mult_vot:auto_generated.dataa[7]
dataa[8] => mult_vot:auto_generated.dataa[8]
dataa[9] => mult_vot:auto_generated.dataa[9]
dataa[10] => mult_vot:auto_generated.dataa[10]
dataa[11] => mult_vot:auto_generated.dataa[11]
dataa[12] => mult_vot:auto_generated.dataa[12]
dataa[13] => mult_vot:auto_generated.dataa[13]
dataa[14] => mult_vot:auto_generated.dataa[14]
dataa[15] => mult_vot:auto_generated.dataa[15]
dataa[16] => mult_vot:auto_generated.dataa[16]
datab[0] => mult_vot:auto_generated.datab[0]
datab[1] => mult_vot:auto_generated.datab[1]
datab[2] => mult_vot:auto_generated.datab[2]
datab[3] => mult_vot:auto_generated.datab[3]
datab[4] => mult_vot:auto_generated.datab[4]
datab[5] => mult_vot:auto_generated.datab[5]
datab[6] => mult_vot:auto_generated.datab[6]
datab[7] => mult_vot:auto_generated.datab[7]
datab[8] => mult_vot:auto_generated.datab[8]
datab[9] => mult_vot:auto_generated.datab[9]
datab[10] => mult_vot:auto_generated.datab[10]
datab[11] => mult_vot:auto_generated.datab[11]
datab[12] => mult_vot:auto_generated.datab[12]
datab[13] => mult_vot:auto_generated.datab[13]
datab[14] => mult_vot:auto_generated.datab[14]
datab[15] => mult_vot:auto_generated.datab[15]
datab[16] => mult_vot:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_vot:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vot:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vot:auto_generated.result[0]
result[1] <= mult_vot:auto_generated.result[1]
result[2] <= mult_vot:auto_generated.result[2]
result[3] <= mult_vot:auto_generated.result[3]
result[4] <= mult_vot:auto_generated.result[4]
result[5] <= mult_vot:auto_generated.result[5]
result[6] <= mult_vot:auto_generated.result[6]
result[7] <= mult_vot:auto_generated.result[7]
result[8] <= mult_vot:auto_generated.result[8]
result[9] <= mult_vot:auto_generated.result[9]
result[10] <= mult_vot:auto_generated.result[10]
result[11] <= mult_vot:auto_generated.result[11]
result[12] <= mult_vot:auto_generated.result[12]
result[13] <= mult_vot:auto_generated.result[13]
result[14] <= mult_vot:auto_generated.result[14]
result[15] <= mult_vot:auto_generated.result[15]
result[16] <= mult_vot:auto_generated.result[16]
result[17] <= mult_vot:auto_generated.result[17]
result[18] <= mult_vot:auto_generated.result[18]
result[19] <= mult_vot:auto_generated.result[19]
result[20] <= mult_vot:auto_generated.result[20]
result[21] <= mult_vot:auto_generated.result[21]
result[22] <= mult_vot:auto_generated.result[22]
result[23] <= mult_vot:auto_generated.result[23]
result[24] <= mult_vot:auto_generated.result[24]
result[25] <= mult_vot:auto_generated.result[25]
result[26] <= mult_vot:auto_generated.result[26]
result[27] <= mult_vot:auto_generated.result[27]
result[28] <= mult_vot:auto_generated.result[28]
result[29] <= mult_vot:auto_generated.result[29]
result[30] <= mult_vot:auto_generated.result[30]
result[31] <= mult_vot:auto_generated.result[31]
result[32] <= mult_vot:auto_generated.result[32]
result[33] <= mult_vot:auto_generated.result[33]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid579_pT2_uid315_invPolyEval_component|mult_vot:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist51_yAddr_uid68_block_rsrvd_fix_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid284_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_78s3:auto_generated.address_a[0]
address_a[1] => altsyncram_78s3:auto_generated.address_a[1]
address_a[2] => altsyncram_78s3:auto_generated.address_a[2]
address_a[3] => altsyncram_78s3:auto_generated.address_a[3]
address_a[4] => altsyncram_78s3:auto_generated.address_a[4]
address_a[5] => altsyncram_78s3:auto_generated.address_a[5]
address_a[6] => altsyncram_78s3:auto_generated.address_a[6]
address_a[7] => altsyncram_78s3:auto_generated.address_a[7]
address_a[8] => altsyncram_78s3:auto_generated.address_a[8]
address_a[9] => altsyncram_78s3:auto_generated.address_a[9]
address_a[10] => altsyncram_78s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_78s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_78s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_78s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_78s3:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid284_invTables_lutmem_dmem|altsyncram_78s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid283_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_88s3:auto_generated.address_a[0]
address_a[1] => altsyncram_88s3:auto_generated.address_a[1]
address_a[2] => altsyncram_88s3:auto_generated.address_a[2]
address_a[3] => altsyncram_88s3:auto_generated.address_a[3]
address_a[4] => altsyncram_88s3:auto_generated.address_a[4]
address_a[5] => altsyncram_88s3:auto_generated.address_a[5]
address_a[6] => altsyncram_88s3:auto_generated.address_a[6]
address_a[7] => altsyncram_88s3:auto_generated.address_a[7]
address_a[8] => altsyncram_88s3:auto_generated.address_a[8]
address_a[9] => altsyncram_88s3:auto_generated.address_a[9]
address_a[10] => altsyncram_88s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_88s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_88s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_88s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_88s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_88s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_88s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid283_invTables_lutmem_dmem|altsyncram_88s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid282_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_98s3:auto_generated.address_a[0]
address_a[1] => altsyncram_98s3:auto_generated.address_a[1]
address_a[2] => altsyncram_98s3:auto_generated.address_a[2]
address_a[3] => altsyncram_98s3:auto_generated.address_a[3]
address_a[4] => altsyncram_98s3:auto_generated.address_a[4]
address_a[5] => altsyncram_98s3:auto_generated.address_a[5]
address_a[6] => altsyncram_98s3:auto_generated.address_a[6]
address_a[7] => altsyncram_98s3:auto_generated.address_a[7]
address_a[8] => altsyncram_98s3:auto_generated.address_a[8]
address_a[9] => altsyncram_98s3:auto_generated.address_a[9]
address_a[10] => altsyncram_98s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_98s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_98s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_98s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_98s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_98s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_98s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid282_invTables_lutmem_dmem|altsyncram_98s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid281_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_a8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_a8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_a8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_a8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_a8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_a8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_a8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_a8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_a8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_a8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_a8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_a8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_a8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_a8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid281_invTables_lutmem_dmem|altsyncram_a8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid280_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_b8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_b8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_b8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_b8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_b8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_b8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_b8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_b8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_b8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_b8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_b8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_b8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_b8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_b8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid280_invTables_lutmem_dmem|altsyncram_b8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid279_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_c8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_c8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_c8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_c8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_c8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_c8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_c8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_c8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_c8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_c8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_c8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_c8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_c8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_c8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid279_invTables_lutmem_dmem|altsyncram_c8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid278_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r7s3:auto_generated.address_a[0]
address_a[1] => altsyncram_r7s3:auto_generated.address_a[1]
address_a[2] => altsyncram_r7s3:auto_generated.address_a[2]
address_a[3] => altsyncram_r7s3:auto_generated.address_a[3]
address_a[4] => altsyncram_r7s3:auto_generated.address_a[4]
address_a[5] => altsyncram_r7s3:auto_generated.address_a[5]
address_a[6] => altsyncram_r7s3:auto_generated.address_a[6]
address_a[7] => altsyncram_r7s3:auto_generated.address_a[7]
address_a[8] => altsyncram_r7s3:auto_generated.address_a[8]
address_a[9] => altsyncram_r7s3:auto_generated.address_a[9]
address_a[10] => altsyncram_r7s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r7s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_r7s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r7s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_r7s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_r7s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_r7s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid278_invTables_lutmem_dmem|altsyncram_r7s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid277_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_d8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_d8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_d8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_d8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_d8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_d8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_d8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_d8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_d8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_d8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_d8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_d8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_d8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_d8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid277_invTables_lutmem_dmem|altsyncram_d8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid276_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_e8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_e8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_e8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_e8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_e8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_e8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_e8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_e8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_e8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_e8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_e8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_e8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_e8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_e8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_e8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid276_invTables_lutmem_dmem|altsyncram_e8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid275_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_f8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_f8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_f8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_f8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_f8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_f8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_f8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_f8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_f8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_f8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_f8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_f8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_f8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_f8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC2_uid275_invTables_lutmem_dmem|altsyncram_f8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist10_n1_uid663_pT3_uid322_invPolyEval_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist48_yPE_uid69_block_rsrvd_fix_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
clk => delay_signals[1][32].CLK
clk => delay_signals[1][33].CLK
clk => delay_signals[1][34].CLK
clk => delay_signals[1][35].CLK
clk => delay_signals[1][36].CLK
clk => delay_signals[1][37].CLK
clk => delay_signals[1][38].CLK
clk => delay_signals[1][39].CLK
clk => delay_signals[1][40].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
aclr => delay_signals[1][32].ACLR
aclr => delay_signals[1][33].ACLR
aclr => delay_signals[1][34].ACLR
aclr => delay_signals[1][35].ACLR
aclr => delay_signals[1][36].ACLR
aclr => delay_signals[1][37].ACLR
aclr => delay_signals[1][38].ACLR
aclr => delay_signals[1][39].ACLR
aclr => delay_signals[1][40].ACLR
ena => delay_signals[1][40].ENA
ena => delay_signals[1][39].ENA
ena => delay_signals[1][38].ENA
ena => delay_signals[1][37].ENA
ena => delay_signals[1][36].ENA
ena => delay_signals[1][35].ENA
ena => delay_signals[1][34].ENA
ena => delay_signals[1][33].ENA
ena => delay_signals[1][32].ENA
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xin[16] => delay_signals[1][16].DATAIN
xin[17] => delay_signals[1][17].DATAIN
xin[18] => delay_signals[1][18].DATAIN
xin[19] => delay_signals[1][19].DATAIN
xin[20] => delay_signals[1][20].DATAIN
xin[21] => delay_signals[1][21].DATAIN
xin[22] => delay_signals[1][22].DATAIN
xin[23] => delay_signals[1][23].DATAIN
xin[24] => delay_signals[1][24].DATAIN
xin[25] => delay_signals[1][25].DATAIN
xin[26] => delay_signals[1][26].DATAIN
xin[27] => delay_signals[1][27].DATAIN
xin[28] => delay_signals[1][28].DATAIN
xin[29] => delay_signals[1][29].DATAIN
xin[30] => delay_signals[1][30].DATAIN
xin[31] => delay_signals[1][31].DATAIN
xin[32] => delay_signals[1][32].DATAIN
xin[33] => delay_signals[1][33].DATAIN
xin[34] => delay_signals[1][34].DATAIN
xin[35] => delay_signals[1][35].DATAIN
xin[36] => delay_signals[1][36].DATAIN
xin[37] => delay_signals[1][37].DATAIN
xin[38] => delay_signals[1][38].DATAIN
xin[39] => delay_signals[1][39].DATAIN
xin[40] => delay_signals[1][40].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist9_n0_uid664_pT3_uid322_invPolyEval_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid688_pT3_uid322_invPolyEval_component
dataa[0] => mult_nnt:auto_generated.dataa[0]
dataa[1] => mult_nnt:auto_generated.dataa[1]
dataa[2] => mult_nnt:auto_generated.dataa[2]
dataa[3] => mult_nnt:auto_generated.dataa[3]
datab[0] => mult_nnt:auto_generated.datab[0]
datab[1] => mult_nnt:auto_generated.datab[1]
datab[2] => mult_nnt:auto_generated.datab[2]
datab[3] => mult_nnt:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => mult_nnt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_nnt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_nnt:auto_generated.result[0]
result[1] <= mult_nnt:auto_generated.result[1]
result[2] <= mult_nnt:auto_generated.result[2]
result[3] <= mult_nnt:auto_generated.result[3]
result[4] <= mult_nnt:auto_generated.result[4]
result[5] <= mult_nnt:auto_generated.result[5]
result[6] <= mult_nnt:auto_generated.result[6]
result[7] <= mult_nnt:auto_generated.result[7]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid688_pT3_uid322_invPolyEval_component|mult_nnt:auto_generated
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe17.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe3.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => w161w[1].IN1
dataa[0] => w161w[0].IN1
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => w161w[2].IN1
dataa[1] => w161w[1].IN1
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => w161w[3].IN1
dataa[2] => w161w[2].IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => w161w[4].IN1
dataa[3] => w161w[3].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
datab[0] => cs2a[0].SUM_IN
datab[1] => cs1a[0].SUM_IN
datab[1] => cs1a[0].CIN
datab[1] => cs2a[0].CIN
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[3] => cs1a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => cs2a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
result[0] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid687_pT3_uid322_invPolyEval_component
dataa[0] => mult_nnt:auto_generated.dataa[0]
dataa[1] => mult_nnt:auto_generated.dataa[1]
dataa[2] => mult_nnt:auto_generated.dataa[2]
dataa[3] => mult_nnt:auto_generated.dataa[3]
datab[0] => mult_nnt:auto_generated.datab[0]
datab[1] => mult_nnt:auto_generated.datab[1]
datab[2] => mult_nnt:auto_generated.datab[2]
datab[3] => mult_nnt:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => mult_nnt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_nnt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_nnt:auto_generated.result[0]
result[1] <= mult_nnt:auto_generated.result[1]
result[2] <= mult_nnt:auto_generated.result[2]
result[3] <= mult_nnt:auto_generated.result[3]
result[4] <= mult_nnt:auto_generated.result[4]
result[5] <= mult_nnt:auto_generated.result[5]
result[6] <= mult_nnt:auto_generated.result[6]
result[7] <= mult_nnt:auto_generated.result[7]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid687_pT3_uid322_invPolyEval_component|mult_nnt:auto_generated
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe17.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe3.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => w161w[1].IN1
dataa[0] => w161w[0].IN1
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => w161w[2].IN1
dataa[1] => w161w[1].IN1
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => w161w[3].IN1
dataa[2] => w161w[2].IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => w161w[4].IN1
dataa[3] => w161w[3].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
datab[0] => cs2a[0].SUM_IN
datab[1] => cs1a[0].SUM_IN
datab[1] => cs1a[0].CIN
datab[1] => cs2a[0].CIN
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[3] => cs1a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => cs2a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
result[0] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid686_pT3_uid322_invPolyEval_component
dataa[0] => mult_nnt:auto_generated.dataa[0]
dataa[1] => mult_nnt:auto_generated.dataa[1]
dataa[2] => mult_nnt:auto_generated.dataa[2]
dataa[3] => mult_nnt:auto_generated.dataa[3]
datab[0] => mult_nnt:auto_generated.datab[0]
datab[1] => mult_nnt:auto_generated.datab[1]
datab[2] => mult_nnt:auto_generated.datab[2]
datab[3] => mult_nnt:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => mult_nnt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_nnt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_nnt:auto_generated.result[0]
result[1] <= mult_nnt:auto_generated.result[1]
result[2] <= mult_nnt:auto_generated.result[2]
result[3] <= mult_nnt:auto_generated.result[3]
result[4] <= mult_nnt:auto_generated.result[4]
result[5] <= mult_nnt:auto_generated.result[5]
result[6] <= mult_nnt:auto_generated.result[6]
result[7] <= mult_nnt:auto_generated.result[7]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid686_pT3_uid322_invPolyEval_component|mult_nnt:auto_generated
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe17.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe3.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => w161w[1].IN1
dataa[0] => w161w[0].IN1
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => w161w[2].IN1
dataa[1] => w161w[1].IN1
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => w161w[3].IN1
dataa[2] => w161w[2].IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => w161w[4].IN1
dataa[3] => w161w[3].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
datab[0] => cs2a[0].SUM_IN
datab[1] => cs1a[0].SUM_IN
datab[1] => cs1a[0].CIN
datab[1] => cs2a[0].CIN
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[3] => cs1a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => cs2a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
result[0] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid685_pT3_uid322_invPolyEval_component
dataa[0] => mult_nnt:auto_generated.dataa[0]
dataa[1] => mult_nnt:auto_generated.dataa[1]
dataa[2] => mult_nnt:auto_generated.dataa[2]
dataa[3] => mult_nnt:auto_generated.dataa[3]
datab[0] => mult_nnt:auto_generated.datab[0]
datab[1] => mult_nnt:auto_generated.datab[1]
datab[2] => mult_nnt:auto_generated.datab[2]
datab[3] => mult_nnt:auto_generated.datab[3]
sum[0] => ~NO_FANOUT~
aclr => mult_nnt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_nnt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_nnt:auto_generated.result[0]
result[1] <= mult_nnt:auto_generated.result[1]
result[2] <= mult_nnt:auto_generated.result[2]
result[3] <= mult_nnt:auto_generated.result[3]
result[4] <= mult_nnt:auto_generated.result[4]
result[5] <= mult_nnt:auto_generated.result[5]
result[6] <= mult_nnt:auto_generated.result[6]
result[7] <= mult_nnt:auto_generated.result[7]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid685_pT3_uid322_invPolyEval_component|mult_nnt:auto_generated
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe17.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe3.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => w161w[1].IN1
dataa[0] => w161w[0].IN1
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => w161w[2].IN1
dataa[1] => w161w[1].IN1
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => w161w[3].IN1
dataa[2] => w161w[2].IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => w161w[4].IN1
dataa[3] => w161w[3].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
datab[0] => cs2a[0].SUM_IN
datab[1] => cs1a[0].SUM_IN
datab[1] => cs1a[0].CIN
datab[1] => cs2a[0].CIN
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[3] => cs1a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => cs2a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
result[0] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid684_pT3_uid322_invPolyEval_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
dataa[8] => mult_1mt:auto_generated.dataa[8]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid684_pT3_uid322_invPolyEval_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid682_pT3_uid322_invPolyEval_component
dataa[0] => mult_2mt:auto_generated.dataa[0]
dataa[1] => mult_2mt:auto_generated.dataa[1]
dataa[2] => mult_2mt:auto_generated.dataa[2]
dataa[3] => mult_2mt:auto_generated.dataa[3]
dataa[4] => mult_2mt:auto_generated.dataa[4]
dataa[5] => mult_2mt:auto_generated.dataa[5]
dataa[6] => mult_2mt:auto_generated.dataa[6]
dataa[7] => mult_2mt:auto_generated.dataa[7]
datab[0] => mult_2mt:auto_generated.datab[0]
datab[1] => mult_2mt:auto_generated.datab[1]
datab[2] => mult_2mt:auto_generated.datab[2]
datab[3] => mult_2mt:auto_generated.datab[3]
datab[4] => mult_2mt:auto_generated.datab[4]
datab[5] => mult_2mt:auto_generated.datab[5]
datab[6] => mult_2mt:auto_generated.datab[6]
datab[7] => mult_2mt:auto_generated.datab[7]
datab[8] => mult_2mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_2mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_2mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_2mt:auto_generated.result[0]
result[1] <= mult_2mt:auto_generated.result[1]
result[2] <= mult_2mt:auto_generated.result[2]
result[3] <= mult_2mt:auto_generated.result[3]
result[4] <= mult_2mt:auto_generated.result[4]
result[5] <= mult_2mt:auto_generated.result[5]
result[6] <= mult_2mt:auto_generated.result[6]
result[7] <= mult_2mt:auto_generated.result[7]
result[8] <= mult_2mt:auto_generated.result[8]
result[9] <= mult_2mt:auto_generated.result[9]
result[10] <= mult_2mt:auto_generated.result[10]
result[11] <= mult_2mt:auto_generated.result[11]
result[12] <= mult_2mt:auto_generated.result[12]
result[13] <= mult_2mt:auto_generated.result[13]
result[14] <= mult_2mt:auto_generated.result[14]
result[15] <= mult_2mt:auto_generated.result[15]
result[16] <= mult_2mt:auto_generated.result[16]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid682_pT3_uid322_invPolyEval_component|mult_2mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm1_uid681_pT3_uid322_invPolyEval_component
dataa[0] => mult_1pt:auto_generated.dataa[0]
dataa[1] => mult_1pt:auto_generated.dataa[1]
dataa[2] => mult_1pt:auto_generated.dataa[2]
dataa[3] => mult_1pt:auto_generated.dataa[3]
dataa[4] => mult_1pt:auto_generated.dataa[4]
dataa[5] => mult_1pt:auto_generated.dataa[5]
dataa[6] => mult_1pt:auto_generated.dataa[6]
dataa[7] => mult_1pt:auto_generated.dataa[7]
dataa[8] => mult_1pt:auto_generated.dataa[8]
dataa[9] => mult_1pt:auto_generated.dataa[9]
dataa[10] => mult_1pt:auto_generated.dataa[10]
dataa[11] => mult_1pt:auto_generated.dataa[11]
dataa[12] => mult_1pt:auto_generated.dataa[12]
dataa[13] => mult_1pt:auto_generated.dataa[13]
dataa[14] => mult_1pt:auto_generated.dataa[14]
dataa[15] => mult_1pt:auto_generated.dataa[15]
dataa[16] => mult_1pt:auto_generated.dataa[16]
dataa[17] => mult_1pt:auto_generated.dataa[17]
datab[0] => mult_1pt:auto_generated.datab[0]
datab[1] => mult_1pt:auto_generated.datab[1]
datab[2] => mult_1pt:auto_generated.datab[2]
datab[3] => mult_1pt:auto_generated.datab[3]
datab[4] => mult_1pt:auto_generated.datab[4]
datab[5] => mult_1pt:auto_generated.datab[5]
datab[6] => mult_1pt:auto_generated.datab[6]
datab[7] => mult_1pt:auto_generated.datab[7]
datab[8] => mult_1pt:auto_generated.datab[8]
datab[9] => mult_1pt:auto_generated.datab[9]
datab[10] => mult_1pt:auto_generated.datab[10]
datab[11] => mult_1pt:auto_generated.datab[11]
datab[12] => mult_1pt:auto_generated.datab[12]
datab[13] => mult_1pt:auto_generated.datab[13]
datab[14] => mult_1pt:auto_generated.datab[14]
datab[15] => mult_1pt:auto_generated.datab[15]
datab[16] => mult_1pt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_1pt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1pt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1pt:auto_generated.result[0]
result[1] <= mult_1pt:auto_generated.result[1]
result[2] <= mult_1pt:auto_generated.result[2]
result[3] <= mult_1pt:auto_generated.result[3]
result[4] <= mult_1pt:auto_generated.result[4]
result[5] <= mult_1pt:auto_generated.result[5]
result[6] <= mult_1pt:auto_generated.result[6]
result[7] <= mult_1pt:auto_generated.result[7]
result[8] <= mult_1pt:auto_generated.result[8]
result[9] <= mult_1pt:auto_generated.result[9]
result[10] <= mult_1pt:auto_generated.result[10]
result[11] <= mult_1pt:auto_generated.result[11]
result[12] <= mult_1pt:auto_generated.result[12]
result[13] <= mult_1pt:auto_generated.result[13]
result[14] <= mult_1pt:auto_generated.result[14]
result[15] <= mult_1pt:auto_generated.result[15]
result[16] <= mult_1pt:auto_generated.result[16]
result[17] <= mult_1pt:auto_generated.result[17]
result[18] <= mult_1pt:auto_generated.result[18]
result[19] <= mult_1pt:auto_generated.result[19]
result[20] <= mult_1pt:auto_generated.result[20]
result[21] <= mult_1pt:auto_generated.result[21]
result[22] <= mult_1pt:auto_generated.result[22]
result[23] <= mult_1pt:auto_generated.result[23]
result[24] <= mult_1pt:auto_generated.result[24]
result[25] <= mult_1pt:auto_generated.result[25]
result[26] <= mult_1pt:auto_generated.result[26]
result[27] <= mult_1pt:auto_generated.result[27]
result[28] <= mult_1pt:auto_generated.result[28]
result[29] <= mult_1pt:auto_generated.result[29]
result[30] <= mult_1pt:auto_generated.result[30]
result[31] <= mult_1pt:auto_generated.result[31]
result[32] <= mult_1pt:auto_generated.result[32]
result[33] <= mult_1pt:auto_generated.result[33]
result[34] <= mult_1pt:auto_generated.result[34]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm1_uid681_pT3_uid322_invPolyEval_component|mult_1pt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid680_pT3_uid322_invPolyEval_component
dataa[0] => mult_2pt:auto_generated.dataa[0]
dataa[1] => mult_2pt:auto_generated.dataa[1]
dataa[2] => mult_2pt:auto_generated.dataa[2]
dataa[3] => mult_2pt:auto_generated.dataa[3]
dataa[4] => mult_2pt:auto_generated.dataa[4]
dataa[5] => mult_2pt:auto_generated.dataa[5]
dataa[6] => mult_2pt:auto_generated.dataa[6]
dataa[7] => mult_2pt:auto_generated.dataa[7]
dataa[8] => mult_2pt:auto_generated.dataa[8]
dataa[9] => mult_2pt:auto_generated.dataa[9]
dataa[10] => mult_2pt:auto_generated.dataa[10]
dataa[11] => mult_2pt:auto_generated.dataa[11]
dataa[12] => mult_2pt:auto_generated.dataa[12]
dataa[13] => mult_2pt:auto_generated.dataa[13]
dataa[14] => mult_2pt:auto_generated.dataa[14]
dataa[15] => mult_2pt:auto_generated.dataa[15]
dataa[16] => mult_2pt:auto_generated.dataa[16]
datab[0] => mult_2pt:auto_generated.datab[0]
datab[1] => mult_2pt:auto_generated.datab[1]
datab[2] => mult_2pt:auto_generated.datab[2]
datab[3] => mult_2pt:auto_generated.datab[3]
datab[4] => mult_2pt:auto_generated.datab[4]
datab[5] => mult_2pt:auto_generated.datab[5]
datab[6] => mult_2pt:auto_generated.datab[6]
datab[7] => mult_2pt:auto_generated.datab[7]
datab[8] => mult_2pt:auto_generated.datab[8]
datab[9] => mult_2pt:auto_generated.datab[9]
datab[10] => mult_2pt:auto_generated.datab[10]
datab[11] => mult_2pt:auto_generated.datab[11]
datab[12] => mult_2pt:auto_generated.datab[12]
datab[13] => mult_2pt:auto_generated.datab[13]
datab[14] => mult_2pt:auto_generated.datab[14]
datab[15] => mult_2pt:auto_generated.datab[15]
datab[16] => mult_2pt:auto_generated.datab[16]
datab[17] => mult_2pt:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_2pt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_2pt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_2pt:auto_generated.result[0]
result[1] <= mult_2pt:auto_generated.result[1]
result[2] <= mult_2pt:auto_generated.result[2]
result[3] <= mult_2pt:auto_generated.result[3]
result[4] <= mult_2pt:auto_generated.result[4]
result[5] <= mult_2pt:auto_generated.result[5]
result[6] <= mult_2pt:auto_generated.result[6]
result[7] <= mult_2pt:auto_generated.result[7]
result[8] <= mult_2pt:auto_generated.result[8]
result[9] <= mult_2pt:auto_generated.result[9]
result[10] <= mult_2pt:auto_generated.result[10]
result[11] <= mult_2pt:auto_generated.result[11]
result[12] <= mult_2pt:auto_generated.result[12]
result[13] <= mult_2pt:auto_generated.result[13]
result[14] <= mult_2pt:auto_generated.result[14]
result[15] <= mult_2pt:auto_generated.result[15]
result[16] <= mult_2pt:auto_generated.result[16]
result[17] <= mult_2pt:auto_generated.result[17]
result[18] <= mult_2pt:auto_generated.result[18]
result[19] <= mult_2pt:auto_generated.result[19]
result[20] <= mult_2pt:auto_generated.result[20]
result[21] <= mult_2pt:auto_generated.result[21]
result[22] <= mult_2pt:auto_generated.result[22]
result[23] <= mult_2pt:auto_generated.result[23]
result[24] <= mult_2pt:auto_generated.result[24]
result[25] <= mult_2pt:auto_generated.result[25]
result[26] <= mult_2pt:auto_generated.result[26]
result[27] <= mult_2pt:auto_generated.result[27]
result[28] <= mult_2pt:auto_generated.result[28]
result[29] <= mult_2pt:auto_generated.result[29]
result[30] <= mult_2pt:auto_generated.result[30]
result[31] <= mult_2pt:auto_generated.result[31]
result[32] <= mult_2pt:auto_generated.result[32]
result[33] <= mult_2pt:auto_generated.result[33]
result[34] <= mult_2pt:auto_generated.result[34]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid680_pT3_uid322_invPolyEval_component|mult_2pt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid679_pT3_uid322_invPolyEval_component
dataa[0] => mult_vot:auto_generated.dataa[0]
dataa[1] => mult_vot:auto_generated.dataa[1]
dataa[2] => mult_vot:auto_generated.dataa[2]
dataa[3] => mult_vot:auto_generated.dataa[3]
dataa[4] => mult_vot:auto_generated.dataa[4]
dataa[5] => mult_vot:auto_generated.dataa[5]
dataa[6] => mult_vot:auto_generated.dataa[6]
dataa[7] => mult_vot:auto_generated.dataa[7]
dataa[8] => mult_vot:auto_generated.dataa[8]
dataa[9] => mult_vot:auto_generated.dataa[9]
dataa[10] => mult_vot:auto_generated.dataa[10]
dataa[11] => mult_vot:auto_generated.dataa[11]
dataa[12] => mult_vot:auto_generated.dataa[12]
dataa[13] => mult_vot:auto_generated.dataa[13]
dataa[14] => mult_vot:auto_generated.dataa[14]
dataa[15] => mult_vot:auto_generated.dataa[15]
dataa[16] => mult_vot:auto_generated.dataa[16]
datab[0] => mult_vot:auto_generated.datab[0]
datab[1] => mult_vot:auto_generated.datab[1]
datab[2] => mult_vot:auto_generated.datab[2]
datab[3] => mult_vot:auto_generated.datab[3]
datab[4] => mult_vot:auto_generated.datab[4]
datab[5] => mult_vot:auto_generated.datab[5]
datab[6] => mult_vot:auto_generated.datab[6]
datab[7] => mult_vot:auto_generated.datab[7]
datab[8] => mult_vot:auto_generated.datab[8]
datab[9] => mult_vot:auto_generated.datab[9]
datab[10] => mult_vot:auto_generated.datab[10]
datab[11] => mult_vot:auto_generated.datab[11]
datab[12] => mult_vot:auto_generated.datab[12]
datab[13] => mult_vot:auto_generated.datab[13]
datab[14] => mult_vot:auto_generated.datab[14]
datab[15] => mult_vot:auto_generated.datab[15]
datab[16] => mult_vot:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_vot:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vot:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vot:auto_generated.result[0]
result[1] <= mult_vot:auto_generated.result[1]
result[2] <= mult_vot:auto_generated.result[2]
result[3] <= mult_vot:auto_generated.result[3]
result[4] <= mult_vot:auto_generated.result[4]
result[5] <= mult_vot:auto_generated.result[5]
result[6] <= mult_vot:auto_generated.result[6]
result[7] <= mult_vot:auto_generated.result[7]
result[8] <= mult_vot:auto_generated.result[8]
result[9] <= mult_vot:auto_generated.result[9]
result[10] <= mult_vot:auto_generated.result[10]
result[11] <= mult_vot:auto_generated.result[11]
result[12] <= mult_vot:auto_generated.result[12]
result[13] <= mult_vot:auto_generated.result[13]
result[14] <= mult_vot:auto_generated.result[14]
result[15] <= mult_vot:auto_generated.result[15]
result[16] <= mult_vot:auto_generated.result[16]
result[17] <= mult_vot:auto_generated.result[17]
result[18] <= mult_vot:auto_generated.result[18]
result[19] <= mult_vot:auto_generated.result[19]
result[20] <= mult_vot:auto_generated.result[20]
result[21] <= mult_vot:auto_generated.result[21]
result[22] <= mult_vot:auto_generated.result[22]
result[23] <= mult_vot:auto_generated.result[23]
result[24] <= mult_vot:auto_generated.result[24]
result[25] <= mult_vot:auto_generated.result[25]
result[26] <= mult_vot:auto_generated.result[26]
result[27] <= mult_vot:auto_generated.result[27]
result[28] <= mult_vot:auto_generated.result[28]
result[29] <= mult_vot:auto_generated.result[29]
result[30] <= mult_vot:auto_generated.result[30]
result[31] <= mult_vot:auto_generated.result[31]
result[32] <= mult_vot:auto_generated.result[32]
result[33] <= mult_vot:auto_generated.result[33]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid679_pT3_uid322_invPolyEval_component|mult_vot:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid683_pT3_uid322_invPolyEval_component
dataa[0] => mult_2tt:auto_generated.dataa[0]
dataa[1] => mult_2tt:auto_generated.dataa[1]
dataa[2] => mult_2tt:auto_generated.dataa[2]
dataa[3] => mult_2tt:auto_generated.dataa[3]
dataa[4] => mult_2tt:auto_generated.dataa[4]
dataa[5] => mult_2tt:auto_generated.dataa[5]
dataa[6] => mult_2tt:auto_generated.dataa[6]
dataa[7] => mult_2tt:auto_generated.dataa[7]
datab[0] => mult_2tt:auto_generated.datab[0]
datab[1] => mult_2tt:auto_generated.datab[1]
datab[2] => mult_2tt:auto_generated.datab[2]
datab[3] => mult_2tt:auto_generated.datab[3]
datab[4] => mult_2tt:auto_generated.datab[4]
datab[5] => mult_2tt:auto_generated.datab[5]
datab[6] => mult_2tt:auto_generated.datab[6]
datab[7] => mult_2tt:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_2tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_2tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_2tt:auto_generated.result[0]
result[1] <= mult_2tt:auto_generated.result[1]
result[2] <= mult_2tt:auto_generated.result[2]
result[3] <= mult_2tt:auto_generated.result[3]
result[4] <= mult_2tt:auto_generated.result[4]
result[5] <= mult_2tt:auto_generated.result[5]
result[6] <= mult_2tt:auto_generated.result[6]
result[7] <= mult_2tt:auto_generated.result[7]
result[8] <= mult_2tt:auto_generated.result[8]
result[9] <= mult_2tt:auto_generated.result[9]
result[10] <= mult_2tt:auto_generated.result[10]
result[11] <= mult_2tt:auto_generated.result[11]
result[12] <= mult_2tt:auto_generated.result[12]
result[13] <= mult_2tt:auto_generated.result[13]
result[14] <= mult_2tt:auto_generated.result[14]
result[15] <= mult_2tt:auto_generated.result[15]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid683_pT3_uid322_invPolyEval_component|mult_2tt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist7_highABits_uid707_pT3_uid322_invPolyEval_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist8_lowRangeA_uid706_pT3_uid322_invPolyEval_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist52_yAddr_uid68_block_rsrvd_fix_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid271_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_g8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_g8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_g8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_g8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_g8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_g8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_g8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_g8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_g8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_g8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_g8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_g8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_g8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_g8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid271_invTables_lutmem_dmem|altsyncram_g8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid270_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_h8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_h8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_h8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_h8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_h8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_h8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_h8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_h8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_h8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_h8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_h8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_h8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_h8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_h8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid270_invTables_lutmem_dmem|altsyncram_h8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid269_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_i8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_i8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_i8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_i8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_i8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_i8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_i8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_i8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_i8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_i8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_i8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_i8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_i8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_i8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid269_invTables_lutmem_dmem|altsyncram_i8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid268_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_j8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_j8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_j8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_j8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_j8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_j8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_j8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_j8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_j8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_j8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_j8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_j8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_j8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid268_invTables_lutmem_dmem|altsyncram_j8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid267_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_k8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_k8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_k8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_k8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_k8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_k8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_k8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_k8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_k8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_k8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_k8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_k8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_k8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_k8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid267_invTables_lutmem_dmem|altsyncram_k8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid266_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_l8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_l8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_l8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_l8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_l8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_l8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_l8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_l8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_l8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_l8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_l8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_l8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_l8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_l8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid266_invTables_lutmem_dmem|altsyncram_l8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid265_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q7s3:auto_generated.address_a[0]
address_a[1] => altsyncram_q7s3:auto_generated.address_a[1]
address_a[2] => altsyncram_q7s3:auto_generated.address_a[2]
address_a[3] => altsyncram_q7s3:auto_generated.address_a[3]
address_a[4] => altsyncram_q7s3:auto_generated.address_a[4]
address_a[5] => altsyncram_q7s3:auto_generated.address_a[5]
address_a[6] => altsyncram_q7s3:auto_generated.address_a[6]
address_a[7] => altsyncram_q7s3:auto_generated.address_a[7]
address_a[8] => altsyncram_q7s3:auto_generated.address_a[8]
address_a[9] => altsyncram_q7s3:auto_generated.address_a[9]
address_a[10] => altsyncram_q7s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q7s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_q7s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q7s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_q7s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_q7s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_q7s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid265_invTables_lutmem_dmem|altsyncram_q7s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid264_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_m8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_m8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_m8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_m8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_m8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_m8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_m8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_m8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_m8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_m8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_m8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_m8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_m8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_m8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid264_invTables_lutmem_dmem|altsyncram_m8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid263_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_n8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_n8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_n8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_n8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_n8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_n8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_n8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_n8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_n8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_n8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_n8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_n8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_n8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_n8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid263_invTables_lutmem_dmem|altsyncram_n8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid262_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_o8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_o8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_o8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_o8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_o8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_o8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_o8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_o8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_o8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_o8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_o8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_o8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_o8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_o8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid262_invTables_lutmem_dmem|altsyncram_o8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid261_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_p8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_p8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_p8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_p8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_p8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_p8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_p8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_p8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_p8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_p8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_p8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_p8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_p8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_p8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid261_invTables_lutmem_dmem|altsyncram_p8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid260_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_q8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_q8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_q8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_q8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_q8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_q8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_q8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_q8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_q8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_q8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_q8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_q8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_q8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_q8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC1_uid260_invTables_lutmem_dmem|altsyncram_q8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist49_yPE_uid69_block_rsrvd_fix_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
clk => delay_signals[1][32].CLK
clk => delay_signals[1][33].CLK
clk => delay_signals[1][34].CLK
clk => delay_signals[1][35].CLK
clk => delay_signals[1][36].CLK
clk => delay_signals[1][37].CLK
clk => delay_signals[1][38].CLK
clk => delay_signals[1][39].CLK
clk => delay_signals[1][40].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[2][24].CLK
clk => delay_signals[2][25].CLK
clk => delay_signals[2][26].CLK
clk => delay_signals[2][27].CLK
clk => delay_signals[2][28].CLK
clk => delay_signals[2][29].CLK
clk => delay_signals[2][30].CLK
clk => delay_signals[2][31].CLK
clk => delay_signals[2][32].CLK
clk => delay_signals[2][33].CLK
clk => delay_signals[2][34].CLK
clk => delay_signals[2][35].CLK
clk => delay_signals[2][36].CLK
clk => delay_signals[2][37].CLK
clk => delay_signals[2][38].CLK
clk => delay_signals[2][39].CLK
clk => delay_signals[2][40].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[2][24].ACLR
aclr => delay_signals[2][25].ACLR
aclr => delay_signals[2][26].ACLR
aclr => delay_signals[2][27].ACLR
aclr => delay_signals[2][28].ACLR
aclr => delay_signals[2][29].ACLR
aclr => delay_signals[2][30].ACLR
aclr => delay_signals[2][31].ACLR
aclr => delay_signals[2][32].ACLR
aclr => delay_signals[2][33].ACLR
aclr => delay_signals[2][34].ACLR
aclr => delay_signals[2][35].ACLR
aclr => delay_signals[2][36].ACLR
aclr => delay_signals[2][37].ACLR
aclr => delay_signals[2][38].ACLR
aclr => delay_signals[2][39].ACLR
aclr => delay_signals[2][40].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
aclr => delay_signals[1][32].ACLR
aclr => delay_signals[1][33].ACLR
aclr => delay_signals[1][34].ACLR
aclr => delay_signals[1][35].ACLR
aclr => delay_signals[1][36].ACLR
aclr => delay_signals[1][37].ACLR
aclr => delay_signals[1][38].ACLR
aclr => delay_signals[1][39].ACLR
aclr => delay_signals[1][40].ACLR
ena => delay_signals[2][40].ENA
ena => delay_signals[2][39].ENA
ena => delay_signals[2][38].ENA
ena => delay_signals[2][37].ENA
ena => delay_signals[2][36].ENA
ena => delay_signals[2][35].ENA
ena => delay_signals[2][34].ENA
ena => delay_signals[2][33].ENA
ena => delay_signals[2][32].ENA
ena => delay_signals[2][31].ENA
ena => delay_signals[2][30].ENA
ena => delay_signals[2][29].ENA
ena => delay_signals[2][28].ENA
ena => delay_signals[2][27].ENA
ena => delay_signals[2][26].ENA
ena => delay_signals[2][25].ENA
ena => delay_signals[2][24].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][40].ENA
ena => delay_signals[1][39].ENA
ena => delay_signals[1][38].ENA
ena => delay_signals[1][37].ENA
ena => delay_signals[1][36].ENA
ena => delay_signals[1][35].ENA
ena => delay_signals[1][34].ENA
ena => delay_signals[1][33].ENA
ena => delay_signals[1][32].ENA
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xin[11] => delay_signals[2][11].DATAIN
xin[12] => delay_signals[2][12].DATAIN
xin[13] => delay_signals[2][13].DATAIN
xin[14] => delay_signals[2][14].DATAIN
xin[15] => delay_signals[2][15].DATAIN
xin[16] => delay_signals[2][16].DATAIN
xin[17] => delay_signals[2][17].DATAIN
xin[18] => delay_signals[2][18].DATAIN
xin[19] => delay_signals[2][19].DATAIN
xin[20] => delay_signals[2][20].DATAIN
xin[21] => delay_signals[2][21].DATAIN
xin[22] => delay_signals[2][22].DATAIN
xin[23] => delay_signals[2][23].DATAIN
xin[24] => delay_signals[2][24].DATAIN
xin[25] => delay_signals[2][25].DATAIN
xin[26] => delay_signals[2][26].DATAIN
xin[27] => delay_signals[2][27].DATAIN
xin[28] => delay_signals[2][28].DATAIN
xin[29] => delay_signals[2][29].DATAIN
xin[30] => delay_signals[2][30].DATAIN
xin[31] => delay_signals[2][31].DATAIN
xin[32] => delay_signals[2][32].DATAIN
xin[33] => delay_signals[2][33].DATAIN
xin[34] => delay_signals[2][34].DATAIN
xin[35] => delay_signals[2][35].DATAIN
xin[36] => delay_signals[2][36].DATAIN
xin[37] => delay_signals[2][37].DATAIN
xin[38] => delay_signals[2][38].DATAIN
xin[39] => delay_signals[2][39].DATAIN
xin[40] => delay_signals[2][40].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid805_pT4_uid329_invPolyEval_component
dataa[0] => mult_1pt:auto_generated.dataa[0]
dataa[1] => mult_1pt:auto_generated.dataa[1]
dataa[2] => mult_1pt:auto_generated.dataa[2]
dataa[3] => mult_1pt:auto_generated.dataa[3]
dataa[4] => mult_1pt:auto_generated.dataa[4]
dataa[5] => mult_1pt:auto_generated.dataa[5]
dataa[6] => mult_1pt:auto_generated.dataa[6]
dataa[7] => mult_1pt:auto_generated.dataa[7]
dataa[8] => mult_1pt:auto_generated.dataa[8]
dataa[9] => mult_1pt:auto_generated.dataa[9]
dataa[10] => mult_1pt:auto_generated.dataa[10]
dataa[11] => mult_1pt:auto_generated.dataa[11]
dataa[12] => mult_1pt:auto_generated.dataa[12]
dataa[13] => mult_1pt:auto_generated.dataa[13]
dataa[14] => mult_1pt:auto_generated.dataa[14]
dataa[15] => mult_1pt:auto_generated.dataa[15]
dataa[16] => mult_1pt:auto_generated.dataa[16]
dataa[17] => mult_1pt:auto_generated.dataa[17]
datab[0] => mult_1pt:auto_generated.datab[0]
datab[1] => mult_1pt:auto_generated.datab[1]
datab[2] => mult_1pt:auto_generated.datab[2]
datab[3] => mult_1pt:auto_generated.datab[3]
datab[4] => mult_1pt:auto_generated.datab[4]
datab[5] => mult_1pt:auto_generated.datab[5]
datab[6] => mult_1pt:auto_generated.datab[6]
datab[7] => mult_1pt:auto_generated.datab[7]
datab[8] => mult_1pt:auto_generated.datab[8]
datab[9] => mult_1pt:auto_generated.datab[9]
datab[10] => mult_1pt:auto_generated.datab[10]
datab[11] => mult_1pt:auto_generated.datab[11]
datab[12] => mult_1pt:auto_generated.datab[12]
datab[13] => mult_1pt:auto_generated.datab[13]
datab[14] => mult_1pt:auto_generated.datab[14]
datab[15] => mult_1pt:auto_generated.datab[15]
datab[16] => mult_1pt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_1pt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1pt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1pt:auto_generated.result[0]
result[1] <= mult_1pt:auto_generated.result[1]
result[2] <= mult_1pt:auto_generated.result[2]
result[3] <= mult_1pt:auto_generated.result[3]
result[4] <= mult_1pt:auto_generated.result[4]
result[5] <= mult_1pt:auto_generated.result[5]
result[6] <= mult_1pt:auto_generated.result[6]
result[7] <= mult_1pt:auto_generated.result[7]
result[8] <= mult_1pt:auto_generated.result[8]
result[9] <= mult_1pt:auto_generated.result[9]
result[10] <= mult_1pt:auto_generated.result[10]
result[11] <= mult_1pt:auto_generated.result[11]
result[12] <= mult_1pt:auto_generated.result[12]
result[13] <= mult_1pt:auto_generated.result[13]
result[14] <= mult_1pt:auto_generated.result[14]
result[15] <= mult_1pt:auto_generated.result[15]
result[16] <= mult_1pt:auto_generated.result[16]
result[17] <= mult_1pt:auto_generated.result[17]
result[18] <= mult_1pt:auto_generated.result[18]
result[19] <= mult_1pt:auto_generated.result[19]
result[20] <= mult_1pt:auto_generated.result[20]
result[21] <= mult_1pt:auto_generated.result[21]
result[22] <= mult_1pt:auto_generated.result[22]
result[23] <= mult_1pt:auto_generated.result[23]
result[24] <= mult_1pt:auto_generated.result[24]
result[25] <= mult_1pt:auto_generated.result[25]
result[26] <= mult_1pt:auto_generated.result[26]
result[27] <= mult_1pt:auto_generated.result[27]
result[28] <= mult_1pt:auto_generated.result[28]
result[29] <= mult_1pt:auto_generated.result[29]
result[30] <= mult_1pt:auto_generated.result[30]
result[31] <= mult_1pt:auto_generated.result[31]
result[32] <= mult_1pt:auto_generated.result[32]
result[33] <= mult_1pt:auto_generated.result[33]
result[34] <= mult_1pt:auto_generated.result[34]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid805_pT4_uid329_invPolyEval_component|mult_1pt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid803_pT4_uid329_invPolyEval_component
dataa[0] => mult_2pt:auto_generated.dataa[0]
dataa[1] => mult_2pt:auto_generated.dataa[1]
dataa[2] => mult_2pt:auto_generated.dataa[2]
dataa[3] => mult_2pt:auto_generated.dataa[3]
dataa[4] => mult_2pt:auto_generated.dataa[4]
dataa[5] => mult_2pt:auto_generated.dataa[5]
dataa[6] => mult_2pt:auto_generated.dataa[6]
dataa[7] => mult_2pt:auto_generated.dataa[7]
dataa[8] => mult_2pt:auto_generated.dataa[8]
dataa[9] => mult_2pt:auto_generated.dataa[9]
dataa[10] => mult_2pt:auto_generated.dataa[10]
dataa[11] => mult_2pt:auto_generated.dataa[11]
dataa[12] => mult_2pt:auto_generated.dataa[12]
dataa[13] => mult_2pt:auto_generated.dataa[13]
dataa[14] => mult_2pt:auto_generated.dataa[14]
dataa[15] => mult_2pt:auto_generated.dataa[15]
dataa[16] => mult_2pt:auto_generated.dataa[16]
datab[0] => mult_2pt:auto_generated.datab[0]
datab[1] => mult_2pt:auto_generated.datab[1]
datab[2] => mult_2pt:auto_generated.datab[2]
datab[3] => mult_2pt:auto_generated.datab[3]
datab[4] => mult_2pt:auto_generated.datab[4]
datab[5] => mult_2pt:auto_generated.datab[5]
datab[6] => mult_2pt:auto_generated.datab[6]
datab[7] => mult_2pt:auto_generated.datab[7]
datab[8] => mult_2pt:auto_generated.datab[8]
datab[9] => mult_2pt:auto_generated.datab[9]
datab[10] => mult_2pt:auto_generated.datab[10]
datab[11] => mult_2pt:auto_generated.datab[11]
datab[12] => mult_2pt:auto_generated.datab[12]
datab[13] => mult_2pt:auto_generated.datab[13]
datab[14] => mult_2pt:auto_generated.datab[14]
datab[15] => mult_2pt:auto_generated.datab[15]
datab[16] => mult_2pt:auto_generated.datab[16]
datab[17] => mult_2pt:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_2pt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_2pt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_2pt:auto_generated.result[0]
result[1] <= mult_2pt:auto_generated.result[1]
result[2] <= mult_2pt:auto_generated.result[2]
result[3] <= mult_2pt:auto_generated.result[3]
result[4] <= mult_2pt:auto_generated.result[4]
result[5] <= mult_2pt:auto_generated.result[5]
result[6] <= mult_2pt:auto_generated.result[6]
result[7] <= mult_2pt:auto_generated.result[7]
result[8] <= mult_2pt:auto_generated.result[8]
result[9] <= mult_2pt:auto_generated.result[9]
result[10] <= mult_2pt:auto_generated.result[10]
result[11] <= mult_2pt:auto_generated.result[11]
result[12] <= mult_2pt:auto_generated.result[12]
result[13] <= mult_2pt:auto_generated.result[13]
result[14] <= mult_2pt:auto_generated.result[14]
result[15] <= mult_2pt:auto_generated.result[15]
result[16] <= mult_2pt:auto_generated.result[16]
result[17] <= mult_2pt:auto_generated.result[17]
result[18] <= mult_2pt:auto_generated.result[18]
result[19] <= mult_2pt:auto_generated.result[19]
result[20] <= mult_2pt:auto_generated.result[20]
result[21] <= mult_2pt:auto_generated.result[21]
result[22] <= mult_2pt:auto_generated.result[22]
result[23] <= mult_2pt:auto_generated.result[23]
result[24] <= mult_2pt:auto_generated.result[24]
result[25] <= mult_2pt:auto_generated.result[25]
result[26] <= mult_2pt:auto_generated.result[26]
result[27] <= mult_2pt:auto_generated.result[27]
result[28] <= mult_2pt:auto_generated.result[28]
result[29] <= mult_2pt:auto_generated.result[29]
result[30] <= mult_2pt:auto_generated.result[30]
result[31] <= mult_2pt:auto_generated.result[31]
result[32] <= mult_2pt:auto_generated.result[32]
result[33] <= mult_2pt:auto_generated.result[33]
result[34] <= mult_2pt:auto_generated.result[34]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid803_pT4_uid329_invPolyEval_component|mult_2pt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm1_uid802_pT4_uid329_invPolyEval_component
dataa[0] => mult_1pt:auto_generated.dataa[0]
dataa[1] => mult_1pt:auto_generated.dataa[1]
dataa[2] => mult_1pt:auto_generated.dataa[2]
dataa[3] => mult_1pt:auto_generated.dataa[3]
dataa[4] => mult_1pt:auto_generated.dataa[4]
dataa[5] => mult_1pt:auto_generated.dataa[5]
dataa[6] => mult_1pt:auto_generated.dataa[6]
dataa[7] => mult_1pt:auto_generated.dataa[7]
dataa[8] => mult_1pt:auto_generated.dataa[8]
dataa[9] => mult_1pt:auto_generated.dataa[9]
dataa[10] => mult_1pt:auto_generated.dataa[10]
dataa[11] => mult_1pt:auto_generated.dataa[11]
dataa[12] => mult_1pt:auto_generated.dataa[12]
dataa[13] => mult_1pt:auto_generated.dataa[13]
dataa[14] => mult_1pt:auto_generated.dataa[14]
dataa[15] => mult_1pt:auto_generated.dataa[15]
dataa[16] => mult_1pt:auto_generated.dataa[16]
dataa[17] => mult_1pt:auto_generated.dataa[17]
datab[0] => mult_1pt:auto_generated.datab[0]
datab[1] => mult_1pt:auto_generated.datab[1]
datab[2] => mult_1pt:auto_generated.datab[2]
datab[3] => mult_1pt:auto_generated.datab[3]
datab[4] => mult_1pt:auto_generated.datab[4]
datab[5] => mult_1pt:auto_generated.datab[5]
datab[6] => mult_1pt:auto_generated.datab[6]
datab[7] => mult_1pt:auto_generated.datab[7]
datab[8] => mult_1pt:auto_generated.datab[8]
datab[9] => mult_1pt:auto_generated.datab[9]
datab[10] => mult_1pt:auto_generated.datab[10]
datab[11] => mult_1pt:auto_generated.datab[11]
datab[12] => mult_1pt:auto_generated.datab[12]
datab[13] => mult_1pt:auto_generated.datab[13]
datab[14] => mult_1pt:auto_generated.datab[14]
datab[15] => mult_1pt:auto_generated.datab[15]
datab[16] => mult_1pt:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_1pt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1pt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1pt:auto_generated.result[0]
result[1] <= mult_1pt:auto_generated.result[1]
result[2] <= mult_1pt:auto_generated.result[2]
result[3] <= mult_1pt:auto_generated.result[3]
result[4] <= mult_1pt:auto_generated.result[4]
result[5] <= mult_1pt:auto_generated.result[5]
result[6] <= mult_1pt:auto_generated.result[6]
result[7] <= mult_1pt:auto_generated.result[7]
result[8] <= mult_1pt:auto_generated.result[8]
result[9] <= mult_1pt:auto_generated.result[9]
result[10] <= mult_1pt:auto_generated.result[10]
result[11] <= mult_1pt:auto_generated.result[11]
result[12] <= mult_1pt:auto_generated.result[12]
result[13] <= mult_1pt:auto_generated.result[13]
result[14] <= mult_1pt:auto_generated.result[14]
result[15] <= mult_1pt:auto_generated.result[15]
result[16] <= mult_1pt:auto_generated.result[16]
result[17] <= mult_1pt:auto_generated.result[17]
result[18] <= mult_1pt:auto_generated.result[18]
result[19] <= mult_1pt:auto_generated.result[19]
result[20] <= mult_1pt:auto_generated.result[20]
result[21] <= mult_1pt:auto_generated.result[21]
result[22] <= mult_1pt:auto_generated.result[22]
result[23] <= mult_1pt:auto_generated.result[23]
result[24] <= mult_1pt:auto_generated.result[24]
result[25] <= mult_1pt:auto_generated.result[25]
result[26] <= mult_1pt:auto_generated.result[26]
result[27] <= mult_1pt:auto_generated.result[27]
result[28] <= mult_1pt:auto_generated.result[28]
result[29] <= mult_1pt:auto_generated.result[29]
result[30] <= mult_1pt:auto_generated.result[30]
result[31] <= mult_1pt:auto_generated.result[31]
result[32] <= mult_1pt:auto_generated.result[32]
result[33] <= mult_1pt:auto_generated.result[33]
result[34] <= mult_1pt:auto_generated.result[34]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm1_uid802_pT4_uid329_invPolyEval_component|mult_1pt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm1_uid807_pT4_uid329_invPolyEval_component
dataa[0] => mult_2tt:auto_generated.dataa[0]
dataa[1] => mult_2tt:auto_generated.dataa[1]
dataa[2] => mult_2tt:auto_generated.dataa[2]
dataa[3] => mult_2tt:auto_generated.dataa[3]
dataa[4] => mult_2tt:auto_generated.dataa[4]
dataa[5] => mult_2tt:auto_generated.dataa[5]
dataa[6] => mult_2tt:auto_generated.dataa[6]
dataa[7] => mult_2tt:auto_generated.dataa[7]
datab[0] => mult_2tt:auto_generated.datab[0]
datab[1] => mult_2tt:auto_generated.datab[1]
datab[2] => mult_2tt:auto_generated.datab[2]
datab[3] => mult_2tt:auto_generated.datab[3]
datab[4] => mult_2tt:auto_generated.datab[4]
datab[5] => mult_2tt:auto_generated.datab[5]
datab[6] => mult_2tt:auto_generated.datab[6]
datab[7] => mult_2tt:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_2tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_2tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_2tt:auto_generated.result[0]
result[1] <= mult_2tt:auto_generated.result[1]
result[2] <= mult_2tt:auto_generated.result[2]
result[3] <= mult_2tt:auto_generated.result[3]
result[4] <= mult_2tt:auto_generated.result[4]
result[5] <= mult_2tt:auto_generated.result[5]
result[6] <= mult_2tt:auto_generated.result[6]
result[7] <= mult_2tt:auto_generated.result[7]
result[8] <= mult_2tt:auto_generated.result[8]
result[9] <= mult_2tt:auto_generated.result[9]
result[10] <= mult_2tt:auto_generated.result[10]
result[11] <= mult_2tt:auto_generated.result[11]
result[12] <= mult_2tt:auto_generated.result[12]
result[13] <= mult_2tt:auto_generated.result[13]
result[14] <= mult_2tt:auto_generated.result[14]
result[15] <= mult_2tt:auto_generated.result[15]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm1_uid807_pT4_uid329_invPolyEval_component|mult_2tt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid801_pT4_uid329_invPolyEval_component
dataa[0] => mult_2pt:auto_generated.dataa[0]
dataa[1] => mult_2pt:auto_generated.dataa[1]
dataa[2] => mult_2pt:auto_generated.dataa[2]
dataa[3] => mult_2pt:auto_generated.dataa[3]
dataa[4] => mult_2pt:auto_generated.dataa[4]
dataa[5] => mult_2pt:auto_generated.dataa[5]
dataa[6] => mult_2pt:auto_generated.dataa[6]
dataa[7] => mult_2pt:auto_generated.dataa[7]
dataa[8] => mult_2pt:auto_generated.dataa[8]
dataa[9] => mult_2pt:auto_generated.dataa[9]
dataa[10] => mult_2pt:auto_generated.dataa[10]
dataa[11] => mult_2pt:auto_generated.dataa[11]
dataa[12] => mult_2pt:auto_generated.dataa[12]
dataa[13] => mult_2pt:auto_generated.dataa[13]
dataa[14] => mult_2pt:auto_generated.dataa[14]
dataa[15] => mult_2pt:auto_generated.dataa[15]
dataa[16] => mult_2pt:auto_generated.dataa[16]
datab[0] => mult_2pt:auto_generated.datab[0]
datab[1] => mult_2pt:auto_generated.datab[1]
datab[2] => mult_2pt:auto_generated.datab[2]
datab[3] => mult_2pt:auto_generated.datab[3]
datab[4] => mult_2pt:auto_generated.datab[4]
datab[5] => mult_2pt:auto_generated.datab[5]
datab[6] => mult_2pt:auto_generated.datab[6]
datab[7] => mult_2pt:auto_generated.datab[7]
datab[8] => mult_2pt:auto_generated.datab[8]
datab[9] => mult_2pt:auto_generated.datab[9]
datab[10] => mult_2pt:auto_generated.datab[10]
datab[11] => mult_2pt:auto_generated.datab[11]
datab[12] => mult_2pt:auto_generated.datab[12]
datab[13] => mult_2pt:auto_generated.datab[13]
datab[14] => mult_2pt:auto_generated.datab[14]
datab[15] => mult_2pt:auto_generated.datab[15]
datab[16] => mult_2pt:auto_generated.datab[16]
datab[17] => mult_2pt:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_2pt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_2pt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_2pt:auto_generated.result[0]
result[1] <= mult_2pt:auto_generated.result[1]
result[2] <= mult_2pt:auto_generated.result[2]
result[3] <= mult_2pt:auto_generated.result[3]
result[4] <= mult_2pt:auto_generated.result[4]
result[5] <= mult_2pt:auto_generated.result[5]
result[6] <= mult_2pt:auto_generated.result[6]
result[7] <= mult_2pt:auto_generated.result[7]
result[8] <= mult_2pt:auto_generated.result[8]
result[9] <= mult_2pt:auto_generated.result[9]
result[10] <= mult_2pt:auto_generated.result[10]
result[11] <= mult_2pt:auto_generated.result[11]
result[12] <= mult_2pt:auto_generated.result[12]
result[13] <= mult_2pt:auto_generated.result[13]
result[14] <= mult_2pt:auto_generated.result[14]
result[15] <= mult_2pt:auto_generated.result[15]
result[16] <= mult_2pt:auto_generated.result[16]
result[17] <= mult_2pt:auto_generated.result[17]
result[18] <= mult_2pt:auto_generated.result[18]
result[19] <= mult_2pt:auto_generated.result[19]
result[20] <= mult_2pt:auto_generated.result[20]
result[21] <= mult_2pt:auto_generated.result[21]
result[22] <= mult_2pt:auto_generated.result[22]
result[23] <= mult_2pt:auto_generated.result[23]
result[24] <= mult_2pt:auto_generated.result[24]
result[25] <= mult_2pt:auto_generated.result[25]
result[26] <= mult_2pt:auto_generated.result[26]
result[27] <= mult_2pt:auto_generated.result[27]
result[28] <= mult_2pt:auto_generated.result[28]
result[29] <= mult_2pt:auto_generated.result[29]
result[30] <= mult_2pt:auto_generated.result[30]
result[31] <= mult_2pt:auto_generated.result[31]
result[32] <= mult_2pt:auto_generated.result[32]
result[33] <= mult_2pt:auto_generated.result[33]
result[34] <= mult_2pt:auto_generated.result[34]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid801_pT4_uid329_invPolyEval_component|mult_2pt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid806_pT4_uid329_invPolyEval_component
dataa[0] => mult_2tt:auto_generated.dataa[0]
dataa[1] => mult_2tt:auto_generated.dataa[1]
dataa[2] => mult_2tt:auto_generated.dataa[2]
dataa[3] => mult_2tt:auto_generated.dataa[3]
dataa[4] => mult_2tt:auto_generated.dataa[4]
dataa[5] => mult_2tt:auto_generated.dataa[5]
dataa[6] => mult_2tt:auto_generated.dataa[6]
dataa[7] => mult_2tt:auto_generated.dataa[7]
datab[0] => mult_2tt:auto_generated.datab[0]
datab[1] => mult_2tt:auto_generated.datab[1]
datab[2] => mult_2tt:auto_generated.datab[2]
datab[3] => mult_2tt:auto_generated.datab[3]
datab[4] => mult_2tt:auto_generated.datab[4]
datab[5] => mult_2tt:auto_generated.datab[5]
datab[6] => mult_2tt:auto_generated.datab[6]
datab[7] => mult_2tt:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_2tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_2tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_2tt:auto_generated.result[0]
result[1] <= mult_2tt:auto_generated.result[1]
result[2] <= mult_2tt:auto_generated.result[2]
result[3] <= mult_2tt:auto_generated.result[3]
result[4] <= mult_2tt:auto_generated.result[4]
result[5] <= mult_2tt:auto_generated.result[5]
result[6] <= mult_2tt:auto_generated.result[6]
result[7] <= mult_2tt:auto_generated.result[7]
result[8] <= mult_2tt:auto_generated.result[8]
result[9] <= mult_2tt:auto_generated.result[9]
result[10] <= mult_2tt:auto_generated.result[10]
result[11] <= mult_2tt:auto_generated.result[11]
result[12] <= mult_2tt:auto_generated.result[12]
result[13] <= mult_2tt:auto_generated.result[13]
result[14] <= mult_2tt:auto_generated.result[14]
result[15] <= mult_2tt:auto_generated.result[15]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid806_pT4_uid329_invPolyEval_component|mult_2tt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid800_pT4_uid329_invPolyEval_component
dataa[0] => mult_vot:auto_generated.dataa[0]
dataa[1] => mult_vot:auto_generated.dataa[1]
dataa[2] => mult_vot:auto_generated.dataa[2]
dataa[3] => mult_vot:auto_generated.dataa[3]
dataa[4] => mult_vot:auto_generated.dataa[4]
dataa[5] => mult_vot:auto_generated.dataa[5]
dataa[6] => mult_vot:auto_generated.dataa[6]
dataa[7] => mult_vot:auto_generated.dataa[7]
dataa[8] => mult_vot:auto_generated.dataa[8]
dataa[9] => mult_vot:auto_generated.dataa[9]
dataa[10] => mult_vot:auto_generated.dataa[10]
dataa[11] => mult_vot:auto_generated.dataa[11]
dataa[12] => mult_vot:auto_generated.dataa[12]
dataa[13] => mult_vot:auto_generated.dataa[13]
dataa[14] => mult_vot:auto_generated.dataa[14]
dataa[15] => mult_vot:auto_generated.dataa[15]
dataa[16] => mult_vot:auto_generated.dataa[16]
datab[0] => mult_vot:auto_generated.datab[0]
datab[1] => mult_vot:auto_generated.datab[1]
datab[2] => mult_vot:auto_generated.datab[2]
datab[3] => mult_vot:auto_generated.datab[3]
datab[4] => mult_vot:auto_generated.datab[4]
datab[5] => mult_vot:auto_generated.datab[5]
datab[6] => mult_vot:auto_generated.datab[6]
datab[7] => mult_vot:auto_generated.datab[7]
datab[8] => mult_vot:auto_generated.datab[8]
datab[9] => mult_vot:auto_generated.datab[9]
datab[10] => mult_vot:auto_generated.datab[10]
datab[11] => mult_vot:auto_generated.datab[11]
datab[12] => mult_vot:auto_generated.datab[12]
datab[13] => mult_vot:auto_generated.datab[13]
datab[14] => mult_vot:auto_generated.datab[14]
datab[15] => mult_vot:auto_generated.datab[15]
datab[16] => mult_vot:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_vot:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vot:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vot:auto_generated.result[0]
result[1] <= mult_vot:auto_generated.result[1]
result[2] <= mult_vot:auto_generated.result[2]
result[3] <= mult_vot:auto_generated.result[3]
result[4] <= mult_vot:auto_generated.result[4]
result[5] <= mult_vot:auto_generated.result[5]
result[6] <= mult_vot:auto_generated.result[6]
result[7] <= mult_vot:auto_generated.result[7]
result[8] <= mult_vot:auto_generated.result[8]
result[9] <= mult_vot:auto_generated.result[9]
result[10] <= mult_vot:auto_generated.result[10]
result[11] <= mult_vot:auto_generated.result[11]
result[12] <= mult_vot:auto_generated.result[12]
result[13] <= mult_vot:auto_generated.result[13]
result[14] <= mult_vot:auto_generated.result[14]
result[15] <= mult_vot:auto_generated.result[15]
result[16] <= mult_vot:auto_generated.result[16]
result[17] <= mult_vot:auto_generated.result[17]
result[18] <= mult_vot:auto_generated.result[18]
result[19] <= mult_vot:auto_generated.result[19]
result[20] <= mult_vot:auto_generated.result[20]
result[21] <= mult_vot:auto_generated.result[21]
result[22] <= mult_vot:auto_generated.result[22]
result[23] <= mult_vot:auto_generated.result[23]
result[24] <= mult_vot:auto_generated.result[24]
result[25] <= mult_vot:auto_generated.result[25]
result[26] <= mult_vot:auto_generated.result[26]
result[27] <= mult_vot:auto_generated.result[27]
result[28] <= mult_vot:auto_generated.result[28]
result[29] <= mult_vot:auto_generated.result[29]
result[30] <= mult_vot:auto_generated.result[30]
result[31] <= mult_vot:auto_generated.result[31]
result[32] <= mult_vot:auto_generated.result[32]
result[33] <= mult_vot:auto_generated.result[33]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid800_pT4_uid329_invPolyEval_component|mult_vot:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid804_pT4_uid329_invPolyEval_component
dataa[0] => mult_20u:auto_generated.dataa[0]
dataa[1] => mult_20u:auto_generated.dataa[1]
dataa[2] => mult_20u:auto_generated.dataa[2]
dataa[3] => mult_20u:auto_generated.dataa[3]
dataa[4] => mult_20u:auto_generated.dataa[4]
dataa[5] => mult_20u:auto_generated.dataa[5]
dataa[6] => mult_20u:auto_generated.dataa[6]
dataa[7] => mult_20u:auto_generated.dataa[7]
dataa[8] => mult_20u:auto_generated.dataa[8]
dataa[9] => mult_20u:auto_generated.dataa[9]
dataa[10] => mult_20u:auto_generated.dataa[10]
dataa[11] => mult_20u:auto_generated.dataa[11]
dataa[12] => mult_20u:auto_generated.dataa[12]
dataa[13] => mult_20u:auto_generated.dataa[13]
dataa[14] => mult_20u:auto_generated.dataa[14]
dataa[15] => mult_20u:auto_generated.dataa[15]
dataa[16] => mult_20u:auto_generated.dataa[16]
datab[0] => mult_20u:auto_generated.datab[0]
datab[1] => mult_20u:auto_generated.datab[1]
datab[2] => mult_20u:auto_generated.datab[2]
datab[3] => mult_20u:auto_generated.datab[3]
datab[4] => mult_20u:auto_generated.datab[4]
datab[5] => mult_20u:auto_generated.datab[5]
datab[6] => mult_20u:auto_generated.datab[6]
datab[7] => mult_20u:auto_generated.datab[7]
datab[8] => mult_20u:auto_generated.datab[8]
datab[9] => mult_20u:auto_generated.datab[9]
datab[10] => mult_20u:auto_generated.datab[10]
datab[11] => mult_20u:auto_generated.datab[11]
datab[12] => mult_20u:auto_generated.datab[12]
datab[13] => mult_20u:auto_generated.datab[13]
datab[14] => mult_20u:auto_generated.datab[14]
datab[15] => mult_20u:auto_generated.datab[15]
datab[16] => mult_20u:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_20u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_20u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_20u:auto_generated.result[0]
result[1] <= mult_20u:auto_generated.result[1]
result[2] <= mult_20u:auto_generated.result[2]
result[3] <= mult_20u:auto_generated.result[3]
result[4] <= mult_20u:auto_generated.result[4]
result[5] <= mult_20u:auto_generated.result[5]
result[6] <= mult_20u:auto_generated.result[6]
result[7] <= mult_20u:auto_generated.result[7]
result[8] <= mult_20u:auto_generated.result[8]
result[9] <= mult_20u:auto_generated.result[9]
result[10] <= mult_20u:auto_generated.result[10]
result[11] <= mult_20u:auto_generated.result[11]
result[12] <= mult_20u:auto_generated.result[12]
result[13] <= mult_20u:auto_generated.result[13]
result[14] <= mult_20u:auto_generated.result[14]
result[15] <= mult_20u:auto_generated.result[15]
result[16] <= mult_20u:auto_generated.result[16]
result[17] <= mult_20u:auto_generated.result[17]
result[18] <= mult_20u:auto_generated.result[18]
result[19] <= mult_20u:auto_generated.result[19]
result[20] <= mult_20u:auto_generated.result[20]
result[21] <= mult_20u:auto_generated.result[21]
result[22] <= mult_20u:auto_generated.result[22]
result[23] <= mult_20u:auto_generated.result[23]
result[24] <= mult_20u:auto_generated.result[24]
result[25] <= mult_20u:auto_generated.result[25]
result[26] <= mult_20u:auto_generated.result[26]
result[27] <= mult_20u:auto_generated.result[27]
result[28] <= mult_20u:auto_generated.result[28]
result[29] <= mult_20u:auto_generated.result[29]
result[30] <= mult_20u:auto_generated.result[30]
result[31] <= mult_20u:auto_generated.result[31]
result[32] <= mult_20u:auto_generated.result[32]
result[33] <= mult_20u:auto_generated.result[33]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid804_pT4_uid329_invPolyEval_component|mult_20u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist6_osig_uid821_pT4_uid329_invPolyEval_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist53_yAddr_uid68_block_rsrvd_fix_b_10
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid256_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_r8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_r8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_r8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_r8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_r8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_r8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_r8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_r8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_r8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_r8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_r8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_r8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_r8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_r8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid256_invTables_lutmem_dmem|altsyncram_r8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid255_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_s8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_s8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_s8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_s8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_s8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_s8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_s8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_s8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_s8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_s8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_s8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_s8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_s8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_s8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid255_invTables_lutmem_dmem|altsyncram_s8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid254_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_t8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_t8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_t8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_t8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_t8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_t8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_t8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_t8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_t8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_t8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_t8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_t8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_t8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_t8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid254_invTables_lutmem_dmem|altsyncram_t8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid253_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u8s3:auto_generated.address_a[0]
address_a[1] => altsyncram_u8s3:auto_generated.address_a[1]
address_a[2] => altsyncram_u8s3:auto_generated.address_a[2]
address_a[3] => altsyncram_u8s3:auto_generated.address_a[3]
address_a[4] => altsyncram_u8s3:auto_generated.address_a[4]
address_a[5] => altsyncram_u8s3:auto_generated.address_a[5]
address_a[6] => altsyncram_u8s3:auto_generated.address_a[6]
address_a[7] => altsyncram_u8s3:auto_generated.address_a[7]
address_a[8] => altsyncram_u8s3:auto_generated.address_a[8]
address_a[9] => altsyncram_u8s3:auto_generated.address_a[9]
address_a[10] => altsyncram_u8s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u8s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_u8s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u8s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_u8s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_u8s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_u8s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid253_invTables_lutmem_dmem|altsyncram_u8s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid252_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p7s3:auto_generated.address_a[0]
address_a[1] => altsyncram_p7s3:auto_generated.address_a[1]
address_a[2] => altsyncram_p7s3:auto_generated.address_a[2]
address_a[3] => altsyncram_p7s3:auto_generated.address_a[3]
address_a[4] => altsyncram_p7s3:auto_generated.address_a[4]
address_a[5] => altsyncram_p7s3:auto_generated.address_a[5]
address_a[6] => altsyncram_p7s3:auto_generated.address_a[6]
address_a[7] => altsyncram_p7s3:auto_generated.address_a[7]
address_a[8] => altsyncram_p7s3:auto_generated.address_a[8]
address_a[9] => altsyncram_p7s3:auto_generated.address_a[9]
address_a[10] => altsyncram_p7s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p7s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_p7s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p7s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_p7s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_p7s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_p7s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid252_invTables_lutmem_dmem|altsyncram_p7s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid251_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h6s3:auto_generated.address_a[0]
address_a[1] => altsyncram_h6s3:auto_generated.address_a[1]
address_a[2] => altsyncram_h6s3:auto_generated.address_a[2]
address_a[3] => altsyncram_h6s3:auto_generated.address_a[3]
address_a[4] => altsyncram_h6s3:auto_generated.address_a[4]
address_a[5] => altsyncram_h6s3:auto_generated.address_a[5]
address_a[6] => altsyncram_h6s3:auto_generated.address_a[6]
address_a[7] => altsyncram_h6s3:auto_generated.address_a[7]
address_a[8] => altsyncram_h6s3:auto_generated.address_a[8]
address_a[9] => altsyncram_h6s3:auto_generated.address_a[9]
address_a[10] => altsyncram_h6s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h6s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_h6s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h6s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_h6s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_h6s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_h6s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid251_invTables_lutmem_dmem|altsyncram_h6s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid250_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g6s3:auto_generated.address_a[0]
address_a[1] => altsyncram_g6s3:auto_generated.address_a[1]
address_a[2] => altsyncram_g6s3:auto_generated.address_a[2]
address_a[3] => altsyncram_g6s3:auto_generated.address_a[3]
address_a[4] => altsyncram_g6s3:auto_generated.address_a[4]
address_a[5] => altsyncram_g6s3:auto_generated.address_a[5]
address_a[6] => altsyncram_g6s3:auto_generated.address_a[6]
address_a[7] => altsyncram_g6s3:auto_generated.address_a[7]
address_a[8] => altsyncram_g6s3:auto_generated.address_a[8]
address_a[9] => altsyncram_g6s3:auto_generated.address_a[9]
address_a[10] => altsyncram_g6s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g6s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_g6s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g6s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_g6s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_g6s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_g6s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid250_invTables_lutmem_dmem|altsyncram_g6s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid249_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f6s3:auto_generated.address_a[0]
address_a[1] => altsyncram_f6s3:auto_generated.address_a[1]
address_a[2] => altsyncram_f6s3:auto_generated.address_a[2]
address_a[3] => altsyncram_f6s3:auto_generated.address_a[3]
address_a[4] => altsyncram_f6s3:auto_generated.address_a[4]
address_a[5] => altsyncram_f6s3:auto_generated.address_a[5]
address_a[6] => altsyncram_f6s3:auto_generated.address_a[6]
address_a[7] => altsyncram_f6s3:auto_generated.address_a[7]
address_a[8] => altsyncram_f6s3:auto_generated.address_a[8]
address_a[9] => altsyncram_f6s3:auto_generated.address_a[9]
address_a[10] => altsyncram_f6s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f6s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_f6s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f6s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_f6s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_f6s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_f6s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid249_invTables_lutmem_dmem|altsyncram_f6s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid248_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_e6s3:auto_generated.address_a[0]
address_a[1] => altsyncram_e6s3:auto_generated.address_a[1]
address_a[2] => altsyncram_e6s3:auto_generated.address_a[2]
address_a[3] => altsyncram_e6s3:auto_generated.address_a[3]
address_a[4] => altsyncram_e6s3:auto_generated.address_a[4]
address_a[5] => altsyncram_e6s3:auto_generated.address_a[5]
address_a[6] => altsyncram_e6s3:auto_generated.address_a[6]
address_a[7] => altsyncram_e6s3:auto_generated.address_a[7]
address_a[8] => altsyncram_e6s3:auto_generated.address_a[8]
address_a[9] => altsyncram_e6s3:auto_generated.address_a[9]
address_a[10] => altsyncram_e6s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e6s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_e6s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e6s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_e6s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_e6s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_e6s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid248_invTables_lutmem_dmem|altsyncram_e6s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid247_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d6s3:auto_generated.address_a[0]
address_a[1] => altsyncram_d6s3:auto_generated.address_a[1]
address_a[2] => altsyncram_d6s3:auto_generated.address_a[2]
address_a[3] => altsyncram_d6s3:auto_generated.address_a[3]
address_a[4] => altsyncram_d6s3:auto_generated.address_a[4]
address_a[5] => altsyncram_d6s3:auto_generated.address_a[5]
address_a[6] => altsyncram_d6s3:auto_generated.address_a[6]
address_a[7] => altsyncram_d6s3:auto_generated.address_a[7]
address_a[8] => altsyncram_d6s3:auto_generated.address_a[8]
address_a[9] => altsyncram_d6s3:auto_generated.address_a[9]
address_a[10] => altsyncram_d6s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d6s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_d6s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d6s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_d6s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_d6s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_d6s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid247_invTables_lutmem_dmem|altsyncram_d6s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid246_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c6s3:auto_generated.address_a[0]
address_a[1] => altsyncram_c6s3:auto_generated.address_a[1]
address_a[2] => altsyncram_c6s3:auto_generated.address_a[2]
address_a[3] => altsyncram_c6s3:auto_generated.address_a[3]
address_a[4] => altsyncram_c6s3:auto_generated.address_a[4]
address_a[5] => altsyncram_c6s3:auto_generated.address_a[5]
address_a[6] => altsyncram_c6s3:auto_generated.address_a[6]
address_a[7] => altsyncram_c6s3:auto_generated.address_a[7]
address_a[8] => altsyncram_c6s3:auto_generated.address_a[8]
address_a[9] => altsyncram_c6s3:auto_generated.address_a[9]
address_a[10] => altsyncram_c6s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c6s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_c6s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c6s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_c6s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_c6s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_c6s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid246_invTables_lutmem_dmem|altsyncram_c6s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid245_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b6s3:auto_generated.address_a[0]
address_a[1] => altsyncram_b6s3:auto_generated.address_a[1]
address_a[2] => altsyncram_b6s3:auto_generated.address_a[2]
address_a[3] => altsyncram_b6s3:auto_generated.address_a[3]
address_a[4] => altsyncram_b6s3:auto_generated.address_a[4]
address_a[5] => altsyncram_b6s3:auto_generated.address_a[5]
address_a[6] => altsyncram_b6s3:auto_generated.address_a[6]
address_a[7] => altsyncram_b6s3:auto_generated.address_a[7]
address_a[8] => altsyncram_b6s3:auto_generated.address_a[8]
address_a[9] => altsyncram_b6s3:auto_generated.address_a[9]
address_a[10] => altsyncram_b6s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b6s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_b6s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b6s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_b6s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_b6s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_b6s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid245_invTables_lutmem_dmem|altsyncram_b6s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid244_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a6s3:auto_generated.address_a[0]
address_a[1] => altsyncram_a6s3:auto_generated.address_a[1]
address_a[2] => altsyncram_a6s3:auto_generated.address_a[2]
address_a[3] => altsyncram_a6s3:auto_generated.address_a[3]
address_a[4] => altsyncram_a6s3:auto_generated.address_a[4]
address_a[5] => altsyncram_a6s3:auto_generated.address_a[5]
address_a[6] => altsyncram_a6s3:auto_generated.address_a[6]
address_a[7] => altsyncram_a6s3:auto_generated.address_a[7]
address_a[8] => altsyncram_a6s3:auto_generated.address_a[8]
address_a[9] => altsyncram_a6s3:auto_generated.address_a[9]
address_a[10] => altsyncram_a6s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a6s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_a6s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a6s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_a6s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_a6s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_a6s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid244_invTables_lutmem_dmem|altsyncram_a6s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid243_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_96s3:auto_generated.address_a[0]
address_a[1] => altsyncram_96s3:auto_generated.address_a[1]
address_a[2] => altsyncram_96s3:auto_generated.address_a[2]
address_a[3] => altsyncram_96s3:auto_generated.address_a[3]
address_a[4] => altsyncram_96s3:auto_generated.address_a[4]
address_a[5] => altsyncram_96s3:auto_generated.address_a[5]
address_a[6] => altsyncram_96s3:auto_generated.address_a[6]
address_a[7] => altsyncram_96s3:auto_generated.address_a[7]
address_a[8] => altsyncram_96s3:auto_generated.address_a[8]
address_a[9] => altsyncram_96s3:auto_generated.address_a[9]
address_a[10] => altsyncram_96s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_96s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_96s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_96s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_96s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid243_invTables_lutmem_dmem|altsyncram_96s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid242_invTables_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_86s3:auto_generated.address_a[0]
address_a[1] => altsyncram_86s3:auto_generated.address_a[1]
address_a[2] => altsyncram_86s3:auto_generated.address_a[2]
address_a[3] => altsyncram_86s3:auto_generated.address_a[3]
address_a[4] => altsyncram_86s3:auto_generated.address_a[4]
address_a[5] => altsyncram_86s3:auto_generated.address_a[5]
address_a[6] => altsyncram_86s3:auto_generated.address_a[6]
address_a[7] => altsyncram_86s3:auto_generated.address_a[7]
address_a[8] => altsyncram_86s3:auto_generated.address_a[8]
address_a[9] => altsyncram_86s3:auto_generated.address_a[9]
address_a[10] => altsyncram_86s3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_86s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_86s3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_86s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_86s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_86s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_86s3:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:memoryC0_uid242_invTables_lutmem_dmem|altsyncram_86s3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid468_divValPreNorm_uid76_block_rsrvd_fix_component
dataa[0] => mult_6tt:auto_generated.dataa[0]
dataa[1] => mult_6tt:auto_generated.dataa[1]
dataa[2] => mult_6tt:auto_generated.dataa[2]
dataa[3] => mult_6tt:auto_generated.dataa[3]
dataa[4] => mult_6tt:auto_generated.dataa[4]
dataa[5] => mult_6tt:auto_generated.dataa[5]
dataa[6] => mult_6tt:auto_generated.dataa[6]
dataa[7] => mult_6tt:auto_generated.dataa[7]
dataa[8] => mult_6tt:auto_generated.dataa[8]
datab[0] => mult_6tt:auto_generated.datab[0]
datab[1] => mult_6tt:auto_generated.datab[1]
datab[2] => mult_6tt:auto_generated.datab[2]
datab[3] => mult_6tt:auto_generated.datab[3]
datab[4] => mult_6tt:auto_generated.datab[4]
datab[5] => mult_6tt:auto_generated.datab[5]
datab[6] => mult_6tt:auto_generated.datab[6]
datab[7] => mult_6tt:auto_generated.datab[7]
datab[8] => mult_6tt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_6tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_6tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_6tt:auto_generated.result[0]
result[1] <= mult_6tt:auto_generated.result[1]
result[2] <= mult_6tt:auto_generated.result[2]
result[3] <= mult_6tt:auto_generated.result[3]
result[4] <= mult_6tt:auto_generated.result[4]
result[5] <= mult_6tt:auto_generated.result[5]
result[6] <= mult_6tt:auto_generated.result[6]
result[7] <= mult_6tt:auto_generated.result[7]
result[8] <= mult_6tt:auto_generated.result[8]
result[9] <= mult_6tt:auto_generated.result[9]
result[10] <= mult_6tt:auto_generated.result[10]
result[11] <= mult_6tt:auto_generated.result[11]
result[12] <= mult_6tt:auto_generated.result[12]
result[13] <= mult_6tt:auto_generated.result[13]
result[14] <= mult_6tt:auto_generated.result[14]
result[15] <= mult_6tt:auto_generated.result[15]
result[16] <= mult_6tt:auto_generated.result[16]
result[17] <= mult_6tt:auto_generated.result[17]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid468_divValPreNorm_uid76_block_rsrvd_fix_component|mult_6tt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid465_divValPreNorm_uid76_block_rsrvd_fix_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid465_divValPreNorm_uid76_block_rsrvd_fix_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid464_divValPreNorm_uid76_block_rsrvd_fix_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid464_divValPreNorm_uid76_block_rsrvd_fix_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm1_uid462_divValPreNorm_uid76_block_rsrvd_fix_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm1_uid462_divValPreNorm_uid76_block_rsrvd_fix_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid467_divValPreNorm_uid76_block_rsrvd_fix_component
dataa[0] => mult_6tt:auto_generated.dataa[0]
dataa[1] => mult_6tt:auto_generated.dataa[1]
dataa[2] => mult_6tt:auto_generated.dataa[2]
dataa[3] => mult_6tt:auto_generated.dataa[3]
dataa[4] => mult_6tt:auto_generated.dataa[4]
dataa[5] => mult_6tt:auto_generated.dataa[5]
dataa[6] => mult_6tt:auto_generated.dataa[6]
dataa[7] => mult_6tt:auto_generated.dataa[7]
dataa[8] => mult_6tt:auto_generated.dataa[8]
datab[0] => mult_6tt:auto_generated.datab[0]
datab[1] => mult_6tt:auto_generated.datab[1]
datab[2] => mult_6tt:auto_generated.datab[2]
datab[3] => mult_6tt:auto_generated.datab[3]
datab[4] => mult_6tt:auto_generated.datab[4]
datab[5] => mult_6tt:auto_generated.datab[5]
datab[6] => mult_6tt:auto_generated.datab[6]
datab[7] => mult_6tt:auto_generated.datab[7]
datab[8] => mult_6tt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_6tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_6tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_6tt:auto_generated.result[0]
result[1] <= mult_6tt:auto_generated.result[1]
result[2] <= mult_6tt:auto_generated.result[2]
result[3] <= mult_6tt:auto_generated.result[3]
result[4] <= mult_6tt:auto_generated.result[4]
result[5] <= mult_6tt:auto_generated.result[5]
result[6] <= mult_6tt:auto_generated.result[6]
result[7] <= mult_6tt:auto_generated.result[7]
result[8] <= mult_6tt:auto_generated.result[8]
result[9] <= mult_6tt:auto_generated.result[9]
result[10] <= mult_6tt:auto_generated.result[10]
result[11] <= mult_6tt:auto_generated.result[11]
result[12] <= mult_6tt:auto_generated.result[12]
result[13] <= mult_6tt:auto_generated.result[13]
result[14] <= mult_6tt:auto_generated.result[14]
result[15] <= mult_6tt:auto_generated.result[15]
result[16] <= mult_6tt:auto_generated.result[16]
result[17] <= mult_6tt:auto_generated.result[17]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid467_divValPreNorm_uid76_block_rsrvd_fix_component|mult_6tt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid461_divValPreNorm_uid76_block_rsrvd_fix_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid461_divValPreNorm_uid76_block_rsrvd_fix_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid466_divValPreNorm_uid76_block_rsrvd_fix_component
dataa[0] => mult_6tt:auto_generated.dataa[0]
dataa[1] => mult_6tt:auto_generated.dataa[1]
dataa[2] => mult_6tt:auto_generated.dataa[2]
dataa[3] => mult_6tt:auto_generated.dataa[3]
dataa[4] => mult_6tt:auto_generated.dataa[4]
dataa[5] => mult_6tt:auto_generated.dataa[5]
dataa[6] => mult_6tt:auto_generated.dataa[6]
dataa[7] => mult_6tt:auto_generated.dataa[7]
dataa[8] => mult_6tt:auto_generated.dataa[8]
datab[0] => mult_6tt:auto_generated.datab[0]
datab[1] => mult_6tt:auto_generated.datab[1]
datab[2] => mult_6tt:auto_generated.datab[2]
datab[3] => mult_6tt:auto_generated.datab[3]
datab[4] => mult_6tt:auto_generated.datab[4]
datab[5] => mult_6tt:auto_generated.datab[5]
datab[6] => mult_6tt:auto_generated.datab[6]
datab[7] => mult_6tt:auto_generated.datab[7]
datab[8] => mult_6tt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_6tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_6tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_6tt:auto_generated.result[0]
result[1] <= mult_6tt:auto_generated.result[1]
result[2] <= mult_6tt:auto_generated.result[2]
result[3] <= mult_6tt:auto_generated.result[3]
result[4] <= mult_6tt:auto_generated.result[4]
result[5] <= mult_6tt:auto_generated.result[5]
result[6] <= mult_6tt:auto_generated.result[6]
result[7] <= mult_6tt:auto_generated.result[7]
result[8] <= mult_6tt:auto_generated.result[8]
result[9] <= mult_6tt:auto_generated.result[9]
result[10] <= mult_6tt:auto_generated.result[10]
result[11] <= mult_6tt:auto_generated.result[11]
result[12] <= mult_6tt:auto_generated.result[12]
result[13] <= mult_6tt:auto_generated.result[13]
result[14] <= mult_6tt:auto_generated.result[14]
result[15] <= mult_6tt:auto_generated.result[15]
result[16] <= mult_6tt:auto_generated.result[16]
result[17] <= mult_6tt:auto_generated.result[17]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid466_divValPreNorm_uid76_block_rsrvd_fix_component|mult_6tt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid460_divValPreNorm_uid76_block_rsrvd_fix_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid460_divValPreNorm_uid76_block_rsrvd_fix_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid463_divValPreNorm_uid76_block_rsrvd_fix_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:sm0_uid463_divValPreNorm_uid76_block_rsrvd_fix_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist14_osig_uid477_divValPreNorm_uid76_block_rsrvd_fix_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[0][53].CLK
clk => delay_signals[0][54].CLK
clk => delay_signals[0][55].CLK
clk => delay_signals[0][56].CLK
clk => delay_signals[0][57].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[0][53].ACLR
aclr => delay_signals[0][54].ACLR
aclr => delay_signals[0][55].ACLR
aclr => delay_signals[0][56].ACLR
aclr => delay_signals[0][57].ACLR
ena => delay_signals[0][57].ENA
ena => delay_signals[0][56].ENA
ena => delay_signals[0][55].ENA
ena => delay_signals[0][54].ENA
ena => delay_signals[0][53].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xin[53] => delay_signals[0][53].DATAIN
xin[54] => delay_signals[0][54].DATAIN
xin[55] => delay_signals[0][55].DATAIN
xin[56] => delay_signals[0][56].DATAIN
xin[57] => delay_signals[0][57].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE
xout[53] <= delay_signals[0][53].DB_MAX_OUTPUT_PORT_TYPE
xout[54] <= delay_signals[0][54].DB_MAX_OUTPUT_PORT_TYPE
xout[55] <= delay_signals[0][55].DB_MAX_OUTPUT_PORT_TYPE
xout[56] <= delay_signals[0][56].DB_MAX_OUTPUT_PORT_TYPE
xout[57] <= delay_signals[0][57].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:fracYZero_uid16_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:divValPreNormSelect_uid80_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist45_divValPreNormSelect_uid80_block_rsrvd_fix_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[11][0].CLK
clk => delay_signals[12][0].CLK
clk => delay_signals[13][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[13][0].ACLR
aclr => delay_signals[12][0].ACLR
aclr => delay_signals[11][0].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[13][0].ENA
ena => delay_signals[12][0].ENA
ena => delay_signals[11][0].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[13][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist56_excR_y_uid50_block_rsrvd_fix_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
clk => delay_signals[9][0].CLK
clk => delay_signals[10][0].CLK
clk => delay_signals[11][0].CLK
clk => delay_signals[12][0].CLK
clk => delay_signals[13][0].CLK
clk => delay_signals[14][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[14][0].ACLR
aclr => delay_signals[13][0].ACLR
aclr => delay_signals[12][0].ACLR
aclr => delay_signals[11][0].ACLR
aclr => delay_signals[10][0].ACLR
aclr => delay_signals[9][0].ACLR
aclr => delay_signals[8][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[14][0].ENA
ena => delay_signals[13][0].ENA
ena => delay_signals[12][0].ENA
ena => delay_signals[11][0].ENA
ena => delay_signals[10][0].ENA
ena => delay_signals[9][0].ENA
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[14][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem
wren_a => altsyncram_sto3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sto3:auto_generated.data_a[0]
data_a[1] => altsyncram_sto3:auto_generated.data_a[1]
data_a[2] => altsyncram_sto3:auto_generated.data_a[2]
data_a[3] => altsyncram_sto3:auto_generated.data_a[3]
data_a[4] => altsyncram_sto3:auto_generated.data_a[4]
data_a[5] => altsyncram_sto3:auto_generated.data_a[5]
data_a[6] => altsyncram_sto3:auto_generated.data_a[6]
data_a[7] => altsyncram_sto3:auto_generated.data_a[7]
data_a[8] => altsyncram_sto3:auto_generated.data_a[8]
data_a[9] => altsyncram_sto3:auto_generated.data_a[9]
data_a[10] => altsyncram_sto3:auto_generated.data_a[10]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
address_a[0] => altsyncram_sto3:auto_generated.address_a[0]
address_a[1] => altsyncram_sto3:auto_generated.address_a[1]
address_a[2] => altsyncram_sto3:auto_generated.address_a[2]
address_a[3] => altsyncram_sto3:auto_generated.address_a[3]
address_b[0] => altsyncram_sto3:auto_generated.address_b[0]
address_b[1] => altsyncram_sto3:auto_generated.address_b[1]
address_b[2] => altsyncram_sto3:auto_generated.address_b[2]
address_b[3] => altsyncram_sto3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sto3:auto_generated.clock0
clock1 => altsyncram_sto3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_sto3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_sto3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_b[0] <= altsyncram_sto3:auto_generated.q_b[0]
q_b[1] <= altsyncram_sto3:auto_generated.q_b[1]
q_b[2] <= altsyncram_sto3:auto_generated.q_b[2]
q_b[3] <= altsyncram_sto3:auto_generated.q_b[3]
q_b[4] <= altsyncram_sto3:auto_generated.q_b[4]
q_b[5] <= altsyncram_sto3:auto_generated.q_b[5]
q_b[6] <= altsyncram_sto3:auto_generated.q_b[6]
q_b[7] <= altsyncram_sto3:auto_generated.q_b[7]
q_b[8] <= altsyncram_sto3:auto_generated.q_b[8]
q_b[9] <= altsyncram_sto3:auto_generated.q_b[9]
q_b[10] <= altsyncram_sto3:auto_generated.q_b[10]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:redist69_expY_uid13_block_rsrvd_fix_b_15_mem_dmem|altsyncram_sto3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist62_excR_x_uid33_block_rsrvd_fix_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist70_expX_uid10_block_rsrvd_fix_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xin[8] => delay_signals[2][8].DATAIN
xin[9] => delay_signals[2][9].DATAIN
xin[10] => delay_signals[2][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist41_fwdExponentResult_uid109_block_rsrvd_fix_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist42_subnormalRes_uid93_block_rsrvd_fix_n_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist40_fracPostRndF_uid114_block_rsrvd_fix_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
clk => delay_signals[1][32].CLK
clk => delay_signals[1][33].CLK
clk => delay_signals[1][34].CLK
clk => delay_signals[1][35].CLK
clk => delay_signals[1][36].CLK
clk => delay_signals[1][37].CLK
clk => delay_signals[1][38].CLK
clk => delay_signals[1][39].CLK
clk => delay_signals[1][40].CLK
clk => delay_signals[1][41].CLK
clk => delay_signals[1][42].CLK
clk => delay_signals[1][43].CLK
clk => delay_signals[1][44].CLK
clk => delay_signals[1][45].CLK
clk => delay_signals[1][46].CLK
clk => delay_signals[1][47].CLK
clk => delay_signals[1][48].CLK
clk => delay_signals[1][49].CLK
clk => delay_signals[1][50].CLK
clk => delay_signals[1][51].CLK
clk => delay_signals[1][52].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[2][24].CLK
clk => delay_signals[2][25].CLK
clk => delay_signals[2][26].CLK
clk => delay_signals[2][27].CLK
clk => delay_signals[2][28].CLK
clk => delay_signals[2][29].CLK
clk => delay_signals[2][30].CLK
clk => delay_signals[2][31].CLK
clk => delay_signals[2][32].CLK
clk => delay_signals[2][33].CLK
clk => delay_signals[2][34].CLK
clk => delay_signals[2][35].CLK
clk => delay_signals[2][36].CLK
clk => delay_signals[2][37].CLK
clk => delay_signals[2][38].CLK
clk => delay_signals[2][39].CLK
clk => delay_signals[2][40].CLK
clk => delay_signals[2][41].CLK
clk => delay_signals[2][42].CLK
clk => delay_signals[2][43].CLK
clk => delay_signals[2][44].CLK
clk => delay_signals[2][45].CLK
clk => delay_signals[2][46].CLK
clk => delay_signals[2][47].CLK
clk => delay_signals[2][48].CLK
clk => delay_signals[2][49].CLK
clk => delay_signals[2][50].CLK
clk => delay_signals[2][51].CLK
clk => delay_signals[2][52].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
clk => delay_signals[3][23].CLK
clk => delay_signals[3][24].CLK
clk => delay_signals[3][25].CLK
clk => delay_signals[3][26].CLK
clk => delay_signals[3][27].CLK
clk => delay_signals[3][28].CLK
clk => delay_signals[3][29].CLK
clk => delay_signals[3][30].CLK
clk => delay_signals[3][31].CLK
clk => delay_signals[3][32].CLK
clk => delay_signals[3][33].CLK
clk => delay_signals[3][34].CLK
clk => delay_signals[3][35].CLK
clk => delay_signals[3][36].CLK
clk => delay_signals[3][37].CLK
clk => delay_signals[3][38].CLK
clk => delay_signals[3][39].CLK
clk => delay_signals[3][40].CLK
clk => delay_signals[3][41].CLK
clk => delay_signals[3][42].CLK
clk => delay_signals[3][43].CLK
clk => delay_signals[3][44].CLK
clk => delay_signals[3][45].CLK
clk => delay_signals[3][46].CLK
clk => delay_signals[3][47].CLK
clk => delay_signals[3][48].CLK
clk => delay_signals[3][49].CLK
clk => delay_signals[3][50].CLK
clk => delay_signals[3][51].CLK
clk => delay_signals[3][52].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
aclr => delay_signals[3][23].ACLR
aclr => delay_signals[3][24].ACLR
aclr => delay_signals[3][25].ACLR
aclr => delay_signals[3][26].ACLR
aclr => delay_signals[3][27].ACLR
aclr => delay_signals[3][28].ACLR
aclr => delay_signals[3][29].ACLR
aclr => delay_signals[3][30].ACLR
aclr => delay_signals[3][31].ACLR
aclr => delay_signals[3][32].ACLR
aclr => delay_signals[3][33].ACLR
aclr => delay_signals[3][34].ACLR
aclr => delay_signals[3][35].ACLR
aclr => delay_signals[3][36].ACLR
aclr => delay_signals[3][37].ACLR
aclr => delay_signals[3][38].ACLR
aclr => delay_signals[3][39].ACLR
aclr => delay_signals[3][40].ACLR
aclr => delay_signals[3][41].ACLR
aclr => delay_signals[3][42].ACLR
aclr => delay_signals[3][43].ACLR
aclr => delay_signals[3][44].ACLR
aclr => delay_signals[3][45].ACLR
aclr => delay_signals[3][46].ACLR
aclr => delay_signals[3][47].ACLR
aclr => delay_signals[3][48].ACLR
aclr => delay_signals[3][49].ACLR
aclr => delay_signals[3][50].ACLR
aclr => delay_signals[3][51].ACLR
aclr => delay_signals[3][52].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[2][24].ACLR
aclr => delay_signals[2][25].ACLR
aclr => delay_signals[2][26].ACLR
aclr => delay_signals[2][27].ACLR
aclr => delay_signals[2][28].ACLR
aclr => delay_signals[2][29].ACLR
aclr => delay_signals[2][30].ACLR
aclr => delay_signals[2][31].ACLR
aclr => delay_signals[2][32].ACLR
aclr => delay_signals[2][33].ACLR
aclr => delay_signals[2][34].ACLR
aclr => delay_signals[2][35].ACLR
aclr => delay_signals[2][36].ACLR
aclr => delay_signals[2][37].ACLR
aclr => delay_signals[2][38].ACLR
aclr => delay_signals[2][39].ACLR
aclr => delay_signals[2][40].ACLR
aclr => delay_signals[2][41].ACLR
aclr => delay_signals[2][42].ACLR
aclr => delay_signals[2][43].ACLR
aclr => delay_signals[2][44].ACLR
aclr => delay_signals[2][45].ACLR
aclr => delay_signals[2][46].ACLR
aclr => delay_signals[2][47].ACLR
aclr => delay_signals[2][48].ACLR
aclr => delay_signals[2][49].ACLR
aclr => delay_signals[2][50].ACLR
aclr => delay_signals[2][51].ACLR
aclr => delay_signals[2][52].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
aclr => delay_signals[1][32].ACLR
aclr => delay_signals[1][33].ACLR
aclr => delay_signals[1][34].ACLR
aclr => delay_signals[1][35].ACLR
aclr => delay_signals[1][36].ACLR
aclr => delay_signals[1][37].ACLR
aclr => delay_signals[1][38].ACLR
aclr => delay_signals[1][39].ACLR
aclr => delay_signals[1][40].ACLR
aclr => delay_signals[1][41].ACLR
aclr => delay_signals[1][42].ACLR
aclr => delay_signals[1][43].ACLR
aclr => delay_signals[1][44].ACLR
aclr => delay_signals[1][45].ACLR
aclr => delay_signals[1][46].ACLR
aclr => delay_signals[1][47].ACLR
aclr => delay_signals[1][48].ACLR
aclr => delay_signals[1][49].ACLR
aclr => delay_signals[1][50].ACLR
aclr => delay_signals[1][51].ACLR
aclr => delay_signals[1][52].ACLR
ena => delay_signals[3][52].ENA
ena => delay_signals[3][51].ENA
ena => delay_signals[3][50].ENA
ena => delay_signals[3][49].ENA
ena => delay_signals[3][48].ENA
ena => delay_signals[3][47].ENA
ena => delay_signals[3][46].ENA
ena => delay_signals[3][45].ENA
ena => delay_signals[3][44].ENA
ena => delay_signals[3][43].ENA
ena => delay_signals[3][42].ENA
ena => delay_signals[3][41].ENA
ena => delay_signals[3][40].ENA
ena => delay_signals[3][39].ENA
ena => delay_signals[3][38].ENA
ena => delay_signals[3][37].ENA
ena => delay_signals[3][36].ENA
ena => delay_signals[3][35].ENA
ena => delay_signals[3][34].ENA
ena => delay_signals[3][33].ENA
ena => delay_signals[3][32].ENA
ena => delay_signals[3][31].ENA
ena => delay_signals[3][30].ENA
ena => delay_signals[3][29].ENA
ena => delay_signals[3][28].ENA
ena => delay_signals[3][27].ENA
ena => delay_signals[3][26].ENA
ena => delay_signals[3][25].ENA
ena => delay_signals[3][24].ENA
ena => delay_signals[3][23].ENA
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][52].ENA
ena => delay_signals[2][51].ENA
ena => delay_signals[2][50].ENA
ena => delay_signals[2][49].ENA
ena => delay_signals[2][48].ENA
ena => delay_signals[2][47].ENA
ena => delay_signals[2][46].ENA
ena => delay_signals[2][45].ENA
ena => delay_signals[2][44].ENA
ena => delay_signals[2][43].ENA
ena => delay_signals[2][42].ENA
ena => delay_signals[2][41].ENA
ena => delay_signals[2][40].ENA
ena => delay_signals[2][39].ENA
ena => delay_signals[2][38].ENA
ena => delay_signals[2][37].ENA
ena => delay_signals[2][36].ENA
ena => delay_signals[2][35].ENA
ena => delay_signals[2][34].ENA
ena => delay_signals[2][33].ENA
ena => delay_signals[2][32].ENA
ena => delay_signals[2][31].ENA
ena => delay_signals[2][30].ENA
ena => delay_signals[2][29].ENA
ena => delay_signals[2][28].ENA
ena => delay_signals[2][27].ENA
ena => delay_signals[2][26].ENA
ena => delay_signals[2][25].ENA
ena => delay_signals[2][24].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][52].ENA
ena => delay_signals[1][51].ENA
ena => delay_signals[1][50].ENA
ena => delay_signals[1][49].ENA
ena => delay_signals[1][48].ENA
ena => delay_signals[1][47].ENA
ena => delay_signals[1][46].ENA
ena => delay_signals[1][45].ENA
ena => delay_signals[1][44].ENA
ena => delay_signals[1][43].ENA
ena => delay_signals[1][42].ENA
ena => delay_signals[1][41].ENA
ena => delay_signals[1][40].ENA
ena => delay_signals[1][39].ENA
ena => delay_signals[1][38].ENA
ena => delay_signals[1][37].ENA
ena => delay_signals[1][36].ENA
ena => delay_signals[1][35].ENA
ena => delay_signals[1][34].ENA
ena => delay_signals[1][33].ENA
ena => delay_signals[1][32].ENA
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xin[23] => delay_signals[3][23].DATAIN
xin[24] => delay_signals[3][24].DATAIN
xin[25] => delay_signals[3][25].DATAIN
xin[26] => delay_signals[3][26].DATAIN
xin[27] => delay_signals[3][27].DATAIN
xin[28] => delay_signals[3][28].DATAIN
xin[29] => delay_signals[3][29].DATAIN
xin[30] => delay_signals[3][30].DATAIN
xin[31] => delay_signals[3][31].DATAIN
xin[32] => delay_signals[3][32].DATAIN
xin[33] => delay_signals[3][33].DATAIN
xin[34] => delay_signals[3][34].DATAIN
xin[35] => delay_signals[3][35].DATAIN
xin[36] => delay_signals[3][36].DATAIN
xin[37] => delay_signals[3][37].DATAIN
xin[38] => delay_signals[3][38].DATAIN
xin[39] => delay_signals[3][39].DATAIN
xin[40] => delay_signals[3][40].DATAIN
xin[41] => delay_signals[3][41].DATAIN
xin[42] => delay_signals[3][42].DATAIN
xin[43] => delay_signals[3][43].DATAIN
xin[44] => delay_signals[3][44].DATAIN
xin[45] => delay_signals[3][45].DATAIN
xin[46] => delay_signals[3][46].DATAIN
xin[47] => delay_signals[3][47].DATAIN
xin[48] => delay_signals[3][48].DATAIN
xin[49] => delay_signals[3][49].DATAIN
xin[50] => delay_signals[3][50].DATAIN
xin[51] => delay_signals[3][51].DATAIN
xin[52] => delay_signals[3][52].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist32_fracPostRndFT_uid159_block_rsrvd_fix_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist38_expPostRndF_uid115_block_rsrvd_fix_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist39_expPostRndF_uid115_block_rsrvd_fix_b_5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_mem_dmem
wren_a => altsyncram_8uo3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8uo3:auto_generated.data_a[0]
data_a[1] => altsyncram_8uo3:auto_generated.data_a[1]
data_a[2] => altsyncram_8uo3:auto_generated.data_a[2]
data_a[3] => altsyncram_8uo3:auto_generated.data_a[3]
data_a[4] => altsyncram_8uo3:auto_generated.data_a[4]
data_a[5] => altsyncram_8uo3:auto_generated.data_a[5]
data_a[6] => altsyncram_8uo3:auto_generated.data_a[6]
data_a[7] => altsyncram_8uo3:auto_generated.data_a[7]
data_a[8] => altsyncram_8uo3:auto_generated.data_a[8]
data_a[9] => altsyncram_8uo3:auto_generated.data_a[9]
data_a[10] => altsyncram_8uo3:auto_generated.data_a[10]
data_a[11] => altsyncram_8uo3:auto_generated.data_a[11]
data_a[12] => altsyncram_8uo3:auto_generated.data_a[12]
data_a[13] => altsyncram_8uo3:auto_generated.data_a[13]
data_a[14] => altsyncram_8uo3:auto_generated.data_a[14]
data_a[15] => altsyncram_8uo3:auto_generated.data_a[15]
data_a[16] => altsyncram_8uo3:auto_generated.data_a[16]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
address_a[0] => altsyncram_8uo3:auto_generated.address_a[0]
address_a[1] => altsyncram_8uo3:auto_generated.address_a[1]
address_a[2] => altsyncram_8uo3:auto_generated.address_a[2]
address_a[3] => altsyncram_8uo3:auto_generated.address_a[3]
address_b[0] => altsyncram_8uo3:auto_generated.address_b[0]
address_b[1] => altsyncram_8uo3:auto_generated.address_b[1]
address_b[2] => altsyncram_8uo3:auto_generated.address_b[2]
address_b[3] => altsyncram_8uo3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8uo3:auto_generated.clock0
clock1 => altsyncram_8uo3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_8uo3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_8uo3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_b[0] <= altsyncram_8uo3:auto_generated.q_b[0]
q_b[1] <= altsyncram_8uo3:auto_generated.q_b[1]
q_b[2] <= altsyncram_8uo3:auto_generated.q_b[2]
q_b[3] <= altsyncram_8uo3:auto_generated.q_b[3]
q_b[4] <= altsyncram_8uo3:auto_generated.q_b[4]
q_b[5] <= altsyncram_8uo3:auto_generated.q_b[5]
q_b[6] <= altsyncram_8uo3:auto_generated.q_b[6]
q_b[7] <= altsyncram_8uo3:auto_generated.q_b[7]
q_b[8] <= altsyncram_8uo3:auto_generated.q_b[8]
q_b[9] <= altsyncram_8uo3:auto_generated.q_b[9]
q_b[10] <= altsyncram_8uo3:auto_generated.q_b[10]
q_b[11] <= altsyncram_8uo3:auto_generated.q_b[11]
q_b[12] <= altsyncram_8uo3:auto_generated.q_b[12]
q_b[13] <= altsyncram_8uo3:auto_generated.q_b[13]
q_b[14] <= altsyncram_8uo3:auto_generated.q_b[14]
q_b[15] <= altsyncram_8uo3:auto_generated.q_b[15]
q_b[16] <= altsyncram_8uo3:auto_generated.q_b[16]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:redist1_qDivProd_uid127_block_rsrvd_fix_bs8_b_15_mem_dmem|altsyncram_8uo3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist12_vStage_uid483_lzFracWfP1_uid118_block_rsrvd_fix_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist37_ofracPostRndF_uid117_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[0][53].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[0][53].ACLR
ena => delay_signals[0][53].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xin[53] => delay_signals[0][53].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE
xout[53] <= delay_signals[0][53].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist13_vCount_uid481_lzFracWfP1_uid118_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist11_vCount_uid489_lzFracWfP1_uid118_block_rsrvd_fix_q_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im24_component
dataa[0] => mult_40u:auto_generated.dataa[0]
dataa[1] => mult_40u:auto_generated.dataa[1]
dataa[2] => mult_40u:auto_generated.dataa[2]
dataa[3] => mult_40u:auto_generated.dataa[3]
dataa[4] => mult_40u:auto_generated.dataa[4]
dataa[5] => mult_40u:auto_generated.dataa[5]
dataa[6] => mult_40u:auto_generated.dataa[6]
dataa[7] => mult_40u:auto_generated.dataa[7]
dataa[8] => mult_40u:auto_generated.dataa[8]
dataa[9] => mult_40u:auto_generated.dataa[9]
dataa[10] => mult_40u:auto_generated.dataa[10]
dataa[11] => mult_40u:auto_generated.dataa[11]
dataa[12] => mult_40u:auto_generated.dataa[12]
dataa[13] => mult_40u:auto_generated.dataa[13]
dataa[14] => mult_40u:auto_generated.dataa[14]
dataa[15] => mult_40u:auto_generated.dataa[15]
dataa[16] => mult_40u:auto_generated.dataa[16]
dataa[17] => mult_40u:auto_generated.dataa[17]
datab[0] => mult_40u:auto_generated.datab[0]
datab[1] => mult_40u:auto_generated.datab[1]
datab[2] => mult_40u:auto_generated.datab[2]
datab[3] => mult_40u:auto_generated.datab[3]
datab[4] => mult_40u:auto_generated.datab[4]
datab[5] => mult_40u:auto_generated.datab[5]
datab[6] => mult_40u:auto_generated.datab[6]
datab[7] => mult_40u:auto_generated.datab[7]
datab[8] => mult_40u:auto_generated.datab[8]
datab[9] => mult_40u:auto_generated.datab[9]
datab[10] => mult_40u:auto_generated.datab[10]
datab[11] => mult_40u:auto_generated.datab[11]
datab[12] => mult_40u:auto_generated.datab[12]
datab[13] => mult_40u:auto_generated.datab[13]
datab[14] => mult_40u:auto_generated.datab[14]
datab[15] => mult_40u:auto_generated.datab[15]
datab[16] => mult_40u:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_40u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_40u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_40u:auto_generated.result[0]
result[1] <= mult_40u:auto_generated.result[1]
result[2] <= mult_40u:auto_generated.result[2]
result[3] <= mult_40u:auto_generated.result[3]
result[4] <= mult_40u:auto_generated.result[4]
result[5] <= mult_40u:auto_generated.result[5]
result[6] <= mult_40u:auto_generated.result[6]
result[7] <= mult_40u:auto_generated.result[7]
result[8] <= mult_40u:auto_generated.result[8]
result[9] <= mult_40u:auto_generated.result[9]
result[10] <= mult_40u:auto_generated.result[10]
result[11] <= mult_40u:auto_generated.result[11]
result[12] <= mult_40u:auto_generated.result[12]
result[13] <= mult_40u:auto_generated.result[13]
result[14] <= mult_40u:auto_generated.result[14]
result[15] <= mult_40u:auto_generated.result[15]
result[16] <= mult_40u:auto_generated.result[16]
result[17] <= mult_40u:auto_generated.result[17]
result[18] <= mult_40u:auto_generated.result[18]
result[19] <= mult_40u:auto_generated.result[19]
result[20] <= mult_40u:auto_generated.result[20]
result[21] <= mult_40u:auto_generated.result[21]
result[22] <= mult_40u:auto_generated.result[22]
result[23] <= mult_40u:auto_generated.result[23]
result[24] <= mult_40u:auto_generated.result[24]
result[25] <= mult_40u:auto_generated.result[25]
result[26] <= mult_40u:auto_generated.result[26]
result[27] <= mult_40u:auto_generated.result[27]
result[28] <= mult_40u:auto_generated.result[28]
result[29] <= mult_40u:auto_generated.result[29]
result[30] <= mult_40u:auto_generated.result[30]
result[31] <= mult_40u:auto_generated.result[31]
result[32] <= mult_40u:auto_generated.result[32]
result[33] <= mult_40u:auto_generated.result[33]
result[34] <= mult_40u:auto_generated.result[34]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im24_component|mult_40u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist0_qDivProd_uid127_block_rsrvd_fix_im24_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_mem_dmem
wren_a => altsyncram_auo3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_auo3:auto_generated.data_a[0]
data_a[1] => altsyncram_auo3:auto_generated.data_a[1]
data_a[2] => altsyncram_auo3:auto_generated.data_a[2]
data_a[3] => altsyncram_auo3:auto_generated.data_a[3]
data_a[4] => altsyncram_auo3:auto_generated.data_a[4]
data_a[5] => altsyncram_auo3:auto_generated.data_a[5]
data_a[6] => altsyncram_auo3:auto_generated.data_a[6]
data_a[7] => altsyncram_auo3:auto_generated.data_a[7]
data_a[8] => altsyncram_auo3:auto_generated.data_a[8]
data_a[9] => altsyncram_auo3:auto_generated.data_a[9]
data_a[10] => altsyncram_auo3:auto_generated.data_a[10]
data_a[11] => altsyncram_auo3:auto_generated.data_a[11]
data_a[12] => altsyncram_auo3:auto_generated.data_a[12]
data_a[13] => altsyncram_auo3:auto_generated.data_a[13]
data_a[14] => altsyncram_auo3:auto_generated.data_a[14]
data_a[15] => altsyncram_auo3:auto_generated.data_a[15]
data_a[16] => altsyncram_auo3:auto_generated.data_a[16]
data_a[17] => altsyncram_auo3:auto_generated.data_a[17]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
address_a[0] => altsyncram_auo3:auto_generated.address_a[0]
address_a[1] => altsyncram_auo3:auto_generated.address_a[1]
address_a[2] => altsyncram_auo3:auto_generated.address_a[2]
address_a[3] => altsyncram_auo3:auto_generated.address_a[3]
address_b[0] => altsyncram_auo3:auto_generated.address_b[0]
address_b[1] => altsyncram_auo3:auto_generated.address_b[1]
address_b[2] => altsyncram_auo3:auto_generated.address_b[2]
address_b[3] => altsyncram_auo3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_auo3:auto_generated.clock0
clock1 => altsyncram_auo3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_auo3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_auo3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_b[0] <= altsyncram_auo3:auto_generated.q_b[0]
q_b[1] <= altsyncram_auo3:auto_generated.q_b[1]
q_b[2] <= altsyncram_auo3:auto_generated.q_b[2]
q_b[3] <= altsyncram_auo3:auto_generated.q_b[3]
q_b[4] <= altsyncram_auo3:auto_generated.q_b[4]
q_b[5] <= altsyncram_auo3:auto_generated.q_b[5]
q_b[6] <= altsyncram_auo3:auto_generated.q_b[6]
q_b[7] <= altsyncram_auo3:auto_generated.q_b[7]
q_b[8] <= altsyncram_auo3:auto_generated.q_b[8]
q_b[9] <= altsyncram_auo3:auto_generated.q_b[9]
q_b[10] <= altsyncram_auo3:auto_generated.q_b[10]
q_b[11] <= altsyncram_auo3:auto_generated.q_b[11]
q_b[12] <= altsyncram_auo3:auto_generated.q_b[12]
q_b[13] <= altsyncram_auo3:auto_generated.q_b[13]
q_b[14] <= altsyncram_auo3:auto_generated.q_b[14]
q_b[15] <= altsyncram_auo3:auto_generated.q_b[15]
q_b[16] <= altsyncram_auo3:auto_generated.q_b[16]
q_b[17] <= altsyncram_auo3:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:redist3_qDivProd_uid127_block_rsrvd_fix_bs2_b_15_mem_dmem|altsyncram_auo3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im21_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im21_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im6_component
dataa[0] => mult_40u:auto_generated.dataa[0]
dataa[1] => mult_40u:auto_generated.dataa[1]
dataa[2] => mult_40u:auto_generated.dataa[2]
dataa[3] => mult_40u:auto_generated.dataa[3]
dataa[4] => mult_40u:auto_generated.dataa[4]
dataa[5] => mult_40u:auto_generated.dataa[5]
dataa[6] => mult_40u:auto_generated.dataa[6]
dataa[7] => mult_40u:auto_generated.dataa[7]
dataa[8] => mult_40u:auto_generated.dataa[8]
dataa[9] => mult_40u:auto_generated.dataa[9]
dataa[10] => mult_40u:auto_generated.dataa[10]
dataa[11] => mult_40u:auto_generated.dataa[11]
dataa[12] => mult_40u:auto_generated.dataa[12]
dataa[13] => mult_40u:auto_generated.dataa[13]
dataa[14] => mult_40u:auto_generated.dataa[14]
dataa[15] => mult_40u:auto_generated.dataa[15]
dataa[16] => mult_40u:auto_generated.dataa[16]
dataa[17] => mult_40u:auto_generated.dataa[17]
datab[0] => mult_40u:auto_generated.datab[0]
datab[1] => mult_40u:auto_generated.datab[1]
datab[2] => mult_40u:auto_generated.datab[2]
datab[3] => mult_40u:auto_generated.datab[3]
datab[4] => mult_40u:auto_generated.datab[4]
datab[5] => mult_40u:auto_generated.datab[5]
datab[6] => mult_40u:auto_generated.datab[6]
datab[7] => mult_40u:auto_generated.datab[7]
datab[8] => mult_40u:auto_generated.datab[8]
datab[9] => mult_40u:auto_generated.datab[9]
datab[10] => mult_40u:auto_generated.datab[10]
datab[11] => mult_40u:auto_generated.datab[11]
datab[12] => mult_40u:auto_generated.datab[12]
datab[13] => mult_40u:auto_generated.datab[13]
datab[14] => mult_40u:auto_generated.datab[14]
datab[15] => mult_40u:auto_generated.datab[15]
datab[16] => mult_40u:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_40u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_40u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_40u:auto_generated.result[0]
result[1] <= mult_40u:auto_generated.result[1]
result[2] <= mult_40u:auto_generated.result[2]
result[3] <= mult_40u:auto_generated.result[3]
result[4] <= mult_40u:auto_generated.result[4]
result[5] <= mult_40u:auto_generated.result[5]
result[6] <= mult_40u:auto_generated.result[6]
result[7] <= mult_40u:auto_generated.result[7]
result[8] <= mult_40u:auto_generated.result[8]
result[9] <= mult_40u:auto_generated.result[9]
result[10] <= mult_40u:auto_generated.result[10]
result[11] <= mult_40u:auto_generated.result[11]
result[12] <= mult_40u:auto_generated.result[12]
result[13] <= mult_40u:auto_generated.result[13]
result[14] <= mult_40u:auto_generated.result[14]
result[15] <= mult_40u:auto_generated.result[15]
result[16] <= mult_40u:auto_generated.result[16]
result[17] <= mult_40u:auto_generated.result[17]
result[18] <= mult_40u:auto_generated.result[18]
result[19] <= mult_40u:auto_generated.result[19]
result[20] <= mult_40u:auto_generated.result[20]
result[21] <= mult_40u:auto_generated.result[21]
result[22] <= mult_40u:auto_generated.result[22]
result[23] <= mult_40u:auto_generated.result[23]
result[24] <= mult_40u:auto_generated.result[24]
result[25] <= mult_40u:auto_generated.result[25]
result[26] <= mult_40u:auto_generated.result[26]
result[27] <= mult_40u:auto_generated.result[27]
result[28] <= mult_40u:auto_generated.result[28]
result[29] <= mult_40u:auto_generated.result[29]
result[30] <= mult_40u:auto_generated.result[30]
result[31] <= mult_40u:auto_generated.result[31]
result[32] <= mult_40u:auto_generated.result[32]
result[33] <= mult_40u:auto_generated.result[33]
result[34] <= mult_40u:auto_generated.result[34]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im6_component|mult_40u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im12_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im12_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_mem_dmem
wren_a => altsyncram_auo3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_auo3:auto_generated.data_a[0]
data_a[1] => altsyncram_auo3:auto_generated.data_a[1]
data_a[2] => altsyncram_auo3:auto_generated.data_a[2]
data_a[3] => altsyncram_auo3:auto_generated.data_a[3]
data_a[4] => altsyncram_auo3:auto_generated.data_a[4]
data_a[5] => altsyncram_auo3:auto_generated.data_a[5]
data_a[6] => altsyncram_auo3:auto_generated.data_a[6]
data_a[7] => altsyncram_auo3:auto_generated.data_a[7]
data_a[8] => altsyncram_auo3:auto_generated.data_a[8]
data_a[9] => altsyncram_auo3:auto_generated.data_a[9]
data_a[10] => altsyncram_auo3:auto_generated.data_a[10]
data_a[11] => altsyncram_auo3:auto_generated.data_a[11]
data_a[12] => altsyncram_auo3:auto_generated.data_a[12]
data_a[13] => altsyncram_auo3:auto_generated.data_a[13]
data_a[14] => altsyncram_auo3:auto_generated.data_a[14]
data_a[15] => altsyncram_auo3:auto_generated.data_a[15]
data_a[16] => altsyncram_auo3:auto_generated.data_a[16]
data_a[17] => altsyncram_auo3:auto_generated.data_a[17]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
address_a[0] => altsyncram_auo3:auto_generated.address_a[0]
address_a[1] => altsyncram_auo3:auto_generated.address_a[1]
address_a[2] => altsyncram_auo3:auto_generated.address_a[2]
address_a[3] => altsyncram_auo3:auto_generated.address_a[3]
address_b[0] => altsyncram_auo3:auto_generated.address_b[0]
address_b[1] => altsyncram_auo3:auto_generated.address_b[1]
address_b[2] => altsyncram_auo3:auto_generated.address_b[2]
address_b[3] => altsyncram_auo3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_auo3:auto_generated.clock0
clock1 => altsyncram_auo3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_auo3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_auo3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_b[0] <= altsyncram_auo3:auto_generated.q_b[0]
q_b[1] <= altsyncram_auo3:auto_generated.q_b[1]
q_b[2] <= altsyncram_auo3:auto_generated.q_b[2]
q_b[3] <= altsyncram_auo3:auto_generated.q_b[3]
q_b[4] <= altsyncram_auo3:auto_generated.q_b[4]
q_b[5] <= altsyncram_auo3:auto_generated.q_b[5]
q_b[6] <= altsyncram_auo3:auto_generated.q_b[6]
q_b[7] <= altsyncram_auo3:auto_generated.q_b[7]
q_b[8] <= altsyncram_auo3:auto_generated.q_b[8]
q_b[9] <= altsyncram_auo3:auto_generated.q_b[9]
q_b[10] <= altsyncram_auo3:auto_generated.q_b[10]
q_b[11] <= altsyncram_auo3:auto_generated.q_b[11]
q_b[12] <= altsyncram_auo3:auto_generated.q_b[12]
q_b[13] <= altsyncram_auo3:auto_generated.q_b[13]
q_b[14] <= altsyncram_auo3:auto_generated.q_b[14]
q_b[15] <= altsyncram_auo3:auto_generated.q_b[15]
q_b[16] <= altsyncram_auo3:auto_generated.q_b[16]
q_b[17] <= altsyncram_auo3:auto_generated.q_b[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|altsyncram:redist2_qDivProd_uid127_block_rsrvd_fix_bs5_b_15_mem_dmem|altsyncram_auo3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im3_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im3_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im9_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im9_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im15_component
dataa[0] => mult_40u:auto_generated.dataa[0]
dataa[1] => mult_40u:auto_generated.dataa[1]
dataa[2] => mult_40u:auto_generated.dataa[2]
dataa[3] => mult_40u:auto_generated.dataa[3]
dataa[4] => mult_40u:auto_generated.dataa[4]
dataa[5] => mult_40u:auto_generated.dataa[5]
dataa[6] => mult_40u:auto_generated.dataa[6]
dataa[7] => mult_40u:auto_generated.dataa[7]
dataa[8] => mult_40u:auto_generated.dataa[8]
dataa[9] => mult_40u:auto_generated.dataa[9]
dataa[10] => mult_40u:auto_generated.dataa[10]
dataa[11] => mult_40u:auto_generated.dataa[11]
dataa[12] => mult_40u:auto_generated.dataa[12]
dataa[13] => mult_40u:auto_generated.dataa[13]
dataa[14] => mult_40u:auto_generated.dataa[14]
dataa[15] => mult_40u:auto_generated.dataa[15]
dataa[16] => mult_40u:auto_generated.dataa[16]
dataa[17] => mult_40u:auto_generated.dataa[17]
datab[0] => mult_40u:auto_generated.datab[0]
datab[1] => mult_40u:auto_generated.datab[1]
datab[2] => mult_40u:auto_generated.datab[2]
datab[3] => mult_40u:auto_generated.datab[3]
datab[4] => mult_40u:auto_generated.datab[4]
datab[5] => mult_40u:auto_generated.datab[5]
datab[6] => mult_40u:auto_generated.datab[6]
datab[7] => mult_40u:auto_generated.datab[7]
datab[8] => mult_40u:auto_generated.datab[8]
datab[9] => mult_40u:auto_generated.datab[9]
datab[10] => mult_40u:auto_generated.datab[10]
datab[11] => mult_40u:auto_generated.datab[11]
datab[12] => mult_40u:auto_generated.datab[12]
datab[13] => mult_40u:auto_generated.datab[13]
datab[14] => mult_40u:auto_generated.datab[14]
datab[15] => mult_40u:auto_generated.datab[15]
datab[16] => mult_40u:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_40u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_40u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_40u:auto_generated.result[0]
result[1] <= mult_40u:auto_generated.result[1]
result[2] <= mult_40u:auto_generated.result[2]
result[3] <= mult_40u:auto_generated.result[3]
result[4] <= mult_40u:auto_generated.result[4]
result[5] <= mult_40u:auto_generated.result[5]
result[6] <= mult_40u:auto_generated.result[6]
result[7] <= mult_40u:auto_generated.result[7]
result[8] <= mult_40u:auto_generated.result[8]
result[9] <= mult_40u:auto_generated.result[9]
result[10] <= mult_40u:auto_generated.result[10]
result[11] <= mult_40u:auto_generated.result[11]
result[12] <= mult_40u:auto_generated.result[12]
result[13] <= mult_40u:auto_generated.result[13]
result[14] <= mult_40u:auto_generated.result[14]
result[15] <= mult_40u:auto_generated.result[15]
result[16] <= mult_40u:auto_generated.result[16]
result[17] <= mult_40u:auto_generated.result[17]
result[18] <= mult_40u:auto_generated.result[18]
result[19] <= mult_40u:auto_generated.result[19]
result[20] <= mult_40u:auto_generated.result[20]
result[21] <= mult_40u:auto_generated.result[21]
result[22] <= mult_40u:auto_generated.result[22]
result[23] <= mult_40u:auto_generated.result[23]
result[24] <= mult_40u:auto_generated.result[24]
result[25] <= mult_40u:auto_generated.result[25]
result[26] <= mult_40u:auto_generated.result[26]
result[27] <= mult_40u:auto_generated.result[27]
result[28] <= mult_40u:auto_generated.result[28]
result[29] <= mult_40u:auto_generated.result[29]
result[30] <= mult_40u:auto_generated.result[30]
result[31] <= mult_40u:auto_generated.result[31]
result[32] <= mult_40u:auto_generated.result[32]
result[33] <= mult_40u:auto_generated.result[33]
result[34] <= mult_40u:auto_generated.result[34]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im15_component|mult_40u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im18_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im18_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im0_component
dataa[0] => mult_60u:auto_generated.dataa[0]
dataa[1] => mult_60u:auto_generated.dataa[1]
dataa[2] => mult_60u:auto_generated.dataa[2]
dataa[3] => mult_60u:auto_generated.dataa[3]
dataa[4] => mult_60u:auto_generated.dataa[4]
dataa[5] => mult_60u:auto_generated.dataa[5]
dataa[6] => mult_60u:auto_generated.dataa[6]
dataa[7] => mult_60u:auto_generated.dataa[7]
dataa[8] => mult_60u:auto_generated.dataa[8]
dataa[9] => mult_60u:auto_generated.dataa[9]
dataa[10] => mult_60u:auto_generated.dataa[10]
dataa[11] => mult_60u:auto_generated.dataa[11]
dataa[12] => mult_60u:auto_generated.dataa[12]
dataa[13] => mult_60u:auto_generated.dataa[13]
dataa[14] => mult_60u:auto_generated.dataa[14]
dataa[15] => mult_60u:auto_generated.dataa[15]
dataa[16] => mult_60u:auto_generated.dataa[16]
dataa[17] => mult_60u:auto_generated.dataa[17]
datab[0] => mult_60u:auto_generated.datab[0]
datab[1] => mult_60u:auto_generated.datab[1]
datab[2] => mult_60u:auto_generated.datab[2]
datab[3] => mult_60u:auto_generated.datab[3]
datab[4] => mult_60u:auto_generated.datab[4]
datab[5] => mult_60u:auto_generated.datab[5]
datab[6] => mult_60u:auto_generated.datab[6]
datab[7] => mult_60u:auto_generated.datab[7]
datab[8] => mult_60u:auto_generated.datab[8]
datab[9] => mult_60u:auto_generated.datab[9]
datab[10] => mult_60u:auto_generated.datab[10]
datab[11] => mult_60u:auto_generated.datab[11]
datab[12] => mult_60u:auto_generated.datab[12]
datab[13] => mult_60u:auto_generated.datab[13]
datab[14] => mult_60u:auto_generated.datab[14]
datab[15] => mult_60u:auto_generated.datab[15]
datab[16] => mult_60u:auto_generated.datab[16]
datab[17] => mult_60u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_60u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_60u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_60u:auto_generated.result[0]
result[1] <= mult_60u:auto_generated.result[1]
result[2] <= mult_60u:auto_generated.result[2]
result[3] <= mult_60u:auto_generated.result[3]
result[4] <= mult_60u:auto_generated.result[4]
result[5] <= mult_60u:auto_generated.result[5]
result[6] <= mult_60u:auto_generated.result[6]
result[7] <= mult_60u:auto_generated.result[7]
result[8] <= mult_60u:auto_generated.result[8]
result[9] <= mult_60u:auto_generated.result[9]
result[10] <= mult_60u:auto_generated.result[10]
result[11] <= mult_60u:auto_generated.result[11]
result[12] <= mult_60u:auto_generated.result[12]
result[13] <= mult_60u:auto_generated.result[13]
result[14] <= mult_60u:auto_generated.result[14]
result[15] <= mult_60u:auto_generated.result[15]
result[16] <= mult_60u:auto_generated.result[16]
result[17] <= mult_60u:auto_generated.result[17]
result[18] <= mult_60u:auto_generated.result[18]
result[19] <= mult_60u:auto_generated.result[19]
result[20] <= mult_60u:auto_generated.result[20]
result[21] <= mult_60u:auto_generated.result[21]
result[22] <= mult_60u:auto_generated.result[22]
result[23] <= mult_60u:auto_generated.result[23]
result[24] <= mult_60u:auto_generated.result[24]
result[25] <= mult_60u:auto_generated.result[25]
result[26] <= mult_60u:auto_generated.result[26]
result[27] <= mult_60u:auto_generated.result[27]
result[28] <= mult_60u:auto_generated.result[28]
result[29] <= mult_60u:auto_generated.result[29]
result[30] <= mult_60u:auto_generated.result[30]
result[31] <= mult_60u:auto_generated.result[31]
result[32] <= mult_60u:auto_generated.result[32]
result[33] <= mult_60u:auto_generated.result[33]
result[34] <= mult_60u:auto_generated.result[34]
result[35] <= mult_60u:auto_generated.result[35]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|LPM_MULT:qDivProd_uid127_block_rsrvd_fix_im0_component|mult_60u:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist33_qDivProd_opB_uid144_block_rsrvd_fix_b_5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[1][24].CLK
clk => delay_signals[1][25].CLK
clk => delay_signals[1][26].CLK
clk => delay_signals[1][27].CLK
clk => delay_signals[1][28].CLK
clk => delay_signals[1][29].CLK
clk => delay_signals[1][30].CLK
clk => delay_signals[1][31].CLK
clk => delay_signals[1][32].CLK
clk => delay_signals[1][33].CLK
clk => delay_signals[1][34].CLK
clk => delay_signals[1][35].CLK
clk => delay_signals[1][36].CLK
clk => delay_signals[1][37].CLK
clk => delay_signals[1][38].CLK
clk => delay_signals[1][39].CLK
clk => delay_signals[1][40].CLK
clk => delay_signals[1][41].CLK
clk => delay_signals[1][42].CLK
clk => delay_signals[1][43].CLK
clk => delay_signals[1][44].CLK
clk => delay_signals[1][45].CLK
clk => delay_signals[1][46].CLK
clk => delay_signals[1][47].CLK
clk => delay_signals[1][48].CLK
clk => delay_signals[1][49].CLK
clk => delay_signals[1][50].CLK
clk => delay_signals[1][51].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[2][24].CLK
clk => delay_signals[2][25].CLK
clk => delay_signals[2][26].CLK
clk => delay_signals[2][27].CLK
clk => delay_signals[2][28].CLK
clk => delay_signals[2][29].CLK
clk => delay_signals[2][30].CLK
clk => delay_signals[2][31].CLK
clk => delay_signals[2][32].CLK
clk => delay_signals[2][33].CLK
clk => delay_signals[2][34].CLK
clk => delay_signals[2][35].CLK
clk => delay_signals[2][36].CLK
clk => delay_signals[2][37].CLK
clk => delay_signals[2][38].CLK
clk => delay_signals[2][39].CLK
clk => delay_signals[2][40].CLK
clk => delay_signals[2][41].CLK
clk => delay_signals[2][42].CLK
clk => delay_signals[2][43].CLK
clk => delay_signals[2][44].CLK
clk => delay_signals[2][45].CLK
clk => delay_signals[2][46].CLK
clk => delay_signals[2][47].CLK
clk => delay_signals[2][48].CLK
clk => delay_signals[2][49].CLK
clk => delay_signals[2][50].CLK
clk => delay_signals[2][51].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
clk => delay_signals[3][23].CLK
clk => delay_signals[3][24].CLK
clk => delay_signals[3][25].CLK
clk => delay_signals[3][26].CLK
clk => delay_signals[3][27].CLK
clk => delay_signals[3][28].CLK
clk => delay_signals[3][29].CLK
clk => delay_signals[3][30].CLK
clk => delay_signals[3][31].CLK
clk => delay_signals[3][32].CLK
clk => delay_signals[3][33].CLK
clk => delay_signals[3][34].CLK
clk => delay_signals[3][35].CLK
clk => delay_signals[3][36].CLK
clk => delay_signals[3][37].CLK
clk => delay_signals[3][38].CLK
clk => delay_signals[3][39].CLK
clk => delay_signals[3][40].CLK
clk => delay_signals[3][41].CLK
clk => delay_signals[3][42].CLK
clk => delay_signals[3][43].CLK
clk => delay_signals[3][44].CLK
clk => delay_signals[3][45].CLK
clk => delay_signals[3][46].CLK
clk => delay_signals[3][47].CLK
clk => delay_signals[3][48].CLK
clk => delay_signals[3][49].CLK
clk => delay_signals[3][50].CLK
clk => delay_signals[3][51].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
clk => delay_signals[4][2].CLK
clk => delay_signals[4][3].CLK
clk => delay_signals[4][4].CLK
clk => delay_signals[4][5].CLK
clk => delay_signals[4][6].CLK
clk => delay_signals[4][7].CLK
clk => delay_signals[4][8].CLK
clk => delay_signals[4][9].CLK
clk => delay_signals[4][10].CLK
clk => delay_signals[4][11].CLK
clk => delay_signals[4][12].CLK
clk => delay_signals[4][13].CLK
clk => delay_signals[4][14].CLK
clk => delay_signals[4][15].CLK
clk => delay_signals[4][16].CLK
clk => delay_signals[4][17].CLK
clk => delay_signals[4][18].CLK
clk => delay_signals[4][19].CLK
clk => delay_signals[4][20].CLK
clk => delay_signals[4][21].CLK
clk => delay_signals[4][22].CLK
clk => delay_signals[4][23].CLK
clk => delay_signals[4][24].CLK
clk => delay_signals[4][25].CLK
clk => delay_signals[4][26].CLK
clk => delay_signals[4][27].CLK
clk => delay_signals[4][28].CLK
clk => delay_signals[4][29].CLK
clk => delay_signals[4][30].CLK
clk => delay_signals[4][31].CLK
clk => delay_signals[4][32].CLK
clk => delay_signals[4][33].CLK
clk => delay_signals[4][34].CLK
clk => delay_signals[4][35].CLK
clk => delay_signals[4][36].CLK
clk => delay_signals[4][37].CLK
clk => delay_signals[4][38].CLK
clk => delay_signals[4][39].CLK
clk => delay_signals[4][40].CLK
clk => delay_signals[4][41].CLK
clk => delay_signals[4][42].CLK
clk => delay_signals[4][43].CLK
clk => delay_signals[4][44].CLK
clk => delay_signals[4][45].CLK
clk => delay_signals[4][46].CLK
clk => delay_signals[4][47].CLK
clk => delay_signals[4][48].CLK
clk => delay_signals[4][49].CLK
clk => delay_signals[4][50].CLK
clk => delay_signals[4][51].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
aclr => delay_signals[4][2].ACLR
aclr => delay_signals[4][3].ACLR
aclr => delay_signals[4][4].ACLR
aclr => delay_signals[4][5].ACLR
aclr => delay_signals[4][6].ACLR
aclr => delay_signals[4][7].ACLR
aclr => delay_signals[4][8].ACLR
aclr => delay_signals[4][9].ACLR
aclr => delay_signals[4][10].ACLR
aclr => delay_signals[4][11].ACLR
aclr => delay_signals[4][12].ACLR
aclr => delay_signals[4][13].ACLR
aclr => delay_signals[4][14].ACLR
aclr => delay_signals[4][15].ACLR
aclr => delay_signals[4][16].ACLR
aclr => delay_signals[4][17].ACLR
aclr => delay_signals[4][18].ACLR
aclr => delay_signals[4][19].ACLR
aclr => delay_signals[4][20].ACLR
aclr => delay_signals[4][21].ACLR
aclr => delay_signals[4][22].ACLR
aclr => delay_signals[4][23].ACLR
aclr => delay_signals[4][24].ACLR
aclr => delay_signals[4][25].ACLR
aclr => delay_signals[4][26].ACLR
aclr => delay_signals[4][27].ACLR
aclr => delay_signals[4][28].ACLR
aclr => delay_signals[4][29].ACLR
aclr => delay_signals[4][30].ACLR
aclr => delay_signals[4][31].ACLR
aclr => delay_signals[4][32].ACLR
aclr => delay_signals[4][33].ACLR
aclr => delay_signals[4][34].ACLR
aclr => delay_signals[4][35].ACLR
aclr => delay_signals[4][36].ACLR
aclr => delay_signals[4][37].ACLR
aclr => delay_signals[4][38].ACLR
aclr => delay_signals[4][39].ACLR
aclr => delay_signals[4][40].ACLR
aclr => delay_signals[4][41].ACLR
aclr => delay_signals[4][42].ACLR
aclr => delay_signals[4][43].ACLR
aclr => delay_signals[4][44].ACLR
aclr => delay_signals[4][45].ACLR
aclr => delay_signals[4][46].ACLR
aclr => delay_signals[4][47].ACLR
aclr => delay_signals[4][48].ACLR
aclr => delay_signals[4][49].ACLR
aclr => delay_signals[4][50].ACLR
aclr => delay_signals[4][51].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
aclr => delay_signals[3][23].ACLR
aclr => delay_signals[3][24].ACLR
aclr => delay_signals[3][25].ACLR
aclr => delay_signals[3][26].ACLR
aclr => delay_signals[3][27].ACLR
aclr => delay_signals[3][28].ACLR
aclr => delay_signals[3][29].ACLR
aclr => delay_signals[3][30].ACLR
aclr => delay_signals[3][31].ACLR
aclr => delay_signals[3][32].ACLR
aclr => delay_signals[3][33].ACLR
aclr => delay_signals[3][34].ACLR
aclr => delay_signals[3][35].ACLR
aclr => delay_signals[3][36].ACLR
aclr => delay_signals[3][37].ACLR
aclr => delay_signals[3][38].ACLR
aclr => delay_signals[3][39].ACLR
aclr => delay_signals[3][40].ACLR
aclr => delay_signals[3][41].ACLR
aclr => delay_signals[3][42].ACLR
aclr => delay_signals[3][43].ACLR
aclr => delay_signals[3][44].ACLR
aclr => delay_signals[3][45].ACLR
aclr => delay_signals[3][46].ACLR
aclr => delay_signals[3][47].ACLR
aclr => delay_signals[3][48].ACLR
aclr => delay_signals[3][49].ACLR
aclr => delay_signals[3][50].ACLR
aclr => delay_signals[3][51].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[2][24].ACLR
aclr => delay_signals[2][25].ACLR
aclr => delay_signals[2][26].ACLR
aclr => delay_signals[2][27].ACLR
aclr => delay_signals[2][28].ACLR
aclr => delay_signals[2][29].ACLR
aclr => delay_signals[2][30].ACLR
aclr => delay_signals[2][31].ACLR
aclr => delay_signals[2][32].ACLR
aclr => delay_signals[2][33].ACLR
aclr => delay_signals[2][34].ACLR
aclr => delay_signals[2][35].ACLR
aclr => delay_signals[2][36].ACLR
aclr => delay_signals[2][37].ACLR
aclr => delay_signals[2][38].ACLR
aclr => delay_signals[2][39].ACLR
aclr => delay_signals[2][40].ACLR
aclr => delay_signals[2][41].ACLR
aclr => delay_signals[2][42].ACLR
aclr => delay_signals[2][43].ACLR
aclr => delay_signals[2][44].ACLR
aclr => delay_signals[2][45].ACLR
aclr => delay_signals[2][46].ACLR
aclr => delay_signals[2][47].ACLR
aclr => delay_signals[2][48].ACLR
aclr => delay_signals[2][49].ACLR
aclr => delay_signals[2][50].ACLR
aclr => delay_signals[2][51].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[1][24].ACLR
aclr => delay_signals[1][25].ACLR
aclr => delay_signals[1][26].ACLR
aclr => delay_signals[1][27].ACLR
aclr => delay_signals[1][28].ACLR
aclr => delay_signals[1][29].ACLR
aclr => delay_signals[1][30].ACLR
aclr => delay_signals[1][31].ACLR
aclr => delay_signals[1][32].ACLR
aclr => delay_signals[1][33].ACLR
aclr => delay_signals[1][34].ACLR
aclr => delay_signals[1][35].ACLR
aclr => delay_signals[1][36].ACLR
aclr => delay_signals[1][37].ACLR
aclr => delay_signals[1][38].ACLR
aclr => delay_signals[1][39].ACLR
aclr => delay_signals[1][40].ACLR
aclr => delay_signals[1][41].ACLR
aclr => delay_signals[1][42].ACLR
aclr => delay_signals[1][43].ACLR
aclr => delay_signals[1][44].ACLR
aclr => delay_signals[1][45].ACLR
aclr => delay_signals[1][46].ACLR
aclr => delay_signals[1][47].ACLR
aclr => delay_signals[1][48].ACLR
aclr => delay_signals[1][49].ACLR
aclr => delay_signals[1][50].ACLR
aclr => delay_signals[1][51].ACLR
ena => delay_signals[4][51].ENA
ena => delay_signals[4][50].ENA
ena => delay_signals[4][49].ENA
ena => delay_signals[4][48].ENA
ena => delay_signals[4][47].ENA
ena => delay_signals[4][46].ENA
ena => delay_signals[4][45].ENA
ena => delay_signals[4][44].ENA
ena => delay_signals[4][43].ENA
ena => delay_signals[4][42].ENA
ena => delay_signals[4][41].ENA
ena => delay_signals[4][40].ENA
ena => delay_signals[4][39].ENA
ena => delay_signals[4][38].ENA
ena => delay_signals[4][37].ENA
ena => delay_signals[4][36].ENA
ena => delay_signals[4][35].ENA
ena => delay_signals[4][34].ENA
ena => delay_signals[4][33].ENA
ena => delay_signals[4][32].ENA
ena => delay_signals[4][31].ENA
ena => delay_signals[4][30].ENA
ena => delay_signals[4][29].ENA
ena => delay_signals[4][28].ENA
ena => delay_signals[4][27].ENA
ena => delay_signals[4][26].ENA
ena => delay_signals[4][25].ENA
ena => delay_signals[4][24].ENA
ena => delay_signals[4][23].ENA
ena => delay_signals[4][22].ENA
ena => delay_signals[4][21].ENA
ena => delay_signals[4][20].ENA
ena => delay_signals[4][19].ENA
ena => delay_signals[4][18].ENA
ena => delay_signals[4][17].ENA
ena => delay_signals[4][16].ENA
ena => delay_signals[4][15].ENA
ena => delay_signals[4][14].ENA
ena => delay_signals[4][13].ENA
ena => delay_signals[4][12].ENA
ena => delay_signals[4][11].ENA
ena => delay_signals[4][10].ENA
ena => delay_signals[4][9].ENA
ena => delay_signals[4][8].ENA
ena => delay_signals[4][7].ENA
ena => delay_signals[4][6].ENA
ena => delay_signals[4][5].ENA
ena => delay_signals[4][4].ENA
ena => delay_signals[4][3].ENA
ena => delay_signals[4][2].ENA
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][51].ENA
ena => delay_signals[3][50].ENA
ena => delay_signals[3][49].ENA
ena => delay_signals[3][48].ENA
ena => delay_signals[3][47].ENA
ena => delay_signals[3][46].ENA
ena => delay_signals[3][45].ENA
ena => delay_signals[3][44].ENA
ena => delay_signals[3][43].ENA
ena => delay_signals[3][42].ENA
ena => delay_signals[3][41].ENA
ena => delay_signals[3][40].ENA
ena => delay_signals[3][39].ENA
ena => delay_signals[3][38].ENA
ena => delay_signals[3][37].ENA
ena => delay_signals[3][36].ENA
ena => delay_signals[3][35].ENA
ena => delay_signals[3][34].ENA
ena => delay_signals[3][33].ENA
ena => delay_signals[3][32].ENA
ena => delay_signals[3][31].ENA
ena => delay_signals[3][30].ENA
ena => delay_signals[3][29].ENA
ena => delay_signals[3][28].ENA
ena => delay_signals[3][27].ENA
ena => delay_signals[3][26].ENA
ena => delay_signals[3][25].ENA
ena => delay_signals[3][24].ENA
ena => delay_signals[3][23].ENA
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][51].ENA
ena => delay_signals[2][50].ENA
ena => delay_signals[2][49].ENA
ena => delay_signals[2][48].ENA
ena => delay_signals[2][47].ENA
ena => delay_signals[2][46].ENA
ena => delay_signals[2][45].ENA
ena => delay_signals[2][44].ENA
ena => delay_signals[2][43].ENA
ena => delay_signals[2][42].ENA
ena => delay_signals[2][41].ENA
ena => delay_signals[2][40].ENA
ena => delay_signals[2][39].ENA
ena => delay_signals[2][38].ENA
ena => delay_signals[2][37].ENA
ena => delay_signals[2][36].ENA
ena => delay_signals[2][35].ENA
ena => delay_signals[2][34].ENA
ena => delay_signals[2][33].ENA
ena => delay_signals[2][32].ENA
ena => delay_signals[2][31].ENA
ena => delay_signals[2][30].ENA
ena => delay_signals[2][29].ENA
ena => delay_signals[2][28].ENA
ena => delay_signals[2][27].ENA
ena => delay_signals[2][26].ENA
ena => delay_signals[2][25].ENA
ena => delay_signals[2][24].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][51].ENA
ena => delay_signals[1][50].ENA
ena => delay_signals[1][49].ENA
ena => delay_signals[1][48].ENA
ena => delay_signals[1][47].ENA
ena => delay_signals[1][46].ENA
ena => delay_signals[1][45].ENA
ena => delay_signals[1][44].ENA
ena => delay_signals[1][43].ENA
ena => delay_signals[1][42].ENA
ena => delay_signals[1][41].ENA
ena => delay_signals[1][40].ENA
ena => delay_signals[1][39].ENA
ena => delay_signals[1][38].ENA
ena => delay_signals[1][37].ENA
ena => delay_signals[1][36].ENA
ena => delay_signals[1][35].ENA
ena => delay_signals[1][34].ENA
ena => delay_signals[1][33].ENA
ena => delay_signals[1][32].ENA
ena => delay_signals[1][31].ENA
ena => delay_signals[1][30].ENA
ena => delay_signals[1][29].ENA
ena => delay_signals[1][28].ENA
ena => delay_signals[1][27].ENA
ena => delay_signals[1][26].ENA
ena => delay_signals[1][25].ENA
ena => delay_signals[1][24].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xin[2] => delay_signals[4][2].DATAIN
xin[3] => delay_signals[4][3].DATAIN
xin[4] => delay_signals[4][4].DATAIN
xin[5] => delay_signals[4][5].DATAIN
xin[6] => delay_signals[4][6].DATAIN
xin[7] => delay_signals[4][7].DATAIN
xin[8] => delay_signals[4][8].DATAIN
xin[9] => delay_signals[4][9].DATAIN
xin[10] => delay_signals[4][10].DATAIN
xin[11] => delay_signals[4][11].DATAIN
xin[12] => delay_signals[4][12].DATAIN
xin[13] => delay_signals[4][13].DATAIN
xin[14] => delay_signals[4][14].DATAIN
xin[15] => delay_signals[4][15].DATAIN
xin[16] => delay_signals[4][16].DATAIN
xin[17] => delay_signals[4][17].DATAIN
xin[18] => delay_signals[4][18].DATAIN
xin[19] => delay_signals[4][19].DATAIN
xin[20] => delay_signals[4][20].DATAIN
xin[21] => delay_signals[4][21].DATAIN
xin[22] => delay_signals[4][22].DATAIN
xin[23] => delay_signals[4][23].DATAIN
xin[24] => delay_signals[4][24].DATAIN
xin[25] => delay_signals[4][25].DATAIN
xin[26] => delay_signals[4][26].DATAIN
xin[27] => delay_signals[4][27].DATAIN
xin[28] => delay_signals[4][28].DATAIN
xin[29] => delay_signals[4][29].DATAIN
xin[30] => delay_signals[4][30].DATAIN
xin[31] => delay_signals[4][31].DATAIN
xin[32] => delay_signals[4][32].DATAIN
xin[33] => delay_signals[4][33].DATAIN
xin[34] => delay_signals[4][34].DATAIN
xin[35] => delay_signals[4][35].DATAIN
xin[36] => delay_signals[4][36].DATAIN
xin[37] => delay_signals[4][37].DATAIN
xin[38] => delay_signals[4][38].DATAIN
xin[39] => delay_signals[4][39].DATAIN
xin[40] => delay_signals[4][40].DATAIN
xin[41] => delay_signals[4][41].DATAIN
xin[42] => delay_signals[4][42].DATAIN
xin[43] => delay_signals[4][43].DATAIN
xin[44] => delay_signals[4][44].DATAIN
xin[45] => delay_signals[4][45].DATAIN
xin[46] => delay_signals[4][46].DATAIN
xin[47] => delay_signals[4][47].DATAIN
xin[48] => delay_signals[4][48].DATAIN
xin[49] => delay_signals[4][49].DATAIN
xin[50] => delay_signals[4][50].DATAIN
xin[51] => delay_signals[4][51].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist36_expYIncludingSubnormals_uid124_block_rsrvd_fix_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist43_subnormalRes_uid93_block_rsrvd_fix_n_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist35_prodExpPreNorm_uid128_block_rsrvd_fix_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist34_expXIncludingSubnormals_uid140_block_rsrvd_fix_q_6
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
clk => delay_signals[4][2].CLK
clk => delay_signals[4][3].CLK
clk => delay_signals[4][4].CLK
clk => delay_signals[4][5].CLK
clk => delay_signals[4][6].CLK
clk => delay_signals[4][7].CLK
clk => delay_signals[4][8].CLK
clk => delay_signals[4][9].CLK
clk => delay_signals[4][10].CLK
clk => delay_signals[4][11].CLK
clk => delay_signals[4][12].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
aclr => delay_signals[4][2].ACLR
aclr => delay_signals[4][3].ACLR
aclr => delay_signals[4][4].ACLR
aclr => delay_signals[4][5].ACLR
aclr => delay_signals[4][6].ACLR
aclr => delay_signals[4][7].ACLR
aclr => delay_signals[4][8].ACLR
aclr => delay_signals[4][9].ACLR
aclr => delay_signals[4][10].ACLR
aclr => delay_signals[4][11].ACLR
aclr => delay_signals[4][12].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
ena => delay_signals[4][12].ENA
ena => delay_signals[4][11].ENA
ena => delay_signals[4][10].ENA
ena => delay_signals[4][9].ENA
ena => delay_signals[4][8].ENA
ena => delay_signals[4][7].ENA
ena => delay_signals[4][6].ENA
ena => delay_signals[4][5].ENA
ena => delay_signals[4][4].ENA
ena => delay_signals[4][3].ENA
ena => delay_signals[4][2].ENA
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xin[2] => delay_signals[4][2].DATAIN
xin[3] => delay_signals[4][3].DATAIN
xin[4] => delay_signals[4][4].DATAIN
xin[5] => delay_signals[4][5].DATAIN
xin[6] => delay_signals[4][6].DATAIN
xin[7] => delay_signals[4][7].DATAIN
xin[8] => delay_signals[4][8].DATAIN
xin[9] => delay_signals[4][9].DATAIN
xin[10] => delay_signals[4][10].DATAIN
xin[11] => delay_signals[4][11].DATAIN
xin[12] => delay_signals[4][12].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist44_subnormalRes_uid93_block_rsrvd_fix_n_5
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:extraUlp1_uid156_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:extraUlp0_uid157_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:yRegOrSubnormal_uid177_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist30_yRegOrSubnormal_uid177_block_rsrvd_fix_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist65_excI_x_uid29_block_rsrvd_fix_q_5
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist61_excZ_y_uid45_block_rsrvd_fix_q_17
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:xRegOrSubnormal_uid176_block_rsrvd_fix_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist31_xRegOrSubnormal_uid176_block_rsrvd_fix_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist59_excI_y_uid46_block_rsrvd_fix_q_17
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist67_excZ_x_uid28_block_rsrvd_fix_q_5
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Zcqp00j0ucqp00j0oqf0z:thei_div_average_value|dspba_delay:redist28_excREnc_uid192_block_rsrvd_fix_q_5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|dspba_delay:redist137_i_div_average_value_out_primWireOut_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
clk => delay_signals[0][33].CLK
clk => delay_signals[0][34].CLK
clk => delay_signals[0][35].CLK
clk => delay_signals[0][36].CLK
clk => delay_signals[0][37].CLK
clk => delay_signals[0][38].CLK
clk => delay_signals[0][39].CLK
clk => delay_signals[0][40].CLK
clk => delay_signals[0][41].CLK
clk => delay_signals[0][42].CLK
clk => delay_signals[0][43].CLK
clk => delay_signals[0][44].CLK
clk => delay_signals[0][45].CLK
clk => delay_signals[0][46].CLK
clk => delay_signals[0][47].CLK
clk => delay_signals[0][48].CLK
clk => delay_signals[0][49].CLK
clk => delay_signals[0][50].CLK
clk => delay_signals[0][51].CLK
clk => delay_signals[0][52].CLK
clk => delay_signals[0][53].CLK
clk => delay_signals[0][54].CLK
clk => delay_signals[0][55].CLK
clk => delay_signals[0][56].CLK
clk => delay_signals[0][57].CLK
clk => delay_signals[0][58].CLK
clk => delay_signals[0][59].CLK
clk => delay_signals[0][60].CLK
clk => delay_signals[0][61].CLK
clk => delay_signals[0][62].CLK
clk => delay_signals[0][63].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
aclr => delay_signals[0][33].ACLR
aclr => delay_signals[0][34].ACLR
aclr => delay_signals[0][35].ACLR
aclr => delay_signals[0][36].ACLR
aclr => delay_signals[0][37].ACLR
aclr => delay_signals[0][38].ACLR
aclr => delay_signals[0][39].ACLR
aclr => delay_signals[0][40].ACLR
aclr => delay_signals[0][41].ACLR
aclr => delay_signals[0][42].ACLR
aclr => delay_signals[0][43].ACLR
aclr => delay_signals[0][44].ACLR
aclr => delay_signals[0][45].ACLR
aclr => delay_signals[0][46].ACLR
aclr => delay_signals[0][47].ACLR
aclr => delay_signals[0][48].ACLR
aclr => delay_signals[0][49].ACLR
aclr => delay_signals[0][50].ACLR
aclr => delay_signals[0][51].ACLR
aclr => delay_signals[0][52].ACLR
aclr => delay_signals[0][53].ACLR
aclr => delay_signals[0][54].ACLR
aclr => delay_signals[0][55].ACLR
aclr => delay_signals[0][56].ACLR
aclr => delay_signals[0][57].ACLR
aclr => delay_signals[0][58].ACLR
aclr => delay_signals[0][59].ACLR
aclr => delay_signals[0][60].ACLR
aclr => delay_signals[0][61].ACLR
aclr => delay_signals[0][62].ACLR
aclr => delay_signals[0][63].ACLR
ena => delay_signals[0][63].ENA
ena => delay_signals[0][62].ENA
ena => delay_signals[0][61].ENA
ena => delay_signals[0][60].ENA
ena => delay_signals[0][59].ENA
ena => delay_signals[0][58].ENA
ena => delay_signals[0][57].ENA
ena => delay_signals[0][56].ENA
ena => delay_signals[0][55].ENA
ena => delay_signals[0][54].ENA
ena => delay_signals[0][53].ENA
ena => delay_signals[0][52].ENA
ena => delay_signals[0][51].ENA
ena => delay_signals[0][50].ENA
ena => delay_signals[0][49].ENA
ena => delay_signals[0][48].ENA
ena => delay_signals[0][47].ENA
ena => delay_signals[0][46].ENA
ena => delay_signals[0][45].ENA
ena => delay_signals[0][44].ENA
ena => delay_signals[0][43].ENA
ena => delay_signals[0][42].ENA
ena => delay_signals[0][41].ENA
ena => delay_signals[0][40].ENA
ena => delay_signals[0][39].ENA
ena => delay_signals[0][38].ENA
ena => delay_signals[0][37].ENA
ena => delay_signals[0][36].ENA
ena => delay_signals[0][35].ENA
ena => delay_signals[0][34].ENA
ena => delay_signals[0][33].ENA
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xin[33] => delay_signals[0][33].DATAIN
xin[34] => delay_signals[0][34].DATAIN
xin[35] => delay_signals[0][35].DATAIN
xin[36] => delay_signals[0][36].DATAIN
xin[37] => delay_signals[0][37].DATAIN
xin[38] => delay_signals[0][38].DATAIN
xin[39] => delay_signals[0][39].DATAIN
xin[40] => delay_signals[0][40].DATAIN
xin[41] => delay_signals[0][41].DATAIN
xin[42] => delay_signals[0][42].DATAIN
xin[43] => delay_signals[0][43].DATAIN
xin[44] => delay_signals[0][44].DATAIN
xin[45] => delay_signals[0][45].DATAIN
xin[46] => delay_signals[0][46].DATAIN
xin[47] => delay_signals[0][47].DATAIN
xin[48] => delay_signals[0][48].DATAIN
xin[49] => delay_signals[0][49].DATAIN
xin[50] => delay_signals[0][50].DATAIN
xin[51] => delay_signals[0][51].DATAIN
xin[52] => delay_signals[0][52].DATAIN
xin[53] => delay_signals[0][53].DATAIN
xin[54] => delay_signals[0][54].DATAIN
xin[55] => delay_signals[0][55].DATAIN
xin[56] => delay_signals[0][56].DATAIN
xin[57] => delay_signals[0][57].DATAIN
xin[58] => delay_signals[0][58].DATAIN
xin[59] => delay_signals[0][59].DATAIN
xin[60] => delay_signals[0][60].DATAIN
xin[61] => delay_signals[0][61].DATAIN
xin[62] => delay_signals[0][62].DATAIN
xin[63] => delay_signals[0][63].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= delay_signals[0][33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= delay_signals[0][34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= delay_signals[0][35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= delay_signals[0][36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= delay_signals[0][37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= delay_signals[0][38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= delay_signals[0][39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= delay_signals[0][40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= delay_signals[0][41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= delay_signals[0][42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= delay_signals[0][43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= delay_signals[0][44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= delay_signals[0][45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= delay_signals[0][46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= delay_signals[0][47].DB_MAX_OUTPUT_PORT_TYPE
xout[48] <= delay_signals[0][48].DB_MAX_OUTPUT_PORT_TYPE
xout[49] <= delay_signals[0][49].DB_MAX_OUTPUT_PORT_TYPE
xout[50] <= delay_signals[0][50].DB_MAX_OUTPUT_PORT_TYPE
xout[51] <= delay_signals[0][51].DB_MAX_OUTPUT_PORT_TYPE
xout[52] <= delay_signals[0][52].DB_MAX_OUTPUT_PORT_TYPE
xout[53] <= delay_signals[0][53].DB_MAX_OUTPUT_PORT_TYPE
xout[54] <= delay_signals[0][54].DB_MAX_OUTPUT_PORT_TYPE
xout[55] <= delay_signals[0][55].DB_MAX_OUTPUT_PORT_TYPE
xout[56] <= delay_signals[0][56].DB_MAX_OUTPUT_PORT_TYPE
xout[57] <= delay_signals[0][57].DB_MAX_OUTPUT_PORT_TYPE
xout[58] <= delay_signals[0][58].DB_MAX_OUTPUT_PORT_TYPE
xout[59] <= delay_signals[0][59].DB_MAX_OUTPUT_PORT_TYPE
xout[60] <= delay_signals[0][60].DB_MAX_OUTPUT_PORT_TYPE
xout[61] <= delay_signals[0][61].DB_MAX_OUTPUT_PORT_TYPE
xout[62] <= delay_signals[0][62].DB_MAX_OUTPUT_PORT_TYPE
xout[63] <= delay_signals[0][63].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67:thei_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value67_aunroll_x|floatComponent_i_sfc_logic_c0_for_cond_for_end_crit_edge_loopexit_average_value_A0Z50c2463a0054c2a6355y:thei_conv8_average_value
in_0[0] => Equal0.IN79
in_0[1] => Equal0.IN78
in_0[2] => Equal0.IN77
in_0[3] => Equal0.IN76
in_0[4] => Equal0.IN75
in_0[5] => Equal0.IN74
in_0[6] => Equal0.IN73
in_0[7] => Equal0.IN72
in_0[8] => Equal0.IN71
in_0[9] => Equal0.IN70
in_0[10] => Equal0.IN69
in_0[11] => Equal0.IN68
in_0[12] => Equal0.IN67
in_0[13] => Equal0.IN66
in_0[14] => Equal0.IN65
in_0[15] => Equal0.IN64
in_0[16] => Equal0.IN63
in_0[17] => Equal0.IN62
in_0[18] => Equal0.IN61
in_0[19] => Equal0.IN60
in_0[20] => Equal0.IN59
in_0[21] => Equal0.IN58
in_0[22] => Equal0.IN57
in_0[23] => Equal0.IN56
in_0[24] => Equal0.IN55
in_0[25] => Equal0.IN54
in_0[26] => Equal0.IN53
in_0[27] => Equal0.IN52
in_0[28] => Add0.IN76
in_0[28] => Equal0.IN103
in_0[29] => Add0.IN75
in_0[29] => Equal0.IN102
in_0[30] => Add0.IN74
in_0[30] => Equal0.IN101
in_0[31] => Add0.IN73
in_0[31] => Equal0.IN100
in_0[32] => Add0.IN72
in_0[32] => Equal0.IN99
in_0[33] => Add0.IN71
in_0[33] => Equal0.IN98
in_0[34] => Add0.IN70
in_0[34] => Equal0.IN97
in_0[35] => Add0.IN69
in_0[35] => Equal0.IN96
in_0[36] => Add0.IN68
in_0[36] => Equal0.IN95
in_0[37] => Add0.IN67
in_0[37] => Equal0.IN94
in_0[38] => Add0.IN66
in_0[38] => Equal0.IN93
in_0[39] => Add0.IN65
in_0[39] => Equal0.IN92
in_0[40] => Add0.IN64
in_0[40] => Equal0.IN91
in_0[41] => Add0.IN63
in_0[41] => Equal0.IN90
in_0[42] => Add0.IN62
in_0[42] => Equal0.IN89
in_0[43] => Add0.IN61
in_0[43] => Equal0.IN88
in_0[44] => Add0.IN60
in_0[44] => Equal0.IN87
in_0[45] => Add0.IN59
in_0[45] => Equal0.IN86
in_0[46] => Add0.IN58
in_0[46] => Equal0.IN85
in_0[47] => Add0.IN57
in_0[47] => Equal0.IN84
in_0[48] => Add0.IN56
in_0[48] => Equal0.IN83
in_0[49] => Add0.IN55
in_0[49] => Equal0.IN82
in_0[50] => Add0.IN54
in_0[50] => Equal0.IN81
in_0[51] => Add0.IN53
in_0[51] => Equal0.IN80
in_0[52] => Add0.IN52
in_0[52] => Equal1.IN10
in_0[52] => Equal2.IN10
in_0[53] => Add0.IN51
in_0[53] => Equal1.IN9
in_0[53] => Equal2.IN9
in_0[54] => Add0.IN50
in_0[54] => Equal1.IN8
in_0[54] => Equal2.IN8
in_0[55] => Add0.IN49
in_0[55] => Equal1.IN7
in_0[55] => Equal2.IN7
in_0[56] => Add0.IN48
in_0[56] => Equal1.IN6
in_0[56] => Equal2.IN6
in_0[57] => Add0.IN47
in_0[57] => Equal1.IN5
in_0[57] => Equal2.IN5
in_0[58] => Add0.IN46
in_0[58] => Equal1.IN4
in_0[58] => Equal2.IN4
in_0[59] => Add0.IN45
in_0[59] => Equal1.IN3
in_0[59] => Equal2.IN3
in_0[60] => Add0.IN44
in_0[60] => Equal1.IN2
in_0[60] => Equal2.IN2
in_0[61] => Add0.IN43
in_0[61] => Equal1.IN1
in_0[61] => Equal2.IN1
in_0[62] => Add0.IN42
in_0[62] => Equal1.IN0
in_0[62] => Equal2.IN0
in_0[63] => out_primWireOut[31].DATAIN
out_primWireOut[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out_primWireOut[31] <= in_0[63].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x
in_data_in_0[0] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_0[0]
in_data_in_1[0] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[0]
in_data_in_1[1] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[1]
in_data_in_1[2] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[2]
in_data_in_1[3] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[3]
in_data_in_1[4] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[4]
in_data_in_1[5] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[5]
in_data_in_1[6] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[6]
in_data_in_1[7] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[7]
in_data_in_1[8] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[8]
in_data_in_1[9] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[9]
in_data_in_1[10] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[10]
in_data_in_1[11] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[11]
in_data_in_1[12] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[12]
in_data_in_1[13] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[13]
in_data_in_1[14] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[14]
in_data_in_1[15] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[15]
in_data_in_1[16] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[16]
in_data_in_1[17] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[17]
in_data_in_1[18] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[18]
in_data_in_1[19] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[19]
in_data_in_1[20] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[20]
in_data_in_1[21] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[21]
in_data_in_1[22] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[22]
in_data_in_1[23] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[23]
in_data_in_1[24] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[24]
in_data_in_1[25] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[25]
in_data_in_1[26] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[26]
in_data_in_1[27] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[27]
in_data_in_1[28] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[28]
in_data_in_1[29] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[29]
in_data_in_1[30] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[30]
in_data_in_1[31] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_data_in_1[31]
in_input_accepted[0] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Z_value_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.in_increment[0]
in_valid_in[0] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_valid_in[0]
out_data_out_0[0] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_0[0]
out_data_out_1[0] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[0]
out_data_out_1[1] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[1]
out_data_out_1[2] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[2]
out_data_out_1[3] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[3]
out_data_out_1[4] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[4]
out_data_out_1[5] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[5]
out_data_out_1[6] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[6]
out_data_out_1[7] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[7]
out_data_out_1[8] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[8]
out_data_out_1[9] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[9]
out_data_out_1[10] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[10]
out_data_out_1[11] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[11]
out_data_out_1[12] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[12]
out_data_out_1[13] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[13]
out_data_out_1[14] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[14]
out_data_out_1[15] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[15]
out_data_out_1[16] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[16]
out_data_out_1[17] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[17]
out_data_out_1[18] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[18]
out_data_out_1[19] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[19]
out_data_out_1[20] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[20]
out_data_out_1[21] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[21]
out_data_out_1[22] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[22]
out_data_out_1[23] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[23]
out_data_out_1[24] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[24]
out_data_out_1[25] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[25]
out_data_out_1[26] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[26]
out_data_out_1[27] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[27]
out_data_out_1[28] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[28]
out_data_out_1[29] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[29]
out_data_out_1[30] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[30]
out_data_out_1[31] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_data_out_1[31]
out_valid_out[0] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.out_valid_out[0]
in_stall_in[0] => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.in_stall_in[0]
in_stall_in[0] => output_accepted_and_q[0].IN1
out_stall_entry[0] <= i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Z_value_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.out_full[0]
clock => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.clock
clock => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Z_value_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.clock
resetn => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x.resetn
resetn => i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Z_value_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x
in_data_in_0[0] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[0]
in_data_in_1[0] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[32]
in_data_in_1[1] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[33]
in_data_in_1[2] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[34]
in_data_in_1[3] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[35]
in_data_in_1[4] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[36]
in_data_in_1[5] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[37]
in_data_in_1[6] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[38]
in_data_in_1[7] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[39]
in_data_in_1[8] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[40]
in_data_in_1[9] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[41]
in_data_in_1[10] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[42]
in_data_in_1[11] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[43]
in_data_in_1[12] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[44]
in_data_in_1[13] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[45]
in_data_in_1[14] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[46]
in_data_in_1[15] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[47]
in_data_in_1[16] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[48]
in_data_in_1[17] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[49]
in_data_in_1[18] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[50]
in_data_in_1[19] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[51]
in_data_in_1[20] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[52]
in_data_in_1[21] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[53]
in_data_in_1[22] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[54]
in_data_in_1[23] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[55]
in_data_in_1[24] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[56]
in_data_in_1[25] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[57]
in_data_in_1[26] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[58]
in_data_in_1[27] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[59]
in_data_in_1[28] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[60]
in_data_in_1[29] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[61]
in_data_in_1[30] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[62]
in_data_in_1[31] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_in[63]
in_valid_in[0] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.valid_in
out_data_out_0[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[0]
out_data_out_1[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[32]
out_data_out_1[1] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[33]
out_data_out_1[2] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[34]
out_data_out_1[3] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[35]
out_data_out_1[4] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[36]
out_data_out_1[5] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[37]
out_data_out_1[6] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[38]
out_data_out_1[7] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[39]
out_data_out_1[8] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[40]
out_data_out_1[9] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[41]
out_data_out_1[10] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[42]
out_data_out_1[11] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[43]
out_data_out_1[12] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[44]
out_data_out_1[13] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[45]
out_data_out_1[14] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[46]
out_data_out_1[15] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[47]
out_data_out_1[16] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[48]
out_data_out_1[17] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[49]
out_data_out_1[18] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[50]
out_data_out_1[19] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[51]
out_data_out_1[20] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[52]
out_data_out_1[21] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[53]
out_data_out_1[22] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[54]
out_data_out_1[23] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[55]
out_data_out_1[24] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[56]
out_data_out_1[25] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[57]
out_data_out_1[26] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[58]
out_data_out_1[27] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[59]
out_data_out_1[28] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[60]
out_data_out_1[29] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[61]
out_data_out_1[30] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[62]
out_data_out_1[31] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.data_out[63]
out_valid_out[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.valid_out
in_stall_in[0] => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.stall_in
out_stall_out[0] <= acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.stall_out
clock => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.clock
resetn => acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
data_out[32] <= acl_fifo:fifo.data_out
data_out[33] <= acl_fifo:fifo.data_out
data_out[34] <= acl_fifo:fifo.data_out
data_out[35] <= acl_fifo:fifo.data_out
data_out[36] <= acl_fifo:fifo.data_out
data_out[37] <= acl_fifo:fifo.data_out
data_out[38] <= acl_fifo:fifo.data_out
data_out[39] <= acl_fifo:fifo.data_out
data_out[40] <= acl_fifo:fifo.data_out
data_out[41] <= acl_fifo:fifo.data_out
data_out[42] <= acl_fifo:fifo.data_out
data_out[43] <= acl_fifo:fifo.data_out
data_out[44] <= acl_fifo:fifo.data_out
data_out[45] <= acl_fifo:fifo.data_out
data_out[46] <= acl_fifo:fifo.data_out
data_out[47] <= acl_fifo:fifo.data_out
data_out[48] <= acl_fifo:fifo.data_out
data_out[49] <= acl_fifo:fifo.data_out
data_out[50] <= acl_fifo:fifo.data_out
data_out[51] <= acl_fifo:fifo.data_out
data_out[52] <= acl_fifo:fifo.data_out
data_out[53] <= acl_fifo:fifo.data_out
data_out[54] <= acl_fifo:fifo.data_out
data_out[55] <= acl_fifo:fifo.data_out
data_out[56] <= acl_fifo:fifo.data_out
data_out[57] <= acl_fifo:fifo.data_out
data_out[58] <= acl_fifo:fifo.data_out
data_out[59] <= acl_fifo:fifo.data_out
data_out[60] <= acl_fifo:fifo.data_out
data_out[61] <= acl_fifo:fifo.data_out
data_out[62] <= acl_fifo:fifo.data_out
data_out[63] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140|acl_fifo:fifo
clock => clock.IN1
resetn => _.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_out[0] <= scfifo:scfifo_component.q
data_out[1] <= scfifo:scfifo_component.q
data_out[2] <= scfifo:scfifo_component.q
data_out[3] <= scfifo:scfifo_component.q
data_out[4] <= scfifo:scfifo_component.q
data_out[5] <= scfifo:scfifo_component.q
data_out[6] <= scfifo:scfifo_component.q
data_out[7] <= scfifo:scfifo_component.q
data_out[8] <= scfifo:scfifo_component.q
data_out[9] <= scfifo:scfifo_component.q
data_out[10] <= scfifo:scfifo_component.q
data_out[11] <= scfifo:scfifo_component.q
data_out[12] <= scfifo:scfifo_component.q
data_out[13] <= scfifo:scfifo_component.q
data_out[14] <= scfifo:scfifo_component.q
data_out[15] <= scfifo:scfifo_component.q
data_out[16] <= scfifo:scfifo_component.q
data_out[17] <= scfifo:scfifo_component.q
data_out[18] <= scfifo:scfifo_component.q
data_out[19] <= scfifo:scfifo_component.q
data_out[20] <= scfifo:scfifo_component.q
data_out[21] <= scfifo:scfifo_component.q
data_out[22] <= scfifo:scfifo_component.q
data_out[23] <= scfifo:scfifo_component.q
data_out[24] <= scfifo:scfifo_component.q
data_out[25] <= scfifo:scfifo_component.q
data_out[26] <= scfifo:scfifo_component.q
data_out[27] <= scfifo:scfifo_component.q
data_out[28] <= scfifo:scfifo_component.q
data_out[29] <= scfifo:scfifo_component.q
data_out[30] <= scfifo:scfifo_component.q
data_out[31] <= scfifo:scfifo_component.q
data_out[32] <= scfifo:scfifo_component.q
data_out[33] <= scfifo:scfifo_component.q
data_out[34] <= scfifo:scfifo_component.q
data_out[35] <= scfifo:scfifo_component.q
data_out[36] <= scfifo:scfifo_component.q
data_out[37] <= scfifo:scfifo_component.q
data_out[38] <= scfifo:scfifo_component.q
data_out[39] <= scfifo:scfifo_component.q
data_out[40] <= scfifo:scfifo_component.q
data_out[41] <= scfifo:scfifo_component.q
data_out[42] <= scfifo:scfifo_component.q
data_out[43] <= scfifo:scfifo_component.q
data_out[44] <= scfifo:scfifo_component.q
data_out[45] <= scfifo:scfifo_component.q
data_out[46] <= scfifo:scfifo_component.q
data_out[47] <= scfifo:scfifo_component.q
data_out[48] <= scfifo:scfifo_component.q
data_out[49] <= scfifo:scfifo_component.q
data_out[50] <= scfifo:scfifo_component.q
data_out[51] <= scfifo:scfifo_component.q
data_out[52] <= scfifo:scfifo_component.q
data_out[53] <= scfifo:scfifo_component.q
data_out[54] <= scfifo:scfifo_component.q
data_out[55] <= scfifo:scfifo_component.q
data_out[56] <= scfifo:scfifo_component.q
data_out[57] <= scfifo:scfifo_component.q
data_out[58] <= scfifo:scfifo_component.q
data_out[59] <= scfifo:scfifo_component.q
data_out[60] <= scfifo:scfifo_component.q
data_out[61] <= scfifo:scfifo_component.q
data_out[62] <= scfifo:scfifo_component.q
data_out[63] <= scfifo:scfifo_component.q
valid_in => comb.IN1
valid_out <= scfifo:scfifo_component.empty
stall_in => comb.IN1
stall_out <= scfifo:scfifo_component.full
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
almost_full <= scfifo:scfifo_component.almost_full


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140|acl_fifo:fifo|scfifo:scfifo_component
data[0] => scfifo_a961:auto_generated.data[0]
data[1] => scfifo_a961:auto_generated.data[1]
data[2] => scfifo_a961:auto_generated.data[2]
data[3] => scfifo_a961:auto_generated.data[3]
data[4] => scfifo_a961:auto_generated.data[4]
data[5] => scfifo_a961:auto_generated.data[5]
data[6] => scfifo_a961:auto_generated.data[6]
data[7] => scfifo_a961:auto_generated.data[7]
data[8] => scfifo_a961:auto_generated.data[8]
data[9] => scfifo_a961:auto_generated.data[9]
data[10] => scfifo_a961:auto_generated.data[10]
data[11] => scfifo_a961:auto_generated.data[11]
data[12] => scfifo_a961:auto_generated.data[12]
data[13] => scfifo_a961:auto_generated.data[13]
data[14] => scfifo_a961:auto_generated.data[14]
data[15] => scfifo_a961:auto_generated.data[15]
data[16] => scfifo_a961:auto_generated.data[16]
data[17] => scfifo_a961:auto_generated.data[17]
data[18] => scfifo_a961:auto_generated.data[18]
data[19] => scfifo_a961:auto_generated.data[19]
data[20] => scfifo_a961:auto_generated.data[20]
data[21] => scfifo_a961:auto_generated.data[21]
data[22] => scfifo_a961:auto_generated.data[22]
data[23] => scfifo_a961:auto_generated.data[23]
data[24] => scfifo_a961:auto_generated.data[24]
data[25] => scfifo_a961:auto_generated.data[25]
data[26] => scfifo_a961:auto_generated.data[26]
data[27] => scfifo_a961:auto_generated.data[27]
data[28] => scfifo_a961:auto_generated.data[28]
data[29] => scfifo_a961:auto_generated.data[29]
data[30] => scfifo_a961:auto_generated.data[30]
data[31] => scfifo_a961:auto_generated.data[31]
data[32] => scfifo_a961:auto_generated.data[32]
data[33] => scfifo_a961:auto_generated.data[33]
data[34] => scfifo_a961:auto_generated.data[34]
data[35] => scfifo_a961:auto_generated.data[35]
data[36] => scfifo_a961:auto_generated.data[36]
data[37] => scfifo_a961:auto_generated.data[37]
data[38] => scfifo_a961:auto_generated.data[38]
data[39] => scfifo_a961:auto_generated.data[39]
data[40] => scfifo_a961:auto_generated.data[40]
data[41] => scfifo_a961:auto_generated.data[41]
data[42] => scfifo_a961:auto_generated.data[42]
data[43] => scfifo_a961:auto_generated.data[43]
data[44] => scfifo_a961:auto_generated.data[44]
data[45] => scfifo_a961:auto_generated.data[45]
data[46] => scfifo_a961:auto_generated.data[46]
data[47] => scfifo_a961:auto_generated.data[47]
data[48] => scfifo_a961:auto_generated.data[48]
data[49] => scfifo_a961:auto_generated.data[49]
data[50] => scfifo_a961:auto_generated.data[50]
data[51] => scfifo_a961:auto_generated.data[51]
data[52] => scfifo_a961:auto_generated.data[52]
data[53] => scfifo_a961:auto_generated.data[53]
data[54] => scfifo_a961:auto_generated.data[54]
data[55] => scfifo_a961:auto_generated.data[55]
data[56] => scfifo_a961:auto_generated.data[56]
data[57] => scfifo_a961:auto_generated.data[57]
data[58] => scfifo_a961:auto_generated.data[58]
data[59] => scfifo_a961:auto_generated.data[59]
data[60] => scfifo_a961:auto_generated.data[60]
data[61] => scfifo_a961:auto_generated.data[61]
data[62] => scfifo_a961:auto_generated.data[62]
data[63] => scfifo_a961:auto_generated.data[63]
q[0] <= scfifo_a961:auto_generated.q[0]
q[1] <= scfifo_a961:auto_generated.q[1]
q[2] <= scfifo_a961:auto_generated.q[2]
q[3] <= scfifo_a961:auto_generated.q[3]
q[4] <= scfifo_a961:auto_generated.q[4]
q[5] <= scfifo_a961:auto_generated.q[5]
q[6] <= scfifo_a961:auto_generated.q[6]
q[7] <= scfifo_a961:auto_generated.q[7]
q[8] <= scfifo_a961:auto_generated.q[8]
q[9] <= scfifo_a961:auto_generated.q[9]
q[10] <= scfifo_a961:auto_generated.q[10]
q[11] <= scfifo_a961:auto_generated.q[11]
q[12] <= scfifo_a961:auto_generated.q[12]
q[13] <= scfifo_a961:auto_generated.q[13]
q[14] <= scfifo_a961:auto_generated.q[14]
q[15] <= scfifo_a961:auto_generated.q[15]
q[16] <= scfifo_a961:auto_generated.q[16]
q[17] <= scfifo_a961:auto_generated.q[17]
q[18] <= scfifo_a961:auto_generated.q[18]
q[19] <= scfifo_a961:auto_generated.q[19]
q[20] <= scfifo_a961:auto_generated.q[20]
q[21] <= scfifo_a961:auto_generated.q[21]
q[22] <= scfifo_a961:auto_generated.q[22]
q[23] <= scfifo_a961:auto_generated.q[23]
q[24] <= scfifo_a961:auto_generated.q[24]
q[25] <= scfifo_a961:auto_generated.q[25]
q[26] <= scfifo_a961:auto_generated.q[26]
q[27] <= scfifo_a961:auto_generated.q[27]
q[28] <= scfifo_a961:auto_generated.q[28]
q[29] <= scfifo_a961:auto_generated.q[29]
q[30] <= scfifo_a961:auto_generated.q[30]
q[31] <= scfifo_a961:auto_generated.q[31]
q[32] <= scfifo_a961:auto_generated.q[32]
q[33] <= scfifo_a961:auto_generated.q[33]
q[34] <= scfifo_a961:auto_generated.q[34]
q[35] <= scfifo_a961:auto_generated.q[35]
q[36] <= scfifo_a961:auto_generated.q[36]
q[37] <= scfifo_a961:auto_generated.q[37]
q[38] <= scfifo_a961:auto_generated.q[38]
q[39] <= scfifo_a961:auto_generated.q[39]
q[40] <= scfifo_a961:auto_generated.q[40]
q[41] <= scfifo_a961:auto_generated.q[41]
q[42] <= scfifo_a961:auto_generated.q[42]
q[43] <= scfifo_a961:auto_generated.q[43]
q[44] <= scfifo_a961:auto_generated.q[44]
q[45] <= scfifo_a961:auto_generated.q[45]
q[46] <= scfifo_a961:auto_generated.q[46]
q[47] <= scfifo_a961:auto_generated.q[47]
q[48] <= scfifo_a961:auto_generated.q[48]
q[49] <= scfifo_a961:auto_generated.q[49]
q[50] <= scfifo_a961:auto_generated.q[50]
q[51] <= scfifo_a961:auto_generated.q[51]
q[52] <= scfifo_a961:auto_generated.q[52]
q[53] <= scfifo_a961:auto_generated.q[53]
q[54] <= scfifo_a961:auto_generated.q[54]
q[55] <= scfifo_a961:auto_generated.q[55]
q[56] <= scfifo_a961:auto_generated.q[56]
q[57] <= scfifo_a961:auto_generated.q[57]
q[58] <= scfifo_a961:auto_generated.q[58]
q[59] <= scfifo_a961:auto_generated.q[59]
q[60] <= scfifo_a961:auto_generated.q[60]
q[61] <= scfifo_a961:auto_generated.q[61]
q[62] <= scfifo_a961:auto_generated.q[62]
q[63] <= scfifo_a961:auto_generated.q[63]
wrreq => scfifo_a961:auto_generated.wrreq
rdreq => scfifo_a961:auto_generated.rdreq
clock => scfifo_a961:auto_generated.clock
aclr => scfifo_a961:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a961:auto_generated.empty
full <= scfifo_a961:auto_generated.full
almost_full <= scfifo_a961:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_a961:auto_generated.usedw[0]
usedw[1] <= scfifo_a961:auto_generated.usedw[1]
usedw[2] <= scfifo_a961:auto_generated.usedw[2]
usedw[3] <= scfifo_a961:auto_generated.usedw[3]
usedw[4] <= scfifo_a961:auto_generated.usedw[4]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a961:auto_generated
aclr => a_dpfifo_4c31:dpfifo.aclr
almost_full <= <VCC>
clock => a_dpfifo_4c31:dpfifo.clock
data[0] => a_dpfifo_4c31:dpfifo.data[0]
data[1] => a_dpfifo_4c31:dpfifo.data[1]
data[2] => a_dpfifo_4c31:dpfifo.data[2]
data[3] => a_dpfifo_4c31:dpfifo.data[3]
data[4] => a_dpfifo_4c31:dpfifo.data[4]
data[5] => a_dpfifo_4c31:dpfifo.data[5]
data[6] => a_dpfifo_4c31:dpfifo.data[6]
data[7] => a_dpfifo_4c31:dpfifo.data[7]
data[8] => a_dpfifo_4c31:dpfifo.data[8]
data[9] => a_dpfifo_4c31:dpfifo.data[9]
data[10] => a_dpfifo_4c31:dpfifo.data[10]
data[11] => a_dpfifo_4c31:dpfifo.data[11]
data[12] => a_dpfifo_4c31:dpfifo.data[12]
data[13] => a_dpfifo_4c31:dpfifo.data[13]
data[14] => a_dpfifo_4c31:dpfifo.data[14]
data[15] => a_dpfifo_4c31:dpfifo.data[15]
data[16] => a_dpfifo_4c31:dpfifo.data[16]
data[17] => a_dpfifo_4c31:dpfifo.data[17]
data[18] => a_dpfifo_4c31:dpfifo.data[18]
data[19] => a_dpfifo_4c31:dpfifo.data[19]
data[20] => a_dpfifo_4c31:dpfifo.data[20]
data[21] => a_dpfifo_4c31:dpfifo.data[21]
data[22] => a_dpfifo_4c31:dpfifo.data[22]
data[23] => a_dpfifo_4c31:dpfifo.data[23]
data[24] => a_dpfifo_4c31:dpfifo.data[24]
data[25] => a_dpfifo_4c31:dpfifo.data[25]
data[26] => a_dpfifo_4c31:dpfifo.data[26]
data[27] => a_dpfifo_4c31:dpfifo.data[27]
data[28] => a_dpfifo_4c31:dpfifo.data[28]
data[29] => a_dpfifo_4c31:dpfifo.data[29]
data[30] => a_dpfifo_4c31:dpfifo.data[30]
data[31] => a_dpfifo_4c31:dpfifo.data[31]
data[32] => a_dpfifo_4c31:dpfifo.data[32]
data[33] => a_dpfifo_4c31:dpfifo.data[33]
data[34] => a_dpfifo_4c31:dpfifo.data[34]
data[35] => a_dpfifo_4c31:dpfifo.data[35]
data[36] => a_dpfifo_4c31:dpfifo.data[36]
data[37] => a_dpfifo_4c31:dpfifo.data[37]
data[38] => a_dpfifo_4c31:dpfifo.data[38]
data[39] => a_dpfifo_4c31:dpfifo.data[39]
data[40] => a_dpfifo_4c31:dpfifo.data[40]
data[41] => a_dpfifo_4c31:dpfifo.data[41]
data[42] => a_dpfifo_4c31:dpfifo.data[42]
data[43] => a_dpfifo_4c31:dpfifo.data[43]
data[44] => a_dpfifo_4c31:dpfifo.data[44]
data[45] => a_dpfifo_4c31:dpfifo.data[45]
data[46] => a_dpfifo_4c31:dpfifo.data[46]
data[47] => a_dpfifo_4c31:dpfifo.data[47]
data[48] => a_dpfifo_4c31:dpfifo.data[48]
data[49] => a_dpfifo_4c31:dpfifo.data[49]
data[50] => a_dpfifo_4c31:dpfifo.data[50]
data[51] => a_dpfifo_4c31:dpfifo.data[51]
data[52] => a_dpfifo_4c31:dpfifo.data[52]
data[53] => a_dpfifo_4c31:dpfifo.data[53]
data[54] => a_dpfifo_4c31:dpfifo.data[54]
data[55] => a_dpfifo_4c31:dpfifo.data[55]
data[56] => a_dpfifo_4c31:dpfifo.data[56]
data[57] => a_dpfifo_4c31:dpfifo.data[57]
data[58] => a_dpfifo_4c31:dpfifo.data[58]
data[59] => a_dpfifo_4c31:dpfifo.data[59]
data[60] => a_dpfifo_4c31:dpfifo.data[60]
data[61] => a_dpfifo_4c31:dpfifo.data[61]
data[62] => a_dpfifo_4c31:dpfifo.data[62]
data[63] => a_dpfifo_4c31:dpfifo.data[63]
empty <= a_dpfifo_4c31:dpfifo.empty
full <= a_dpfifo_4c31:dpfifo.full
q[0] <= a_dpfifo_4c31:dpfifo.q[0]
q[1] <= a_dpfifo_4c31:dpfifo.q[1]
q[2] <= a_dpfifo_4c31:dpfifo.q[2]
q[3] <= a_dpfifo_4c31:dpfifo.q[3]
q[4] <= a_dpfifo_4c31:dpfifo.q[4]
q[5] <= a_dpfifo_4c31:dpfifo.q[5]
q[6] <= a_dpfifo_4c31:dpfifo.q[6]
q[7] <= a_dpfifo_4c31:dpfifo.q[7]
q[8] <= a_dpfifo_4c31:dpfifo.q[8]
q[9] <= a_dpfifo_4c31:dpfifo.q[9]
q[10] <= a_dpfifo_4c31:dpfifo.q[10]
q[11] <= a_dpfifo_4c31:dpfifo.q[11]
q[12] <= a_dpfifo_4c31:dpfifo.q[12]
q[13] <= a_dpfifo_4c31:dpfifo.q[13]
q[14] <= a_dpfifo_4c31:dpfifo.q[14]
q[15] <= a_dpfifo_4c31:dpfifo.q[15]
q[16] <= a_dpfifo_4c31:dpfifo.q[16]
q[17] <= a_dpfifo_4c31:dpfifo.q[17]
q[18] <= a_dpfifo_4c31:dpfifo.q[18]
q[19] <= a_dpfifo_4c31:dpfifo.q[19]
q[20] <= a_dpfifo_4c31:dpfifo.q[20]
q[21] <= a_dpfifo_4c31:dpfifo.q[21]
q[22] <= a_dpfifo_4c31:dpfifo.q[22]
q[23] <= a_dpfifo_4c31:dpfifo.q[23]
q[24] <= a_dpfifo_4c31:dpfifo.q[24]
q[25] <= a_dpfifo_4c31:dpfifo.q[25]
q[26] <= a_dpfifo_4c31:dpfifo.q[26]
q[27] <= a_dpfifo_4c31:dpfifo.q[27]
q[28] <= a_dpfifo_4c31:dpfifo.q[28]
q[29] <= a_dpfifo_4c31:dpfifo.q[29]
q[30] <= a_dpfifo_4c31:dpfifo.q[30]
q[31] <= a_dpfifo_4c31:dpfifo.q[31]
q[32] <= a_dpfifo_4c31:dpfifo.q[32]
q[33] <= a_dpfifo_4c31:dpfifo.q[33]
q[34] <= a_dpfifo_4c31:dpfifo.q[34]
q[35] <= a_dpfifo_4c31:dpfifo.q[35]
q[36] <= a_dpfifo_4c31:dpfifo.q[36]
q[37] <= a_dpfifo_4c31:dpfifo.q[37]
q[38] <= a_dpfifo_4c31:dpfifo.q[38]
q[39] <= a_dpfifo_4c31:dpfifo.q[39]
q[40] <= a_dpfifo_4c31:dpfifo.q[40]
q[41] <= a_dpfifo_4c31:dpfifo.q[41]
q[42] <= a_dpfifo_4c31:dpfifo.q[42]
q[43] <= a_dpfifo_4c31:dpfifo.q[43]
q[44] <= a_dpfifo_4c31:dpfifo.q[44]
q[45] <= a_dpfifo_4c31:dpfifo.q[45]
q[46] <= a_dpfifo_4c31:dpfifo.q[46]
q[47] <= a_dpfifo_4c31:dpfifo.q[47]
q[48] <= a_dpfifo_4c31:dpfifo.q[48]
q[49] <= a_dpfifo_4c31:dpfifo.q[49]
q[50] <= a_dpfifo_4c31:dpfifo.q[50]
q[51] <= a_dpfifo_4c31:dpfifo.q[51]
q[52] <= a_dpfifo_4c31:dpfifo.q[52]
q[53] <= a_dpfifo_4c31:dpfifo.q[53]
q[54] <= a_dpfifo_4c31:dpfifo.q[54]
q[55] <= a_dpfifo_4c31:dpfifo.q[55]
q[56] <= a_dpfifo_4c31:dpfifo.q[56]
q[57] <= a_dpfifo_4c31:dpfifo.q[57]
q[58] <= a_dpfifo_4c31:dpfifo.q[58]
q[59] <= a_dpfifo_4c31:dpfifo.q[59]
q[60] <= a_dpfifo_4c31:dpfifo.q[60]
q[61] <= a_dpfifo_4c31:dpfifo.q[61]
q[62] <= a_dpfifo_4c31:dpfifo.q[62]
q[63] <= a_dpfifo_4c31:dpfifo.q[63]
rdreq => a_dpfifo_4c31:dpfifo.rreq
usedw[0] <= a_dpfifo_4c31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_4c31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_4c31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_4c31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_4c31:dpfifo.usedw[4]
wrreq => a_dpfifo_4c31:dpfifo.wreq


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a961:auto_generated|a_dpfifo_4c31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[4].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_l2b:rd_ptr_msb.aclr
aclr => cntr_237:usedw_counter.aclr
aclr => cntr_m2b:wr_ptr.aclr
clock => altsyncram_blg1:FIFOram.clock0
clock => altsyncram_blg1:FIFOram.clock1
clock => cntr_l2b:rd_ptr_msb.clock
clock => cntr_237:usedw_counter.clock
clock => cntr_m2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_blg1:FIFOram.data_a[0]
data[1] => altsyncram_blg1:FIFOram.data_a[1]
data[2] => altsyncram_blg1:FIFOram.data_a[2]
data[3] => altsyncram_blg1:FIFOram.data_a[3]
data[4] => altsyncram_blg1:FIFOram.data_a[4]
data[5] => altsyncram_blg1:FIFOram.data_a[5]
data[6] => altsyncram_blg1:FIFOram.data_a[6]
data[7] => altsyncram_blg1:FIFOram.data_a[7]
data[8] => altsyncram_blg1:FIFOram.data_a[8]
data[9] => altsyncram_blg1:FIFOram.data_a[9]
data[10] => altsyncram_blg1:FIFOram.data_a[10]
data[11] => altsyncram_blg1:FIFOram.data_a[11]
data[12] => altsyncram_blg1:FIFOram.data_a[12]
data[13] => altsyncram_blg1:FIFOram.data_a[13]
data[14] => altsyncram_blg1:FIFOram.data_a[14]
data[15] => altsyncram_blg1:FIFOram.data_a[15]
data[16] => altsyncram_blg1:FIFOram.data_a[16]
data[17] => altsyncram_blg1:FIFOram.data_a[17]
data[18] => altsyncram_blg1:FIFOram.data_a[18]
data[19] => altsyncram_blg1:FIFOram.data_a[19]
data[20] => altsyncram_blg1:FIFOram.data_a[20]
data[21] => altsyncram_blg1:FIFOram.data_a[21]
data[22] => altsyncram_blg1:FIFOram.data_a[22]
data[23] => altsyncram_blg1:FIFOram.data_a[23]
data[24] => altsyncram_blg1:FIFOram.data_a[24]
data[25] => altsyncram_blg1:FIFOram.data_a[25]
data[26] => altsyncram_blg1:FIFOram.data_a[26]
data[27] => altsyncram_blg1:FIFOram.data_a[27]
data[28] => altsyncram_blg1:FIFOram.data_a[28]
data[29] => altsyncram_blg1:FIFOram.data_a[29]
data[30] => altsyncram_blg1:FIFOram.data_a[30]
data[31] => altsyncram_blg1:FIFOram.data_a[31]
data[32] => altsyncram_blg1:FIFOram.data_a[32]
data[33] => altsyncram_blg1:FIFOram.data_a[33]
data[34] => altsyncram_blg1:FIFOram.data_a[34]
data[35] => altsyncram_blg1:FIFOram.data_a[35]
data[36] => altsyncram_blg1:FIFOram.data_a[36]
data[37] => altsyncram_blg1:FIFOram.data_a[37]
data[38] => altsyncram_blg1:FIFOram.data_a[38]
data[39] => altsyncram_blg1:FIFOram.data_a[39]
data[40] => altsyncram_blg1:FIFOram.data_a[40]
data[41] => altsyncram_blg1:FIFOram.data_a[41]
data[42] => altsyncram_blg1:FIFOram.data_a[42]
data[43] => altsyncram_blg1:FIFOram.data_a[43]
data[44] => altsyncram_blg1:FIFOram.data_a[44]
data[45] => altsyncram_blg1:FIFOram.data_a[45]
data[46] => altsyncram_blg1:FIFOram.data_a[46]
data[47] => altsyncram_blg1:FIFOram.data_a[47]
data[48] => altsyncram_blg1:FIFOram.data_a[48]
data[49] => altsyncram_blg1:FIFOram.data_a[49]
data[50] => altsyncram_blg1:FIFOram.data_a[50]
data[51] => altsyncram_blg1:FIFOram.data_a[51]
data[52] => altsyncram_blg1:FIFOram.data_a[52]
data[53] => altsyncram_blg1:FIFOram.data_a[53]
data[54] => altsyncram_blg1:FIFOram.data_a[54]
data[55] => altsyncram_blg1:FIFOram.data_a[55]
data[56] => altsyncram_blg1:FIFOram.data_a[56]
data[57] => altsyncram_blg1:FIFOram.data_a[57]
data[58] => altsyncram_blg1:FIFOram.data_a[58]
data[59] => altsyncram_blg1:FIFOram.data_a[59]
data[60] => altsyncram_blg1:FIFOram.data_a[60]
data[61] => altsyncram_blg1:FIFOram.data_a[61]
data[62] => altsyncram_blg1:FIFOram.data_a[62]
data[63] => altsyncram_blg1:FIFOram.data_a[63]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_blg1:FIFOram.q_b[0]
q[1] <= altsyncram_blg1:FIFOram.q_b[1]
q[2] <= altsyncram_blg1:FIFOram.q_b[2]
q[3] <= altsyncram_blg1:FIFOram.q_b[3]
q[4] <= altsyncram_blg1:FIFOram.q_b[4]
q[5] <= altsyncram_blg1:FIFOram.q_b[5]
q[6] <= altsyncram_blg1:FIFOram.q_b[6]
q[7] <= altsyncram_blg1:FIFOram.q_b[7]
q[8] <= altsyncram_blg1:FIFOram.q_b[8]
q[9] <= altsyncram_blg1:FIFOram.q_b[9]
q[10] <= altsyncram_blg1:FIFOram.q_b[10]
q[11] <= altsyncram_blg1:FIFOram.q_b[11]
q[12] <= altsyncram_blg1:FIFOram.q_b[12]
q[13] <= altsyncram_blg1:FIFOram.q_b[13]
q[14] <= altsyncram_blg1:FIFOram.q_b[14]
q[15] <= altsyncram_blg1:FIFOram.q_b[15]
q[16] <= altsyncram_blg1:FIFOram.q_b[16]
q[17] <= altsyncram_blg1:FIFOram.q_b[17]
q[18] <= altsyncram_blg1:FIFOram.q_b[18]
q[19] <= altsyncram_blg1:FIFOram.q_b[19]
q[20] <= altsyncram_blg1:FIFOram.q_b[20]
q[21] <= altsyncram_blg1:FIFOram.q_b[21]
q[22] <= altsyncram_blg1:FIFOram.q_b[22]
q[23] <= altsyncram_blg1:FIFOram.q_b[23]
q[24] <= altsyncram_blg1:FIFOram.q_b[24]
q[25] <= altsyncram_blg1:FIFOram.q_b[25]
q[26] <= altsyncram_blg1:FIFOram.q_b[26]
q[27] <= altsyncram_blg1:FIFOram.q_b[27]
q[28] <= altsyncram_blg1:FIFOram.q_b[28]
q[29] <= altsyncram_blg1:FIFOram.q_b[29]
q[30] <= altsyncram_blg1:FIFOram.q_b[30]
q[31] <= altsyncram_blg1:FIFOram.q_b[31]
q[32] <= altsyncram_blg1:FIFOram.q_b[32]
q[33] <= altsyncram_blg1:FIFOram.q_b[33]
q[34] <= altsyncram_blg1:FIFOram.q_b[34]
q[35] <= altsyncram_blg1:FIFOram.q_b[35]
q[36] <= altsyncram_blg1:FIFOram.q_b[36]
q[37] <= altsyncram_blg1:FIFOram.q_b[37]
q[38] <= altsyncram_blg1:FIFOram.q_b[38]
q[39] <= altsyncram_blg1:FIFOram.q_b[39]
q[40] <= altsyncram_blg1:FIFOram.q_b[40]
q[41] <= altsyncram_blg1:FIFOram.q_b[41]
q[42] <= altsyncram_blg1:FIFOram.q_b[42]
q[43] <= altsyncram_blg1:FIFOram.q_b[43]
q[44] <= altsyncram_blg1:FIFOram.q_b[44]
q[45] <= altsyncram_blg1:FIFOram.q_b[45]
q[46] <= altsyncram_blg1:FIFOram.q_b[46]
q[47] <= altsyncram_blg1:FIFOram.q_b[47]
q[48] <= altsyncram_blg1:FIFOram.q_b[48]
q[49] <= altsyncram_blg1:FIFOram.q_b[49]
q[50] <= altsyncram_blg1:FIFOram.q_b[50]
q[51] <= altsyncram_blg1:FIFOram.q_b[51]
q[52] <= altsyncram_blg1:FIFOram.q_b[52]
q[53] <= altsyncram_blg1:FIFOram.q_b[53]
q[54] <= altsyncram_blg1:FIFOram.q_b[54]
q[55] <= altsyncram_blg1:FIFOram.q_b[55]
q[56] <= altsyncram_blg1:FIFOram.q_b[56]
q[57] <= altsyncram_blg1:FIFOram.q_b[57]
q[58] <= altsyncram_blg1:FIFOram.q_b[58]
q[59] <= altsyncram_blg1:FIFOram.q_b[59]
q[60] <= altsyncram_blg1:FIFOram.q_b[60]
q[61] <= altsyncram_blg1:FIFOram.q_b[61]
q[62] <= altsyncram_blg1:FIFOram.q_b[62]
q[63] <= altsyncram_blg1:FIFOram.q_b[63]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_l2b:rd_ptr_msb.sclr
sclr => cntr_237:usedw_counter.sclr
sclr => cntr_m2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_237:usedw_counter.q[0]
usedw[1] <= cntr_237:usedw_counter.q[1]
usedw[2] <= cntr_237:usedw_counter.q[2]
usedw[3] <= cntr_237:usedw_counter.q[3]
usedw[4] <= cntr_237:usedw_counter.q[4]
wreq => valid_wreq.IN0


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a961:auto_generated|a_dpfifo_4c31:dpfifo|altsyncram_blg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a961:auto_generated|a_dpfifo_4c31:dpfifo|cmpr_878:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a961:auto_generated|a_dpfifo_4c31:dpfifo|cmpr_878:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a961:auto_generated|a_dpfifo_4c31:dpfifo|cntr_l2b:rd_ptr_msb
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a961:auto_generated|a_dpfifo_4c31:dpfifo|cntr_237:usedw_counter
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Ze_value139_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value139_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value140|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a961:auto_generated|a_dpfifo_4c31:dpfifo|cntr_m2b:wr_ptr
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Z_value_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector
in_dec_pipelined_thread[0] => acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.dec_pipelined_thread
in_decrement[0] => acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.decrement
in_inc_pipelined_thread[0] => acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.inc_pipelined_thread
in_increment[0] => acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.increment
out_full[0] <= acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.full
out_throttle[0] <= acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.throttle
clock => acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.clock
resetn => acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Z_value_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector
clock => clock.IN1
resetn => resetn.IN1
increment => IIschedcount.IN0
increment => threads_count.OUTPUTSELECT
increment => Add0.IN2
decrement => Add0.IN1
full <= full.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add2.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add2.IN1
throttle <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Z_value_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector|acl_reset_handler:acl_reset_handler_inst
clk => clk.IN1
i_resetn => i_resetn.IN1
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Z_value_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline
clk => clk.IN1
i_resetn => resetn_synchronized.IN1
o_resetn_sync <= acl_reset_pulse_extender:pulse_extender.dout
o_resetn[0] <= acl_fanout_pipeline:reset_sync_fanout_pipeline_inst.out[0][0]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Z_value_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender
clk => ~NO_FANOUT~
din => dout.DATAIN
dout <= din.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value:thei_sfc_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_enter16_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value133:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_aunroll_x|i_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_avA0Z_value_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_cond_for_end_crit_edge_loopexit_average_value_c0_exit18_average_value_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst
clk => pipe[0][1][0].CLK
in[0] => pipe[0][1][0].DATAIN
out[0][0] <= out[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value
out_iowr_nb_return_o_fifovalid[0] <= st_write:theiowr_nb.o_fifovalid
in_i_data[0] => st_write:theiowr_nb.i_data[0]
in_i_data[1] => st_write:theiowr_nb.i_data[1]
in_i_data[2] => st_write:theiowr_nb.i_data[2]
in_i_data[3] => st_write:theiowr_nb.i_data[3]
in_i_data[4] => st_write:theiowr_nb.i_data[4]
in_i_data[5] => st_write:theiowr_nb.i_data[5]
in_i_data[6] => st_write:theiowr_nb.i_data[6]
in_i_data[7] => st_write:theiowr_nb.i_data[7]
in_i_data[8] => st_write:theiowr_nb.i_data[8]
in_i_data[9] => st_write:theiowr_nb.i_data[9]
in_i_data[10] => st_write:theiowr_nb.i_data[10]
in_i_data[11] => st_write:theiowr_nb.i_data[11]
in_i_data[12] => st_write:theiowr_nb.i_data[12]
in_i_data[13] => st_write:theiowr_nb.i_data[13]
in_i_data[14] => st_write:theiowr_nb.i_data[14]
in_i_data[15] => st_write:theiowr_nb.i_data[15]
in_i_data[16] => st_write:theiowr_nb.i_data[16]
in_i_data[17] => st_write:theiowr_nb.i_data[17]
in_i_data[18] => st_write:theiowr_nb.i_data[18]
in_i_data[19] => st_write:theiowr_nb.i_data[19]
in_i_data[20] => st_write:theiowr_nb.i_data[20]
in_i_data[21] => st_write:theiowr_nb.i_data[21]
in_i_data[22] => st_write:theiowr_nb.i_data[22]
in_i_data[23] => st_write:theiowr_nb.i_data[23]
in_i_data[24] => st_write:theiowr_nb.i_data[24]
in_i_data[25] => st_write:theiowr_nb.i_data[25]
in_i_data[26] => st_write:theiowr_nb.i_data[26]
in_i_data[27] => st_write:theiowr_nb.i_data[27]
in_i_data[28] => st_write:theiowr_nb.i_data[28]
in_i_data[29] => st_write:theiowr_nb.i_data[29]
in_i_data[30] => st_write:theiowr_nb.i_data[30]
in_i_data[31] => st_write:theiowr_nb.i_data[31]
in_i_valid[0] => st_write:theiowr_nb.i_valid
out_o_ack[0] <= st_write:theiowr_nb.o_ack
out_o_valid[0] <= st_write:theiowr_nb.o_valid
out_iowr_nb_return_o_fifodata[0] <= st_write:theiowr_nb.o_fifodata[0]
out_iowr_nb_return_o_fifodata[1] <= st_write:theiowr_nb.o_fifodata[1]
out_iowr_nb_return_o_fifodata[2] <= st_write:theiowr_nb.o_fifodata[2]
out_iowr_nb_return_o_fifodata[3] <= st_write:theiowr_nb.o_fifodata[3]
out_iowr_nb_return_o_fifodata[4] <= st_write:theiowr_nb.o_fifodata[4]
out_iowr_nb_return_o_fifodata[5] <= st_write:theiowr_nb.o_fifodata[5]
out_iowr_nb_return_o_fifodata[6] <= st_write:theiowr_nb.o_fifodata[6]
out_iowr_nb_return_o_fifodata[7] <= st_write:theiowr_nb.o_fifodata[7]
out_iowr_nb_return_o_fifodata[8] <= st_write:theiowr_nb.o_fifodata[8]
out_iowr_nb_return_o_fifodata[9] <= st_write:theiowr_nb.o_fifodata[9]
out_iowr_nb_return_o_fifodata[10] <= st_write:theiowr_nb.o_fifodata[10]
out_iowr_nb_return_o_fifodata[11] <= st_write:theiowr_nb.o_fifodata[11]
out_iowr_nb_return_o_fifodata[12] <= st_write:theiowr_nb.o_fifodata[12]
out_iowr_nb_return_o_fifodata[13] <= st_write:theiowr_nb.o_fifodata[13]
out_iowr_nb_return_o_fifodata[14] <= st_write:theiowr_nb.o_fifodata[14]
out_iowr_nb_return_o_fifodata[15] <= st_write:theiowr_nb.o_fifodata[15]
out_iowr_nb_return_o_fifodata[16] <= st_write:theiowr_nb.o_fifodata[16]
out_iowr_nb_return_o_fifodata[17] <= st_write:theiowr_nb.o_fifodata[17]
out_iowr_nb_return_o_fifodata[18] <= st_write:theiowr_nb.o_fifodata[18]
out_iowr_nb_return_o_fifodata[19] <= st_write:theiowr_nb.o_fifodata[19]
out_iowr_nb_return_o_fifodata[20] <= st_write:theiowr_nb.o_fifodata[20]
out_iowr_nb_return_o_fifodata[21] <= st_write:theiowr_nb.o_fifodata[21]
out_iowr_nb_return_o_fifodata[22] <= st_write:theiowr_nb.o_fifodata[22]
out_iowr_nb_return_o_fifodata[23] <= st_write:theiowr_nb.o_fifodata[23]
out_iowr_nb_return_o_fifodata[24] <= st_write:theiowr_nb.o_fifodata[24]
out_iowr_nb_return_o_fifodata[25] <= st_write:theiowr_nb.o_fifodata[25]
out_iowr_nb_return_o_fifodata[26] <= st_write:theiowr_nb.o_fifodata[26]
out_iowr_nb_return_o_fifodata[27] <= st_write:theiowr_nb.o_fifodata[27]
out_iowr_nb_return_o_fifodata[28] <= st_write:theiowr_nb.o_fifodata[28]
out_iowr_nb_return_o_fifodata[29] <= st_write:theiowr_nb.o_fifodata[29]
out_iowr_nb_return_o_fifodata[30] <= st_write:theiowr_nb.o_fifodata[30]
out_iowr_nb_return_o_fifodata[31] <= st_write:theiowr_nb.o_fifodata[31]
in_i_stall[0] => st_write:theiowr_nb.i_stall
out_o_stall[0] <= st_write:theiowr_nb.o_stall
clock => st_write:theiowr_nb.clock
resetn => st_write:theiowr_nb.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_iowr_nb_return_unnamed_average_value8_average_value134:thei_iowr_nb_return_unnamed_average_value8_average_value|st_write:theiowr_nb
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_predicate => o_fifovalid.IN0
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_valid => o_fifovalid.IN1
i_valid => o_valid.DATAIN
o_stall <= i_stall.DB_MAX_OUTPUT_PORT_TYPE
i_startofpacket => o_fifostartofpacket.DATAIN
i_endofpacket => o_fifoendofpacket.DATAIN
o_valid <= i_valid.DB_MAX_OUTPUT_PORT_TYPE
o_ack <= o_ack.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.DATAIN
i_stall => o_fifovalid.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifoready => o_ack.IN1
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
o_fifostartofpacket <= i_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
o_fifoendofpacket <= i_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value
in_data_in[0] => acl_push:thei_acl_push_i1_throttle_push_average_value136.data_in[0]
in_valid_in[0] => acl_push:thei_acl_push_i1_throttle_push_average_value136.valid_in
out_data_out[0] <= i_acl_push_i1_throttle_push_average_value_reg:thei_acl_push_i1_throttle_push_average_value_reg.out_data_out[0]
out_valid_out[0] <= i_acl_push_i1_throttle_push_average_value_reg:thei_acl_push_i1_throttle_push_average_value_reg.out_valid_out[0]
in_feedback_stall_in_1[0] => acl_push:thei_acl_push_i1_throttle_push_average_value136.feedback_stall_in
out_feedback_out_1[0] <= acl_push:thei_acl_push_i1_throttle_push_average_value136.feedback_out[0]
out_feedback_out_1[1] <= acl_push:thei_acl_push_i1_throttle_push_average_value136.feedback_out[1]
out_feedback_out_1[2] <= acl_push:thei_acl_push_i1_throttle_push_average_value136.feedback_out[2]
out_feedback_out_1[3] <= acl_push:thei_acl_push_i1_throttle_push_average_value136.feedback_out[3]
out_feedback_out_1[4] <= acl_push:thei_acl_push_i1_throttle_push_average_value136.feedback_out[4]
out_feedback_out_1[5] <= acl_push:thei_acl_push_i1_throttle_push_average_value136.feedback_out[5]
out_feedback_out_1[6] <= acl_push:thei_acl_push_i1_throttle_push_average_value136.feedback_out[6]
out_feedback_out_1[7] <= acl_push:thei_acl_push_i1_throttle_push_average_value136.feedback_out[7]
out_feedback_valid_out_1[0] <= acl_push:thei_acl_push_i1_throttle_push_average_value136.feedback_valid_out
in_stall_in[0] => i_acl_push_i1_throttle_push_average_value_reg:thei_acl_push_i1_throttle_push_average_value_reg.in_stall_in[0]
out_stall_out[0] <= acl_push:thei_acl_push_i1_throttle_push_average_value136.stall_out
clock => acl_push:thei_acl_push_i1_throttle_push_average_value136.clock
clock => i_acl_push_i1_throttle_push_average_value_reg:thei_acl_push_i1_throttle_push_average_value_reg.clock
resetn => acl_push:thei_acl_push_i1_throttle_push_average_value136.resetn
resetn => i_acl_push_i1_throttle_push_average_value_reg:thei_acl_push_i1_throttle_push_average_value_reg.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value|acl_push:thei_acl_push_i1_throttle_push_average_value136
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_out[1] <= acl_token_fifo_counter:fifo.data_out
feedback_out[2] <= acl_token_fifo_counter:fifo.data_out
feedback_out[3] <= acl_token_fifo_counter:fifo.data_out
feedback_out[4] <= acl_token_fifo_counter:fifo.data_out
feedback_out[5] <= acl_token_fifo_counter:fifo.data_out
feedback_out[6] <= acl_token_fifo_counter:fifo.data_out
feedback_out[7] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value|acl_push:thei_acl_push_i1_throttle_push_average_value136|acl_token_fifo_counter:fifo
clock => token[0].CLK
clock => token[-1].CLK
clock => valid_counter[0].CLK
resetn => token[0].ACLR
resetn => token[-1].ACLR
resetn => valid_counter[0].ACLR
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B3:thebb_average_value_B3|bb_average_value_B3_stall_region:thebb_average_value_B3_stall_region|i_acl_push_i1_throttle_push_average_value135:thei_acl_push_i1_throttle_push_average_value|i_acl_push_i1_throttle_push_average_value_reg:thei_acl_push_i1_throttle_push_average_value_reg
in_data_in[0] => i_acl_push_i1_throttle_push_average_value_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_acl_push_i1_throttle_push_average_value_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_acl_push_i1_throttle_push_average_value_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_acl_push_i1_throttle_push_average_value_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_acl_push_i1_throttle_push_average_value_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_acl_push_i1_throttle_push_average_value_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_acl_push_i1_throttle_push_average_value_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => i_acl_push_i1_throttle_push_average_value_reg_data_reg_q[0].CLK
clock => i_acl_push_i1_throttle_push_average_value_reg_valid_reg_q[0].CLK
resetn => i_acl_push_i1_throttle_push_average_value_reg_data_reg_q[0].ACLR
resetn => i_acl_push_i1_throttle_push_average_value_reg_valid_reg_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start
in_feedback_in_1[0] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_feedback_in_1[0]
in_feedback_in_1[1] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_feedback_in_1[1]
in_feedback_in_1[2] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_feedback_in_1[2]
in_feedback_in_1[3] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_feedback_in_1[3]
in_feedback_in_1[4] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_feedback_in_1[4]
in_feedback_in_1[5] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_feedback_in_1[5]
in_feedback_in_1[6] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_feedback_in_1[6]
in_feedback_in_1[7] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_feedback_in_1[7]
out_feedback_stall_out_1[0] <= bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.out_feedback_stall_out_1[0]
in_feedback_valid_in_1[0] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_feedback_valid_in_1[0]
in_N[0] => ~NO_FANOUT~
in_N[1] => ~NO_FANOUT~
in_N[2] => ~NO_FANOUT~
in_N[3] => ~NO_FANOUT~
in_N[4] => ~NO_FANOUT~
in_N[5] => ~NO_FANOUT~
in_N[6] => ~NO_FANOUT~
in_N[7] => ~NO_FANOUT~
in_N[8] => ~NO_FANOUT~
in_N[9] => ~NO_FANOUT~
in_N[10] => ~NO_FANOUT~
in_N[11] => ~NO_FANOUT~
in_N[12] => ~NO_FANOUT~
in_N[13] => ~NO_FANOUT~
in_N[14] => ~NO_FANOUT~
in_N[15] => ~NO_FANOUT~
in_N[16] => ~NO_FANOUT~
in_N[17] => ~NO_FANOUT~
in_N[18] => ~NO_FANOUT~
in_N[19] => ~NO_FANOUT~
in_N[20] => ~NO_FANOUT~
in_N[21] => ~NO_FANOUT~
in_N[22] => ~NO_FANOUT~
in_N[23] => ~NO_FANOUT~
in_N[24] => ~NO_FANOUT~
in_N[25] => ~NO_FANOUT~
in_N[26] => ~NO_FANOUT~
in_N[27] => ~NO_FANOUT~
in_N[28] => ~NO_FANOUT~
in_N[29] => ~NO_FANOUT~
in_N[30] => ~NO_FANOUT~
in_N[31] => ~NO_FANOUT~
in_a[0] => ~NO_FANOUT~
in_a[1] => ~NO_FANOUT~
in_a[2] => ~NO_FANOUT~
in_a[3] => ~NO_FANOUT~
in_a[4] => ~NO_FANOUT~
in_a[5] => ~NO_FANOUT~
in_a[6] => ~NO_FANOUT~
in_a[7] => ~NO_FANOUT~
in_a[8] => ~NO_FANOUT~
in_a[9] => ~NO_FANOUT~
in_a[10] => ~NO_FANOUT~
in_a[11] => ~NO_FANOUT~
in_a[12] => ~NO_FANOUT~
in_a[13] => ~NO_FANOUT~
in_a[14] => ~NO_FANOUT~
in_a[15] => ~NO_FANOUT~
in_a[16] => ~NO_FANOUT~
in_a[17] => ~NO_FANOUT~
in_a[18] => ~NO_FANOUT~
in_a[19] => ~NO_FANOUT~
in_a[20] => ~NO_FANOUT~
in_a[21] => ~NO_FANOUT~
in_a[22] => ~NO_FANOUT~
in_a[23] => ~NO_FANOUT~
in_a[24] => ~NO_FANOUT~
in_a[25] => ~NO_FANOUT~
in_a[26] => ~NO_FANOUT~
in_a[27] => ~NO_FANOUT~
in_a[28] => ~NO_FANOUT~
in_a[29] => ~NO_FANOUT~
in_a[30] => ~NO_FANOUT~
in_a[31] => ~NO_FANOUT~
in_a[32] => ~NO_FANOUT~
in_a[33] => ~NO_FANOUT~
in_a[34] => ~NO_FANOUT~
in_a[35] => ~NO_FANOUT~
in_a[36] => ~NO_FANOUT~
in_a[37] => ~NO_FANOUT~
in_a[38] => ~NO_FANOUT~
in_a[39] => ~NO_FANOUT~
in_a[40] => ~NO_FANOUT~
in_a[41] => ~NO_FANOUT~
in_a[42] => ~NO_FANOUT~
in_a[43] => ~NO_FANOUT~
in_a[44] => ~NO_FANOUT~
in_a[45] => ~NO_FANOUT~
in_a[46] => ~NO_FANOUT~
in_a[47] => ~NO_FANOUT~
in_a[48] => ~NO_FANOUT~
in_a[49] => ~NO_FANOUT~
in_a[50] => ~NO_FANOUT~
in_a[51] => ~NO_FANOUT~
in_a[52] => ~NO_FANOUT~
in_a[53] => ~NO_FANOUT~
in_a[54] => ~NO_FANOUT~
in_a[55] => ~NO_FANOUT~
in_a[56] => ~NO_FANOUT~
in_a[57] => ~NO_FANOUT~
in_a[58] => ~NO_FANOUT~
in_a[59] => ~NO_FANOUT~
in_a[60] => ~NO_FANOUT~
in_a[61] => ~NO_FANOUT~
in_a[62] => ~NO_FANOUT~
in_a[63] => ~NO_FANOUT~
in_iord_bl_do_i_fifodata[0] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_iord_bl_do_i_fifodata[0]
in_iord_bl_do_i_fifovalid[0] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_iord_bl_do_i_fifovalid[0]
in_stall_in_0[0] => average_value_B1_start_branch:theaverage_value_B1_start_branch.in_stall_in_0[0]
in_valid_in_0[0] => average_value_B1_start_merge:theaverage_value_B1_start_merge.in_valid_in_0[0]
in_valid_in_1[0] => average_value_B1_start_merge:theaverage_value_B1_start_merge.in_valid_in_1[0]
out_exiting_stall_out[0] <= bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_stall_out[0]
out_exiting_valid_out[0] <= bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_valid_out[0]
out_iord_bl_do_o_fifoready[0] <= bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.out_iord_bl_do_o_fifoready[0]
out_stall_out_0[0] <= average_value_B1_start_merge:theaverage_value_B1_start_merge.out_stall_out_0[0]
out_stall_out_1[0] <= average_value_B1_start_merge:theaverage_value_B1_start_merge.out_stall_out_1[0]
out_valid_out_0[0] <= average_value_B1_start_branch:theaverage_value_B1_start_branch.out_valid_out_0[0]
in_pipeline_stall_in[0] => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.out_pipeline_valid_out[0]
clock => average_value_B1_start_merge:theaverage_value_B1_start_merge.clock
clock => average_value_B1_start_branch:theaverage_value_B1_start_branch.clock
clock => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.clock
resetn => average_value_B1_start_merge:theaverage_value_B1_start_merge.resetn
resetn => average_value_B1_start_branch:theaverage_value_B1_start_branch.resetn
resetn => bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|average_value_B1_start_merge:theaverage_value_B1_start_merge
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_1[0] => valid_or_q.IN1
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|average_value_B1_start_branch:theaverage_value_B1_start_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region
out_iord_bl_do_o_fifoready[0] <= i_iord_bl_do_unnamed_average_value1_average_value14:thei_iord_bl_do_unnamed_average_value1_average_value.out_iord_bl_do_o_fifoready[0]
in_valid_in[0] => average_value_B1_start_merge_reg:theaverage_value_B1_start_merge_reg.in_valid_in[0]
in_valid_in[0] => SE_stall_entry_backStall.IN1
out_valid_out[0] <= SE_out_i_iord_bl_do_unnamed_average_value1_average_value_wireValid.DB_MAX_OUTPUT_PORT_TYPE
in_iord_bl_do_i_fifodata[0] => i_iord_bl_do_unnamed_average_value1_average_value14:thei_iord_bl_do_unnamed_average_value1_average_value.in_iord_bl_do_i_fifodata[0]
in_iord_bl_do_i_fifovalid[0] => i_iord_bl_do_unnamed_average_value1_average_value14:thei_iord_bl_do_unnamed_average_value1_average_value.in_iord_bl_do_i_fifovalid[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_valid_out[0] <= i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_stall_out[0] <= i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_stall_out[0]
in_feedback_in_1[0] => i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.in_feedback_in_1[0]
in_feedback_in_1[1] => i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.in_feedback_in_1[1]
in_feedback_in_1[2] => i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.in_feedback_in_1[2]
in_feedback_in_1[3] => i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.in_feedback_in_1[3]
in_feedback_in_1[4] => i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.in_feedback_in_1[4]
in_feedback_in_1[5] => i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.in_feedback_in_1[5]
in_feedback_in_1[6] => i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.in_feedback_in_1[6]
in_feedback_in_1[7] => i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.in_feedback_in_1[7]
out_feedback_stall_out_1[0] <= i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.out_feedback_stall_out_1[0]
in_feedback_valid_in_1[0] => i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.in_feedback_valid_in_1[0]
in_pipeline_stall_in[0] => i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x.out_pipeline_valid_out[0]
in_stall_in[0] => SE_out_i_iord_bl_do_unnamed_average_value1_average_value_backStall[0].IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
clock => i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x.clock
clock => SE_out_average_value_B1_start_merge_reg_fromReg1[0].CLK
clock => SE_out_average_value_B1_start_merge_reg_fromReg0[0].CLK
clock => bubble_out_i_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x_1_reg_R_v_0[0].CLK
clock => average_value_B1_start_merge_reg:theaverage_value_B1_start_merge_reg.clock
clock => i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.clock
clock => i_iord_bl_do_unnamed_average_value1_average_value14:thei_iord_bl_do_unnamed_average_value1_average_value.clock
resetn => i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x.resetn
resetn => average_value_B1_start_merge_reg:theaverage_value_B1_start_merge_reg.resetn
resetn => i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value.resetn
resetn => i_iord_bl_do_unnamed_average_value1_average_value14:thei_iord_bl_do_unnamed_average_value1_average_value.resetn
resetn => bubble_out_i_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x_1_reg_R_v_0[0].ACLR
resetn => SE_out_average_value_B1_start_merge_reg_fromReg1[0].ACLR
resetn => SE_out_average_value_B1_start_merge_reg_fromReg0[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x
in_i_valid[0] => input_accepted_and_q[0].IN1
in_unnamed_average_value0_0[0] => ~NO_FANOUT~
out_c0_exit_0[0] <= i_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value10:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value_aunroll_x.out_data_out_0[0]
out_c0_exit_1[0] <= i_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value10:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value_aunroll_x.out_data_out_1[0]
out_o_valid[0] <= i_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value10:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value_aunroll_x.out_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_valid_out[0] <= i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_valid_out[0]
in_pipeline_stall_in[0] => i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x.out_pipeline_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_stall_out[0] <= i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x.out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_stall_out[0]
in_i_stall[0] => i_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value10:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value_aunroll_x.in_stall_in[0]
out_o_stall[0] <= i_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value10:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value_aunroll_x.out_stall_entry[0]
clock => i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x.clock
clock => i_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value10:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value_aunroll_x.clock
resetn => i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x.resetn
resetn => i_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value10:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value_aunroll_x.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x|i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x
out_c0_exi1_0[0] <= <GND>
out_c0_exi1_1[0] <= i_acl_push_i1_notexitcond10_average_value8:thei_acl_push_i1_notexitcond10_average_value.out_data_out[0]
out_o_valid[0] <= in_i_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_valid_out[0] <= i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value.out_exiting_valid_out[0]
out_aclp_to_limiter_i_acl_pipeline_keep_going9_average_value_exiting_stall_out[0] <= i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value.out_exiting_stall_out[0]
in_pipeline_stall_in[0] => i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value.in_pipeline_stall_in[0]
out_pipeline_valid_out[0] <= i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value.out_pipeline_valid_out[0]
in_enable[0] => i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value.in_stall_in[0]
in_enable[0] => i_acl_push_i1_notexitcond10_average_value8:thei_acl_push_i1_notexitcond10_average_value.in_stall_in[0]
in_i_valid[0] => i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value.in_valid_in[0]
in_i_valid[0] => i_acl_push_i1_notexitcond10_average_value8:thei_acl_push_i1_notexitcond10_average_value.in_valid_in[0]
in_i_valid[0] => out_o_valid[0].DATAIN
clock => i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value.clock
clock => i_acl_push_i1_notexitcond10_average_value8:thei_acl_push_i1_notexitcond10_average_value.clock
resetn => i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value.resetn
resetn => i_acl_push_i1_notexitcond10_average_value8:thei_acl_push_i1_notexitcond10_average_value.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x|i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x|i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value
out_exiting_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.exiting_valid_out
in_data_in[0] => acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.data_in
in_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.valid_in
out_data_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.data_out
out_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.stall_in
out_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.stall_out
in_initeration_in[0] => acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.initeration_in
in_initeration_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.initeration_valid_in
in_not_exitcond_in[0] => acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.not_exitcond_in
in_not_exitcond_in[1] => ~NO_FANOUT~
in_not_exitcond_in[2] => ~NO_FANOUT~
in_not_exitcond_in[3] => ~NO_FANOUT~
in_not_exitcond_in[4] => ~NO_FANOUT~
in_not_exitcond_in[5] => ~NO_FANOUT~
in_not_exitcond_in[6] => ~NO_FANOUT~
in_not_exitcond_in[7] => ~NO_FANOUT~
in_not_exitcond_valid_in[0] => acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.not_exitcond_valid_in
in_pipeline_stall_in[0] => acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.pipeline_stall_in
in_pipeline_stall_in[0] => acl_dspba_buffer:thepassthru.buffer_in
out_initeration_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.pipeline_valid_out
clock => acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.clock
resetn => acl_pipeline:thei_acl_pipeline_keep_going9_average_value7.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x|i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x|i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value|acl_pipeline:thei_acl_pipeline_keep_going9_average_value7
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x|i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x|i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value|acl_pipeline:thei_acl_pipeline_keep_going9_average_value7|acl_staging_reg:asr
clk => r_data[0].CLK
clk => r_data[1].CLK
clk => r_data[2].CLK
clk => r_data[3].CLK
clk => r_data[4].CLK
clk => r_data[5].CLK
clk => r_data[6].CLK
clk => r_data[7].CLK
clk => r_data[8].CLK
clk => r_data[9].CLK
clk => r_data[10].CLK
clk => r_data[11].CLK
clk => r_data[12].CLK
clk => r_data[13].CLK
clk => r_data[14].CLK
clk => r_data[15].CLK
clk => r_data[16].CLK
clk => r_data[17].CLK
clk => r_data[18].CLK
clk => r_data[19].CLK
clk => r_data[20].CLK
clk => r_data[21].CLK
clk => r_data[22].CLK
clk => r_data[23].CLK
clk => r_data[24].CLK
clk => r_data[25].CLK
clk => r_data[26].CLK
clk => r_data[27].CLK
clk => r_data[28].CLK
clk => r_data[29].CLK
clk => r_data[30].CLK
clk => r_data[31].CLK
clk => r_valid.CLK
reset => r_valid.ACLR
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x|i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x|i_acl_pipeline_keep_going9_average_value6:thei_acl_pipeline_keep_going9_average_value|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x|i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x|i_acl_push_i1_notexitcond10_average_value8:thei_acl_push_i1_notexitcond10_average_value
in_data_in[0] => acl_push:thei_acl_push_i1_notexitcond10_average_value9.data_in[0]
in_valid_in[0] => acl_push:thei_acl_push_i1_notexitcond10_average_value9.valid_in
out_data_out[0] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.data_out[0]
out_valid_out[0] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.valid_out
in_feedback_stall_in_5[0] => acl_push:thei_acl_push_i1_notexitcond10_average_value9.feedback_stall_in
out_feedback_out_5[0] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.feedback_out[0]
out_feedback_out_5[1] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.feedback_out[1]
out_feedback_out_5[2] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.feedback_out[2]
out_feedback_out_5[3] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.feedback_out[3]
out_feedback_out_5[4] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.feedback_out[4]
out_feedback_out_5[5] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.feedback_out[5]
out_feedback_out_5[6] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.feedback_out[6]
out_feedback_out_5[7] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.feedback_out[7]
out_feedback_valid_out_5[0] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.feedback_valid_out
in_stall_in[0] => acl_push:thei_acl_push_i1_notexitcond10_average_value9.stall_in
out_stall_out[0] <= acl_push:thei_acl_push_i1_notexitcond10_average_value9.stall_out
clock => acl_push:thei_acl_push_i1_notexitcond10_average_value9.clock
resetn => acl_push:thei_acl_push_i1_notexitcond10_average_value9.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x|i_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4:thei_sfc_logic_c0_wt_entry_average_value_c0_enter_average_value4_aunroll_x|i_acl_push_i1_notexitcond10_average_value8:thei_acl_push_i1_notexitcond10_average_value|acl_push:thei_acl_push_i1_notexitcond10_average_value9
clock => consumed_upstream.CLK
clock => consumed_downstream.CLK
resetn => consumed_upstream.ACLR
resetn => consumed_downstream.ACLR
dir => push_upstream.IN0
data_in[0] => feedback_out[0].DATAIN
data_in[0] => data_out[0].DATAIN
data_in[1] => feedback_out[1].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => feedback_out[2].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => feedback_out[3].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => feedback_out[4].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => feedback_out[5].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => feedback_out[6].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => feedback_out[7].DATAIN
data_in[7] => data_out[7].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_upstream.ENA
stall_in => consumed_downstream.ENA
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_valid_out <= feedback_valid.DB_MAX_OUTPUT_PORT_TYPE
feedback_stall_in => stall_out.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x|i_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value10:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value_aunroll_x
in_data_in_0[0] => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.data_in[0]
in_data_in_1[0] => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.data_in[8]
in_input_accepted[0] => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.input_accepted
in_valid_in[0] => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.valid_in
out_data_out_0[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.data_out[0]
out_data_out_1[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.data_out[8]
out_enable[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.enable
out_valid_mask[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.valid_out
in_stall_in[0] => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.stall_in
out_stall_entry[0] <= acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.stall_entry
clock => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.clock
resetn => acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_sfc_c0_wt_entry_average_value_c0_enter_average_value:thei_sfc_c0_wt_entry_average_value_c0_enter_average_value_aunroll_x|i_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value10:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_average_value_c0_exit_average_value11
clock => threads_count[0].CLK
clock => IIschedcount[0].CLK
resetn => threads_count[0].ACLR
resetn => IIschedcount[0].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|average_value_B1_start_merge_reg:theaverage_value_B1_start_merge_reg
in_data_in[0] => average_value_B1_start_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => average_value_B1_start_merge_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= average_value_B1_start_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= average_value_B1_start_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => average_value_B1_start_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_average_value_B1_start_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= average_value_B1_start_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => average_value_B1_start_merge_reg_data_reg_q[0].CLK
clock => average_value_B1_start_merge_reg_valid_reg_q[0].CLK
resetn => average_value_B1_start_merge_reg_data_reg_q[0].ACLR
resetn => average_value_B1_start_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value
in_data_in[0] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.data_in[0]
in_dir[0] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.dir
in_predicate[0] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.valid_in
out_data_out[0] <= i_acl_pop_i1_throttle_pop_average_value_reg:thei_acl_pop_i1_throttle_pop_average_value_reg.out_data_out[0]
out_valid_out[0] <= i_acl_pop_i1_throttle_pop_average_value_reg:thei_acl_pop_i1_throttle_pop_average_value_reg.out_valid_out[0]
in_feedback_in_1[0] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.feedback_in[0]
in_feedback_in_1[1] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.feedback_in[1]
in_feedback_in_1[2] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.feedback_in[2]
in_feedback_in_1[3] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.feedback_in[3]
in_feedback_in_1[4] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.feedback_in[4]
in_feedback_in_1[5] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.feedback_in[5]
in_feedback_in_1[6] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.feedback_in[6]
in_feedback_in_1[7] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.feedback_in[7]
in_feedback_valid_in_1[0] => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.feedback_valid_in
out_feedback_stall_out_1[0] <= acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.feedback_stall_out
in_stall_in[0] => i_acl_pop_i1_throttle_pop_average_value_reg:thei_acl_pop_i1_throttle_pop_average_value_reg.in_stall_in[0]
out_stall_out[0] <= acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.stall_out
clock => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.clock
clock => i_acl_pop_i1_throttle_pop_average_value_reg:thei_acl_pop_i1_throttle_pop_average_value_reg.clock
resetn => acl_pop:thei_acl_pop_i1_throttle_pop_average_value13.resetn
resetn => i_acl_pop_i1_throttle_pop_average_value_reg:thei_acl_pop_i1_throttle_pop_average_value_reg.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value|acl_pop:thei_acl_pop_i1_throttle_pop_average_value13
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_acl_pop_i1_throttle_pop_average_value12:thei_acl_pop_i1_throttle_pop_average_value|i_acl_pop_i1_throttle_pop_average_value_reg:thei_acl_pop_i1_throttle_pop_average_value_reg
in_data_in[0] => i_acl_pop_i1_throttle_pop_average_value_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_acl_pop_i1_throttle_pop_average_value_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_acl_pop_i1_throttle_pop_average_value_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_acl_pop_i1_throttle_pop_average_value_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_acl_pop_i1_throttle_pop_average_value_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_acl_pop_i1_throttle_pop_average_value_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_acl_pop_i1_throttle_pop_average_value_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => i_acl_pop_i1_throttle_pop_average_value_reg_data_reg_q[0].CLK
clock => i_acl_pop_i1_throttle_pop_average_value_reg_valid_reg_q[0].CLK
resetn => i_acl_pop_i1_throttle_pop_average_value_reg_data_reg_q[0].ACLR
resetn => i_acl_pop_i1_throttle_pop_average_value_reg_valid_reg_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_iord_bl_do_unnamed_average_value1_average_value14:thei_iord_bl_do_unnamed_average_value1_average_value
in_iord_bl_do_i_fifovalid[0] => st_read:theiord.i_fifovalid
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => st_read:theiord.i_valid
out_o_data[0] <= st_read:theiord.o_data
out_o_valid[0] <= st_read:theiord.o_valid
in_iord_bl_do_i_fifodata[0] => st_read:theiord.i_fifodata
out_iord_bl_do_o_fifoready[0] <= st_read:theiord.o_fifoready
in_i_stall[0] => st_read:theiord.i_stall
out_o_stall[0] <= st_read:theiord.o_stall
clock => st_read:theiord.clock
resetn => st_read:theiord.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B1_start:thebb_average_value_B1_start|bb_average_value_B1_start_stall_region:thebb_average_value_B1_start_stall_region|i_iord_bl_do_unnamed_average_value1_average_value14:thei_iord_bl_do_unnamed_average_value1_average_value|st_read:theiord
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_init => ~NO_FANOUT~
i_predicate => data_downstream.IN0
i_predicate => o_stall.IN0
i_valid => data_downstream.IN1
i_valid => o_stall.IN1
i_valid => initready.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
i_stall => initready.IN1
o_data[0] <= i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
o_datavalid <= feedback_downstream.DB_MAX_OUTPUT_PORT_TYPE
o_startofpacket <= i_fifostartofpacket.DB_MAX_OUTPUT_PORT_TYPE
o_endofpacket <= i_fifoendofpacket.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => o_data[0].DATAIN
i_fifovalid => feedback_downstream.IN1
i_fifovalid => o_stall.IN1
o_fifoready <= initready.DB_MAX_OUTPUT_PORT_TYPE
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
i_fifostartofpacket => o_startofpacket.DATAIN
i_fifoendofpacket => o_endofpacket.DATAIN
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce
in_N[0] => ~NO_FANOUT~
in_N[1] => ~NO_FANOUT~
in_N[2] => ~NO_FANOUT~
in_N[3] => ~NO_FANOUT~
in_N[4] => ~NO_FANOUT~
in_N[5] => ~NO_FANOUT~
in_N[6] => ~NO_FANOUT~
in_N[7] => ~NO_FANOUT~
in_N[8] => ~NO_FANOUT~
in_N[9] => ~NO_FANOUT~
in_N[10] => ~NO_FANOUT~
in_N[11] => ~NO_FANOUT~
in_N[12] => ~NO_FANOUT~
in_N[13] => ~NO_FANOUT~
in_N[14] => ~NO_FANOUT~
in_N[15] => ~NO_FANOUT~
in_N[16] => ~NO_FANOUT~
in_N[17] => ~NO_FANOUT~
in_N[18] => ~NO_FANOUT~
in_N[19] => ~NO_FANOUT~
in_N[20] => ~NO_FANOUT~
in_N[21] => ~NO_FANOUT~
in_N[22] => ~NO_FANOUT~
in_N[23] => ~NO_FANOUT~
in_N[24] => ~NO_FANOUT~
in_N[25] => ~NO_FANOUT~
in_N[26] => ~NO_FANOUT~
in_N[27] => ~NO_FANOUT~
in_N[28] => ~NO_FANOUT~
in_N[29] => ~NO_FANOUT~
in_N[30] => ~NO_FANOUT~
in_N[31] => ~NO_FANOUT~
in_a[0] => ~NO_FANOUT~
in_a[1] => ~NO_FANOUT~
in_a[2] => ~NO_FANOUT~
in_a[3] => ~NO_FANOUT~
in_a[4] => ~NO_FANOUT~
in_a[5] => ~NO_FANOUT~
in_a[6] => ~NO_FANOUT~
in_a[7] => ~NO_FANOUT~
in_a[8] => ~NO_FANOUT~
in_a[9] => ~NO_FANOUT~
in_a[10] => ~NO_FANOUT~
in_a[11] => ~NO_FANOUT~
in_a[12] => ~NO_FANOUT~
in_a[13] => ~NO_FANOUT~
in_a[14] => ~NO_FANOUT~
in_a[15] => ~NO_FANOUT~
in_a[16] => ~NO_FANOUT~
in_a[17] => ~NO_FANOUT~
in_a[18] => ~NO_FANOUT~
in_a[19] => ~NO_FANOUT~
in_a[20] => ~NO_FANOUT~
in_a[21] => ~NO_FANOUT~
in_a[22] => ~NO_FANOUT~
in_a[23] => ~NO_FANOUT~
in_a[24] => ~NO_FANOUT~
in_a[25] => ~NO_FANOUT~
in_a[26] => ~NO_FANOUT~
in_a[27] => ~NO_FANOUT~
in_a[28] => ~NO_FANOUT~
in_a[29] => ~NO_FANOUT~
in_a[30] => ~NO_FANOUT~
in_a[31] => ~NO_FANOUT~
in_a[32] => ~NO_FANOUT~
in_a[33] => ~NO_FANOUT~
in_a[34] => ~NO_FANOUT~
in_a[35] => ~NO_FANOUT~
in_a[36] => ~NO_FANOUT~
in_a[37] => ~NO_FANOUT~
in_a[38] => ~NO_FANOUT~
in_a[39] => ~NO_FANOUT~
in_a[40] => ~NO_FANOUT~
in_a[41] => ~NO_FANOUT~
in_a[42] => ~NO_FANOUT~
in_a[43] => ~NO_FANOUT~
in_a[44] => ~NO_FANOUT~
in_a[45] => ~NO_FANOUT~
in_a[46] => ~NO_FANOUT~
in_a[47] => ~NO_FANOUT~
in_a[48] => ~NO_FANOUT~
in_a[49] => ~NO_FANOUT~
in_a[50] => ~NO_FANOUT~
in_a[51] => ~NO_FANOUT~
in_a[52] => ~NO_FANOUT~
in_a[53] => ~NO_FANOUT~
in_a[54] => ~NO_FANOUT~
in_a[55] => ~NO_FANOUT~
in_a[56] => ~NO_FANOUT~
in_a[57] => ~NO_FANOUT~
in_a[58] => ~NO_FANOUT~
in_a[59] => ~NO_FANOUT~
in_a[60] => ~NO_FANOUT~
in_a[61] => ~NO_FANOUT~
in_a[62] => ~NO_FANOUT~
in_a[63] => ~NO_FANOUT~
in_stall_in_0[0] => average_value_B0_runOnce_branch:theaverage_value_B0_runOnce_branch.in_stall_in_0[0]
in_valid_in_0[0] => average_value_B0_runOnce_merge:theaverage_value_B0_runOnce_merge.in_valid_in_0[0]
out_stall_out_0[0] <= average_value_B0_runOnce_merge:theaverage_value_B0_runOnce_merge.out_stall_out_0[0]
out_valid_out_0[0] <= average_value_B0_runOnce_branch:theaverage_value_B0_runOnce_branch.out_valid_out_0[0]
clock => average_value_B0_runOnce_branch:theaverage_value_B0_runOnce_branch.clock
clock => bb_average_value_B0_runOnce_stall_region:thebb_average_value_B0_runOnce_stall_region.clock
clock => average_value_B0_runOnce_merge:theaverage_value_B0_runOnce_merge.clock
resetn => average_value_B0_runOnce_branch:theaverage_value_B0_runOnce_branch.resetn
resetn => bb_average_value_B0_runOnce_stall_region:thebb_average_value_B0_runOnce_stall_region.resetn
resetn => average_value_B0_runOnce_merge:theaverage_value_B0_runOnce_merge.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce|average_value_B0_runOnce_branch:theaverage_value_B0_runOnce_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce|bb_average_value_B0_runOnce_stall_region:thebb_average_value_B0_runOnce_stall_region
in_valid_in[0] => average_value_B0_runOnce_merge_reg:theaverage_value_B0_runOnce_merge_reg.in_valid_in[0]
in_valid_in[0] => SE_stall_entry_backStall.IN1
out_valid_out[0] <= i_acl_pop_i1_wt_limpop_average_value0:thei_acl_pop_i1_wt_limpop_average_value.out_valid_out[0]
in_stall_in[0] => SE_out_i_acl_pop_i1_wt_limpop_average_value_backStall[0].IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
clock => average_value_B0_runOnce_merge_reg:theaverage_value_B0_runOnce_merge_reg.clock
clock => SE_out_average_value_B0_runOnce_merge_reg_fromReg1[0].CLK
clock => SE_out_average_value_B0_runOnce_merge_reg_fromReg0[0].CLK
clock => i_acl_push_i1_wt_limpush_average_value2:thei_acl_push_i1_wt_limpush_average_value.clock
clock => i_acl_pop_i1_wt_limpop_average_value0:thei_acl_pop_i1_wt_limpop_average_value.clock
resetn => average_value_B0_runOnce_merge_reg:theaverage_value_B0_runOnce_merge_reg.resetn
resetn => i_acl_push_i1_wt_limpush_average_value2:thei_acl_push_i1_wt_limpush_average_value.resetn
resetn => i_acl_pop_i1_wt_limpop_average_value0:thei_acl_pop_i1_wt_limpop_average_value.resetn
resetn => SE_out_average_value_B0_runOnce_merge_reg_fromReg1[0].ACLR
resetn => SE_out_average_value_B0_runOnce_merge_reg_fromReg0[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce|bb_average_value_B0_runOnce_stall_region:thebb_average_value_B0_runOnce_stall_region|average_value_B0_runOnce_merge_reg:theaverage_value_B0_runOnce_merge_reg
in_data_in[0] => average_value_B0_runOnce_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => average_value_B0_runOnce_merge_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= average_value_B0_runOnce_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= average_value_B0_runOnce_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => average_value_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_average_value_B0_runOnce_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= average_value_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => average_value_B0_runOnce_merge_reg_data_reg_q[0].CLK
clock => average_value_B0_runOnce_merge_reg_valid_reg_q[0].CLK
resetn => average_value_B0_runOnce_merge_reg_data_reg_q[0].ACLR
resetn => average_value_B0_runOnce_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce|bb_average_value_B0_runOnce_stall_region:thebb_average_value_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_average_value2:thei_acl_push_i1_wt_limpush_average_value
in_data_in[0] => acl_push:thei_acl_push_i1_wt_limpush_average_value3.data_in[0]
in_valid_in[0] => acl_push:thei_acl_push_i1_wt_limpush_average_value3.valid_in
out_data_out[0] <= i_acl_push_i1_wt_limpush_average_value_reg:thei_acl_push_i1_wt_limpush_average_value_reg.out_data_out[0]
out_valid_out[0] <= i_acl_push_i1_wt_limpush_average_value_reg:thei_acl_push_i1_wt_limpush_average_value_reg.out_valid_out[0]
in_feedback_stall_in_0[0] => acl_push:thei_acl_push_i1_wt_limpush_average_value3.feedback_stall_in
out_feedback_out_0[0] <= acl_push:thei_acl_push_i1_wt_limpush_average_value3.feedback_out[0]
out_feedback_out_0[1] <= acl_push:thei_acl_push_i1_wt_limpush_average_value3.feedback_out[1]
out_feedback_out_0[2] <= acl_push:thei_acl_push_i1_wt_limpush_average_value3.feedback_out[2]
out_feedback_out_0[3] <= acl_push:thei_acl_push_i1_wt_limpush_average_value3.feedback_out[3]
out_feedback_out_0[4] <= acl_push:thei_acl_push_i1_wt_limpush_average_value3.feedback_out[4]
out_feedback_out_0[5] <= acl_push:thei_acl_push_i1_wt_limpush_average_value3.feedback_out[5]
out_feedback_out_0[6] <= acl_push:thei_acl_push_i1_wt_limpush_average_value3.feedback_out[6]
out_feedback_out_0[7] <= acl_push:thei_acl_push_i1_wt_limpush_average_value3.feedback_out[7]
out_feedback_valid_out_0[0] <= acl_push:thei_acl_push_i1_wt_limpush_average_value3.feedback_valid_out
in_stall_in[0] => i_acl_push_i1_wt_limpush_average_value_reg:thei_acl_push_i1_wt_limpush_average_value_reg.in_stall_in[0]
out_stall_out[0] <= acl_push:thei_acl_push_i1_wt_limpush_average_value3.stall_out
clock => acl_push:thei_acl_push_i1_wt_limpush_average_value3.clock
clock => i_acl_push_i1_wt_limpush_average_value_reg:thei_acl_push_i1_wt_limpush_average_value_reg.clock
resetn => acl_push:thei_acl_push_i1_wt_limpush_average_value3.resetn
resetn => i_acl_push_i1_wt_limpush_average_value_reg:thei_acl_push_i1_wt_limpush_average_value_reg.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce|bb_average_value_B0_runOnce_stall_region:thebb_average_value_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_average_value2:thei_acl_push_i1_wt_limpush_average_value|acl_push:thei_acl_push_i1_wt_limpush_average_value3
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_out[1] <= acl_token_fifo_counter:fifo.data_out
feedback_out[2] <= acl_token_fifo_counter:fifo.data_out
feedback_out[3] <= acl_token_fifo_counter:fifo.data_out
feedback_out[4] <= acl_token_fifo_counter:fifo.data_out
feedback_out[5] <= acl_token_fifo_counter:fifo.data_out
feedback_out[6] <= acl_token_fifo_counter:fifo.data_out
feedback_out[7] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce|bb_average_value_B0_runOnce_stall_region:thebb_average_value_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_average_value2:thei_acl_push_i1_wt_limpush_average_value|acl_push:thei_acl_push_i1_wt_limpush_average_value3|acl_token_fifo_counter:fifo
clock => token[0].CLK
clock => token[-1].CLK
clock => valid_counter[0].CLK
resetn => token[0].ACLR
resetn => token[-1].ACLR
resetn => valid_counter[0].ACLR
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce|bb_average_value_B0_runOnce_stall_region:thebb_average_value_B0_runOnce_stall_region|i_acl_push_i1_wt_limpush_average_value2:thei_acl_push_i1_wt_limpush_average_value|i_acl_push_i1_wt_limpush_average_value_reg:thei_acl_push_i1_wt_limpush_average_value_reg
in_data_in[0] => i_acl_push_i1_wt_limpush_average_value_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_acl_push_i1_wt_limpush_average_value_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_acl_push_i1_wt_limpush_average_value_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_acl_push_i1_wt_limpush_average_value_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_acl_push_i1_wt_limpush_average_value_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_acl_push_i1_wt_limpush_average_value_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_acl_push_i1_wt_limpush_average_value_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => i_acl_push_i1_wt_limpush_average_value_reg_data_reg_q[0].CLK
clock => i_acl_push_i1_wt_limpush_average_value_reg_valid_reg_q[0].CLK
resetn => i_acl_push_i1_wt_limpush_average_value_reg_data_reg_q[0].ACLR
resetn => i_acl_push_i1_wt_limpush_average_value_reg_valid_reg_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce|bb_average_value_B0_runOnce_stall_region:thebb_average_value_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_average_value0:thei_acl_pop_i1_wt_limpop_average_value
in_data_in[0] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.data_in[0]
in_dir[0] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.dir
in_predicate[0] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.predicate
in_valid_in[0] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.valid_in
out_data_out[0] <= i_acl_pop_i1_wt_limpop_average_value_reg:thei_acl_pop_i1_wt_limpop_average_value_reg.out_data_out[0]
out_valid_out[0] <= i_acl_pop_i1_wt_limpop_average_value_reg:thei_acl_pop_i1_wt_limpop_average_value_reg.out_valid_out[0]
in_feedback_in_0[0] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.feedback_in[0]
in_feedback_in_0[1] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.feedback_in[1]
in_feedback_in_0[2] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.feedback_in[2]
in_feedback_in_0[3] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.feedback_in[3]
in_feedback_in_0[4] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.feedback_in[4]
in_feedback_in_0[5] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.feedback_in[5]
in_feedback_in_0[6] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.feedback_in[6]
in_feedback_in_0[7] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.feedback_in[7]
in_feedback_valid_in_0[0] => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.feedback_valid_in
out_feedback_stall_out_0[0] <= acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.feedback_stall_out
in_stall_in[0] => i_acl_pop_i1_wt_limpop_average_value_reg:thei_acl_pop_i1_wt_limpop_average_value_reg.in_stall_in[0]
out_stall_out[0] <= acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.stall_out
clock => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.clock
clock => i_acl_pop_i1_wt_limpop_average_value_reg:thei_acl_pop_i1_wt_limpop_average_value_reg.clock
resetn => acl_pop:thei_acl_pop_i1_wt_limpop_average_value1.resetn
resetn => i_acl_pop_i1_wt_limpop_average_value_reg:thei_acl_pop_i1_wt_limpop_average_value_reg.resetn


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce|bb_average_value_B0_runOnce_stall_region:thebb_average_value_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_average_value0:thei_acl_pop_i1_wt_limpop_average_value|acl_pop:thei_acl_pop_i1_wt_limpop_average_value1
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce|bb_average_value_B0_runOnce_stall_region:thebb_average_value_B0_runOnce_stall_region|i_acl_pop_i1_wt_limpop_average_value0:thei_acl_pop_i1_wt_limpop_average_value|i_acl_pop_i1_wt_limpop_average_value_reg:thei_acl_pop_i1_wt_limpop_average_value_reg
in_data_in[0] => i_acl_pop_i1_wt_limpop_average_value_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_acl_pop_i1_wt_limpop_average_value_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_acl_pop_i1_wt_limpop_average_value_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_acl_pop_i1_wt_limpop_average_value_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_acl_pop_i1_wt_limpop_average_value_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_acl_pop_i1_wt_limpop_average_value_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_acl_pop_i1_wt_limpop_average_value_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => i_acl_pop_i1_wt_limpop_average_value_reg_data_reg_q[0].CLK
clock => i_acl_pop_i1_wt_limpop_average_value_reg_valid_reg_q[0].CLK
resetn => i_acl_pop_i1_wt_limpop_average_value_reg_data_reg_q[0].ACLR
resetn => i_acl_pop_i1_wt_limpop_average_value_reg_valid_reg_q[0].ACLR


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|average_value_function:theaverage_value_function|bb_average_value_B0_runOnce:thebb_average_value_B0_runOnce|average_value_B0_runOnce_merge:theaverage_value_B0_runOnce_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_function_wrapper:average_value_internal|acl_reset_wire:thereset_wire_inst
clock => ~NO_FANOUT~
resetn => o_resetn.DATAIN
o_resetn <= resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_avm_to_ic:local_mem_system_aspace5.local_mem_group[0].master[0].avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_avm_to_ic:local_mem_system_aspace5.local_mem_group[0].master[1].avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0
clk => clk.IN4
resetn => resetn.IN1
avs_port1_enable => ~NO_FANOUT~
avs_port2_enable => ~NO_FANOUT~
avs_port1_writedata[0] => block_n[0].r_port1_writedata_input_pipe[1][0].DATAIN
avs_port1_writedata[1] => block_n[0].r_port1_writedata_input_pipe[1][1].DATAIN
avs_port1_writedata[2] => block_n[0].r_port1_writedata_input_pipe[1][2].DATAIN
avs_port1_writedata[3] => block_n[0].r_port1_writedata_input_pipe[1][3].DATAIN
avs_port1_writedata[4] => block_n[0].r_port1_writedata_input_pipe[1][4].DATAIN
avs_port1_writedata[5] => block_n[0].r_port1_writedata_input_pipe[1][5].DATAIN
avs_port1_writedata[6] => block_n[0].r_port1_writedata_input_pipe[1][6].DATAIN
avs_port1_writedata[7] => block_n[0].r_port1_writedata_input_pipe[1][7].DATAIN
avs_port1_writedata[8] => block_n[0].r_port1_writedata_input_pipe[1][8].DATAIN
avs_port1_writedata[9] => block_n[0].r_port1_writedata_input_pipe[1][9].DATAIN
avs_port1_writedata[10] => block_n[0].r_port1_writedata_input_pipe[1][10].DATAIN
avs_port1_writedata[11] => block_n[0].r_port1_writedata_input_pipe[1][11].DATAIN
avs_port1_writedata[12] => block_n[0].r_port1_writedata_input_pipe[1][12].DATAIN
avs_port1_writedata[13] => block_n[0].r_port1_writedata_input_pipe[1][13].DATAIN
avs_port1_writedata[14] => block_n[0].r_port1_writedata_input_pipe[1][14].DATAIN
avs_port1_writedata[15] => block_n[0].r_port1_writedata_input_pipe[1][15].DATAIN
avs_port1_writedata[16] => block_n[0].r_port1_writedata_input_pipe[1][16].DATAIN
avs_port1_writedata[17] => block_n[0].r_port1_writedata_input_pipe[1][17].DATAIN
avs_port1_writedata[18] => block_n[0].r_port1_writedata_input_pipe[1][18].DATAIN
avs_port1_writedata[19] => block_n[0].r_port1_writedata_input_pipe[1][19].DATAIN
avs_port1_writedata[20] => block_n[0].r_port1_writedata_input_pipe[1][20].DATAIN
avs_port1_writedata[21] => block_n[0].r_port1_writedata_input_pipe[1][21].DATAIN
avs_port1_writedata[22] => block_n[0].r_port1_writedata_input_pipe[1][22].DATAIN
avs_port1_writedata[23] => block_n[0].r_port1_writedata_input_pipe[1][23].DATAIN
avs_port1_writedata[24] => block_n[0].r_port1_writedata_input_pipe[1][24].DATAIN
avs_port1_writedata[25] => block_n[0].r_port1_writedata_input_pipe[1][25].DATAIN
avs_port1_writedata[26] => block_n[0].r_port1_writedata_input_pipe[1][26].DATAIN
avs_port1_writedata[27] => block_n[0].r_port1_writedata_input_pipe[1][27].DATAIN
avs_port1_writedata[28] => block_n[0].r_port1_writedata_input_pipe[1][28].DATAIN
avs_port1_writedata[29] => block_n[0].r_port1_writedata_input_pipe[1][29].DATAIN
avs_port1_writedata[30] => block_n[0].r_port1_writedata_input_pipe[1][30].DATAIN
avs_port1_writedata[31] => block_n[0].r_port1_writedata_input_pipe[1][31].DATAIN
avs_port2_writedata[0] => block_n[0].r_port2_writedata_input_pipe[1][0].DATAIN
avs_port2_writedata[1] => block_n[0].r_port2_writedata_input_pipe[1][1].DATAIN
avs_port2_writedata[2] => block_n[0].r_port2_writedata_input_pipe[1][2].DATAIN
avs_port2_writedata[3] => block_n[0].r_port2_writedata_input_pipe[1][3].DATAIN
avs_port2_writedata[4] => block_n[0].r_port2_writedata_input_pipe[1][4].DATAIN
avs_port2_writedata[5] => block_n[0].r_port2_writedata_input_pipe[1][5].DATAIN
avs_port2_writedata[6] => block_n[0].r_port2_writedata_input_pipe[1][6].DATAIN
avs_port2_writedata[7] => block_n[0].r_port2_writedata_input_pipe[1][7].DATAIN
avs_port2_writedata[8] => block_n[0].r_port2_writedata_input_pipe[1][8].DATAIN
avs_port2_writedata[9] => block_n[0].r_port2_writedata_input_pipe[1][9].DATAIN
avs_port2_writedata[10] => block_n[0].r_port2_writedata_input_pipe[1][10].DATAIN
avs_port2_writedata[11] => block_n[0].r_port2_writedata_input_pipe[1][11].DATAIN
avs_port2_writedata[12] => block_n[0].r_port2_writedata_input_pipe[1][12].DATAIN
avs_port2_writedata[13] => block_n[0].r_port2_writedata_input_pipe[1][13].DATAIN
avs_port2_writedata[14] => block_n[0].r_port2_writedata_input_pipe[1][14].DATAIN
avs_port2_writedata[15] => block_n[0].r_port2_writedata_input_pipe[1][15].DATAIN
avs_port2_writedata[16] => block_n[0].r_port2_writedata_input_pipe[1][16].DATAIN
avs_port2_writedata[17] => block_n[0].r_port2_writedata_input_pipe[1][17].DATAIN
avs_port2_writedata[18] => block_n[0].r_port2_writedata_input_pipe[1][18].DATAIN
avs_port2_writedata[19] => block_n[0].r_port2_writedata_input_pipe[1][19].DATAIN
avs_port2_writedata[20] => block_n[0].r_port2_writedata_input_pipe[1][20].DATAIN
avs_port2_writedata[21] => block_n[0].r_port2_writedata_input_pipe[1][21].DATAIN
avs_port2_writedata[22] => block_n[0].r_port2_writedata_input_pipe[1][22].DATAIN
avs_port2_writedata[23] => block_n[0].r_port2_writedata_input_pipe[1][23].DATAIN
avs_port2_writedata[24] => block_n[0].r_port2_writedata_input_pipe[1][24].DATAIN
avs_port2_writedata[25] => block_n[0].r_port2_writedata_input_pipe[1][25].DATAIN
avs_port2_writedata[26] => block_n[0].r_port2_writedata_input_pipe[1][26].DATAIN
avs_port2_writedata[27] => block_n[0].r_port2_writedata_input_pipe[1][27].DATAIN
avs_port2_writedata[28] => block_n[0].r_port2_writedata_input_pipe[1][28].DATAIN
avs_port2_writedata[29] => block_n[0].r_port2_writedata_input_pipe[1][29].DATAIN
avs_port2_writedata[30] => block_n[0].r_port2_writedata_input_pipe[1][30].DATAIN
avs_port2_writedata[31] => block_n[0].r_port2_writedata_input_pipe[1][31].DATAIN
avs_port1_byteenable[0] => block_n[0].r_port1_byteenable_input_pipe[1][0].DATAIN
avs_port1_byteenable[1] => block_n[0].r_port1_byteenable_input_pipe[1][1].DATAIN
avs_port1_byteenable[2] => block_n[0].r_port1_byteenable_input_pipe[1][2].DATAIN
avs_port1_byteenable[3] => block_n[0].r_port1_byteenable_input_pipe[1][3].DATAIN
avs_port2_byteenable[0] => block_n[0].r_port2_byteenable_input_pipe[1][0].DATAIN
avs_port2_byteenable[1] => block_n[0].r_port2_byteenable_input_pipe[1][1].DATAIN
avs_port2_byteenable[2] => block_n[0].r_port2_byteenable_input_pipe[1][2].DATAIN
avs_port2_byteenable[3] => block_n[0].r_port2_byteenable_input_pipe[1][3].DATAIN
avs_port1_address[0] => block_n[0].r_port1_address_input_pipe[1][0].DATAIN
avs_port1_address[1] => block_n[0].r_port1_address_input_pipe[1][1].DATAIN
avs_port1_address[2] => block_n[0].r_port1_address_input_pipe[1][2].DATAIN
avs_port1_address[3] => block_n[0].r_port1_address_input_pipe[1][3].DATAIN
avs_port1_address[4] => block_n[0].r_port1_address_input_pipe[1][4].DATAIN
avs_port1_address[5] => block_n[0].r_port1_address_input_pipe[1][5].DATAIN
avs_port2_address[0] => block_n[0].r_port2_address_input_pipe[1][0].DATAIN
avs_port2_address[1] => block_n[0].r_port2_address_input_pipe[1][1].DATAIN
avs_port2_address[2] => block_n[0].r_port2_address_input_pipe[1][2].DATAIN
avs_port2_address[3] => block_n[0].r_port2_address_input_pipe[1][3].DATAIN
avs_port2_address[4] => block_n[0].r_port2_address_input_pipe[1][4].DATAIN
avs_port2_address[5] => block_n[0].r_port2_address_input_pipe[1][5].DATAIN
avs_port1_read => avs_port1_read.IN1
avs_port2_read => avs_port2_read.IN1
avs_port1_write => r_port1_write_input_pipe.DATAB
avs_port2_write => r_port2_write_input_pipe.DATAB
avs_port1_readdata[0] <= avs_port1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[1] <= avs_port1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[2] <= avs_port1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[3] <= avs_port1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[4] <= avs_port1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[5] <= avs_port1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[6] <= avs_port1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[7] <= avs_port1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[8] <= avs_port1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[9] <= avs_port1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[10] <= avs_port1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[11] <= avs_port1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[12] <= avs_port1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[13] <= avs_port1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[14] <= avs_port1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[15] <= avs_port1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[16] <= avs_port1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[17] <= avs_port1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[18] <= avs_port1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[19] <= avs_port1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[20] <= avs_port1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[21] <= avs_port1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[22] <= avs_port1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[23] <= avs_port1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[24] <= avs_port1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[25] <= avs_port1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[26] <= avs_port1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[27] <= avs_port1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[28] <= avs_port1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[29] <= avs_port1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[30] <= avs_port1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdata[31] <= avs_port1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[0] <= avs_port2_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[1] <= avs_port2_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[2] <= avs_port2_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[3] <= avs_port2_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[4] <= avs_port2_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[5] <= avs_port2_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[6] <= avs_port2_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[7] <= avs_port2_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[8] <= avs_port2_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[9] <= avs_port2_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[10] <= avs_port2_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[11] <= avs_port2_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[12] <= avs_port2_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[13] <= avs_port2_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[14] <= avs_port2_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[15] <= avs_port2_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[16] <= avs_port2_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[17] <= avs_port2_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[18] <= avs_port2_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[19] <= avs_port2_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[20] <= avs_port2_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[21] <= avs_port2_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[22] <= avs_port2_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[23] <= avs_port2_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[24] <= avs_port2_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[25] <= avs_port2_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[26] <= avs_port2_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[27] <= avs_port2_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[28] <= avs_port2_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[29] <= avs_port2_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[30] <= avs_port2_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
avs_port2_readdata[31] <= avs_port2_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
avs_port1_readdatavalid <= _acl_mem1x_shiftreg:readatavalid_1.Q
avs_port2_readdatavalid <= _acl_mem1x_shiftreg:readatavalid_2.Q
avs_port1_waitrequest <= <GND>
avs_port2_waitrequest <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler:acl_reset_handler_inst
clk => clk.IN1
i_resetn => i_resetn.IN1
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_sclrn[1] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline
clk => clk.IN1
i_resetn => resetn_synchronized.IN1
o_resetn_sync <= acl_reset_pulse_extender:pulse_extender.dout
o_resetn[0] <= acl_fanout_pipeline:reset_sync_fanout_pipeline_inst.out[0][0]
o_resetn[1] <= acl_fanout_pipeline:reset_sync_fanout_pipeline_inst.out[1][0]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender
clk => ~NO_FANOUT~
din => dout.DATAIN
dout <= din.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst
clk => pipe[1][1][0].CLK
clk => pipe[1][2][0].CLK
clk => pipe[1][3][0].CLK
clk => pipe[0][1][0].CLK
clk => pipe[0][2][0].CLK
clk => pipe[0][3][0].CLK
in[0] => pipe[1][1][0].DATAIN
in[0] => pipe[0][1][0].DATAIN
out[0][0] <= out[0][0].DB_MAX_OUTPUT_PORT_TYPE
out[1][0] <= out[1][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_1
D[0] => local_ffs.DATAB
clock => clock.IN1
resetn => resetn.IN1
enable => local_ffs.OUTPUTSELECT
enable => local_ffs.OUTPUTSELECT
enable => local_ffs.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_1|acl_reset_handler:acl_reset_handler_inst
clk => clk.IN1
i_resetn => i_resetn.IN1
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_1|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline
clk => clk.IN1
i_resetn => resetn_synchronized.IN1
o_resetn_sync <= acl_reset_pulse_extender:pulse_extender.dout
o_resetn[0] <= acl_fanout_pipeline:reset_sync_fanout_pipeline_inst.out[0][0]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_1|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender
clk => ~NO_FANOUT~
din => dout.DATAIN
dout <= din.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_1|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst
clk => pipe[0][1][0].CLK
clk => pipe[0][2][0].CLK
clk => pipe[0][3][0].CLK
in[0] => pipe[0][1][0].DATAIN
out[0][0] <= out[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_2
D[0] => local_ffs.DATAB
clock => clock.IN1
resetn => resetn.IN1
enable => local_ffs.OUTPUTSELECT
enable => local_ffs.OUTPUTSELECT
enable => local_ffs.OUTPUTSELECT
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_2|acl_reset_handler:acl_reset_handler_inst
clk => clk.IN1
i_resetn => i_resetn.IN1
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_2|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline
clk => clk.IN1
i_resetn => resetn_synchronized.IN1
o_resetn_sync <= acl_reset_pulse_extender:pulse_extender.dout
o_resetn[0] <= acl_fanout_pipeline:reset_sync_fanout_pipeline_inst.out[0][0]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_2|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender
clk => ~NO_FANOUT~
din => dout.DATAIN
dout <= din.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_2|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst
clk => pipe[0][1][0].CLK
clk => pipe[0][2][0].CLK
clk => pipe[0][3][0].CLK
in[0] => pipe[0][1][0].DATAIN
out[0][0] <= out[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component
wren_a => altsyncram_pjp2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_pjp2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pjp2:auto_generated.data_a[0]
data_a[1] => altsyncram_pjp2:auto_generated.data_a[1]
data_a[2] => altsyncram_pjp2:auto_generated.data_a[2]
data_a[3] => altsyncram_pjp2:auto_generated.data_a[3]
data_a[4] => altsyncram_pjp2:auto_generated.data_a[4]
data_a[5] => altsyncram_pjp2:auto_generated.data_a[5]
data_a[6] => altsyncram_pjp2:auto_generated.data_a[6]
data_a[7] => altsyncram_pjp2:auto_generated.data_a[7]
data_a[8] => altsyncram_pjp2:auto_generated.data_a[8]
data_a[9] => altsyncram_pjp2:auto_generated.data_a[9]
data_a[10] => altsyncram_pjp2:auto_generated.data_a[10]
data_a[11] => altsyncram_pjp2:auto_generated.data_a[11]
data_a[12] => altsyncram_pjp2:auto_generated.data_a[12]
data_a[13] => altsyncram_pjp2:auto_generated.data_a[13]
data_a[14] => altsyncram_pjp2:auto_generated.data_a[14]
data_a[15] => altsyncram_pjp2:auto_generated.data_a[15]
data_a[16] => altsyncram_pjp2:auto_generated.data_a[16]
data_a[17] => altsyncram_pjp2:auto_generated.data_a[17]
data_a[18] => altsyncram_pjp2:auto_generated.data_a[18]
data_a[19] => altsyncram_pjp2:auto_generated.data_a[19]
data_a[20] => altsyncram_pjp2:auto_generated.data_a[20]
data_a[21] => altsyncram_pjp2:auto_generated.data_a[21]
data_a[22] => altsyncram_pjp2:auto_generated.data_a[22]
data_a[23] => altsyncram_pjp2:auto_generated.data_a[23]
data_a[24] => altsyncram_pjp2:auto_generated.data_a[24]
data_a[25] => altsyncram_pjp2:auto_generated.data_a[25]
data_a[26] => altsyncram_pjp2:auto_generated.data_a[26]
data_a[27] => altsyncram_pjp2:auto_generated.data_a[27]
data_a[28] => altsyncram_pjp2:auto_generated.data_a[28]
data_a[29] => altsyncram_pjp2:auto_generated.data_a[29]
data_a[30] => altsyncram_pjp2:auto_generated.data_a[30]
data_a[31] => altsyncram_pjp2:auto_generated.data_a[31]
data_b[0] => altsyncram_pjp2:auto_generated.data_b[0]
data_b[1] => altsyncram_pjp2:auto_generated.data_b[1]
data_b[2] => altsyncram_pjp2:auto_generated.data_b[2]
data_b[3] => altsyncram_pjp2:auto_generated.data_b[3]
data_b[4] => altsyncram_pjp2:auto_generated.data_b[4]
data_b[5] => altsyncram_pjp2:auto_generated.data_b[5]
data_b[6] => altsyncram_pjp2:auto_generated.data_b[6]
data_b[7] => altsyncram_pjp2:auto_generated.data_b[7]
data_b[8] => altsyncram_pjp2:auto_generated.data_b[8]
data_b[9] => altsyncram_pjp2:auto_generated.data_b[9]
data_b[10] => altsyncram_pjp2:auto_generated.data_b[10]
data_b[11] => altsyncram_pjp2:auto_generated.data_b[11]
data_b[12] => altsyncram_pjp2:auto_generated.data_b[12]
data_b[13] => altsyncram_pjp2:auto_generated.data_b[13]
data_b[14] => altsyncram_pjp2:auto_generated.data_b[14]
data_b[15] => altsyncram_pjp2:auto_generated.data_b[15]
data_b[16] => altsyncram_pjp2:auto_generated.data_b[16]
data_b[17] => altsyncram_pjp2:auto_generated.data_b[17]
data_b[18] => altsyncram_pjp2:auto_generated.data_b[18]
data_b[19] => altsyncram_pjp2:auto_generated.data_b[19]
data_b[20] => altsyncram_pjp2:auto_generated.data_b[20]
data_b[21] => altsyncram_pjp2:auto_generated.data_b[21]
data_b[22] => altsyncram_pjp2:auto_generated.data_b[22]
data_b[23] => altsyncram_pjp2:auto_generated.data_b[23]
data_b[24] => altsyncram_pjp2:auto_generated.data_b[24]
data_b[25] => altsyncram_pjp2:auto_generated.data_b[25]
data_b[26] => altsyncram_pjp2:auto_generated.data_b[26]
data_b[27] => altsyncram_pjp2:auto_generated.data_b[27]
data_b[28] => altsyncram_pjp2:auto_generated.data_b[28]
data_b[29] => altsyncram_pjp2:auto_generated.data_b[29]
data_b[30] => altsyncram_pjp2:auto_generated.data_b[30]
data_b[31] => altsyncram_pjp2:auto_generated.data_b[31]
address_a[0] => altsyncram_pjp2:auto_generated.address_a[0]
address_a[1] => altsyncram_pjp2:auto_generated.address_a[1]
address_a[2] => altsyncram_pjp2:auto_generated.address_a[2]
address_a[3] => altsyncram_pjp2:auto_generated.address_a[3]
address_a[4] => altsyncram_pjp2:auto_generated.address_a[4]
address_a[5] => altsyncram_pjp2:auto_generated.address_a[5]
address_b[0] => altsyncram_pjp2:auto_generated.address_b[0]
address_b[1] => altsyncram_pjp2:auto_generated.address_b[1]
address_b[2] => altsyncram_pjp2:auto_generated.address_b[2]
address_b[3] => altsyncram_pjp2:auto_generated.address_b[3]
address_b[4] => altsyncram_pjp2:auto_generated.address_b[4]
address_b[5] => altsyncram_pjp2:auto_generated.address_b[5]
addressstall_a => altsyncram_pjp2:auto_generated.addressstall_a
addressstall_b => altsyncram_pjp2:auto_generated.addressstall_b
clock0 => altsyncram_pjp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_pjp2:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_pjp2:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_pjp2:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_pjp2:auto_generated.byteena_a[3]
byteena_b[0] => altsyncram_pjp2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_pjp2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_pjp2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_pjp2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_pjp2:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjp2:auto_generated.q_a[1]
q_a[2] <= altsyncram_pjp2:auto_generated.q_a[2]
q_a[3] <= altsyncram_pjp2:auto_generated.q_a[3]
q_a[4] <= altsyncram_pjp2:auto_generated.q_a[4]
q_a[5] <= altsyncram_pjp2:auto_generated.q_a[5]
q_a[6] <= altsyncram_pjp2:auto_generated.q_a[6]
q_a[7] <= altsyncram_pjp2:auto_generated.q_a[7]
q_a[8] <= altsyncram_pjp2:auto_generated.q_a[8]
q_a[9] <= altsyncram_pjp2:auto_generated.q_a[9]
q_a[10] <= altsyncram_pjp2:auto_generated.q_a[10]
q_a[11] <= altsyncram_pjp2:auto_generated.q_a[11]
q_a[12] <= altsyncram_pjp2:auto_generated.q_a[12]
q_a[13] <= altsyncram_pjp2:auto_generated.q_a[13]
q_a[14] <= altsyncram_pjp2:auto_generated.q_a[14]
q_a[15] <= altsyncram_pjp2:auto_generated.q_a[15]
q_a[16] <= altsyncram_pjp2:auto_generated.q_a[16]
q_a[17] <= altsyncram_pjp2:auto_generated.q_a[17]
q_a[18] <= altsyncram_pjp2:auto_generated.q_a[18]
q_a[19] <= altsyncram_pjp2:auto_generated.q_a[19]
q_a[20] <= altsyncram_pjp2:auto_generated.q_a[20]
q_a[21] <= altsyncram_pjp2:auto_generated.q_a[21]
q_a[22] <= altsyncram_pjp2:auto_generated.q_a[22]
q_a[23] <= altsyncram_pjp2:auto_generated.q_a[23]
q_a[24] <= altsyncram_pjp2:auto_generated.q_a[24]
q_a[25] <= altsyncram_pjp2:auto_generated.q_a[25]
q_a[26] <= altsyncram_pjp2:auto_generated.q_a[26]
q_a[27] <= altsyncram_pjp2:auto_generated.q_a[27]
q_a[28] <= altsyncram_pjp2:auto_generated.q_a[28]
q_a[29] <= altsyncram_pjp2:auto_generated.q_a[29]
q_a[30] <= altsyncram_pjp2:auto_generated.q_a[30]
q_a[31] <= altsyncram_pjp2:auto_generated.q_a[31]
q_b[0] <= altsyncram_pjp2:auto_generated.q_b[0]
q_b[1] <= altsyncram_pjp2:auto_generated.q_b[1]
q_b[2] <= altsyncram_pjp2:auto_generated.q_b[2]
q_b[3] <= altsyncram_pjp2:auto_generated.q_b[3]
q_b[4] <= altsyncram_pjp2:auto_generated.q_b[4]
q_b[5] <= altsyncram_pjp2:auto_generated.q_b[5]
q_b[6] <= altsyncram_pjp2:auto_generated.q_b[6]
q_b[7] <= altsyncram_pjp2:auto_generated.q_b[7]
q_b[8] <= altsyncram_pjp2:auto_generated.q_b[8]
q_b[9] <= altsyncram_pjp2:auto_generated.q_b[9]
q_b[10] <= altsyncram_pjp2:auto_generated.q_b[10]
q_b[11] <= altsyncram_pjp2:auto_generated.q_b[11]
q_b[12] <= altsyncram_pjp2:auto_generated.q_b[12]
q_b[13] <= altsyncram_pjp2:auto_generated.q_b[13]
q_b[14] <= altsyncram_pjp2:auto_generated.q_b[14]
q_b[15] <= altsyncram_pjp2:auto_generated.q_b[15]
q_b[16] <= altsyncram_pjp2:auto_generated.q_b[16]
q_b[17] <= altsyncram_pjp2:auto_generated.q_b[17]
q_b[18] <= altsyncram_pjp2:auto_generated.q_b[18]
q_b[19] <= altsyncram_pjp2:auto_generated.q_b[19]
q_b[20] <= altsyncram_pjp2:auto_generated.q_b[20]
q_b[21] <= altsyncram_pjp2:auto_generated.q_b[21]
q_b[22] <= altsyncram_pjp2:auto_generated.q_b[22]
q_b[23] <= altsyncram_pjp2:auto_generated.q_b[23]
q_b[24] <= altsyncram_pjp2:auto_generated.q_b[24]
q_b[25] <= altsyncram_pjp2:auto_generated.q_b[25]
q_b[26] <= altsyncram_pjp2:auto_generated.q_b[26]
q_b[27] <= altsyncram_pjp2:auto_generated.q_b[27]
q_b[28] <= altsyncram_pjp2:auto_generated.q_b[28]
q_b[29] <= altsyncram_pjp2:auto_generated.q_b[29]
q_b[30] <= altsyncram_pjp2:auto_generated.q_b[30]
q_b[31] <= altsyncram_pjp2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component|altsyncram_pjp2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
addressstall_a => ram_block1a0.PORTAADDRSTALL
addressstall_a => ram_block1a1.PORTAADDRSTALL
addressstall_a => ram_block1a2.PORTAADDRSTALL
addressstall_a => ram_block1a3.PORTAADDRSTALL
addressstall_a => ram_block1a4.PORTAADDRSTALL
addressstall_a => ram_block1a5.PORTAADDRSTALL
addressstall_a => ram_block1a6.PORTAADDRSTALL
addressstall_a => ram_block1a7.PORTAADDRSTALL
addressstall_a => ram_block1a8.PORTAADDRSTALL
addressstall_a => ram_block1a9.PORTAADDRSTALL
addressstall_a => ram_block1a10.PORTAADDRSTALL
addressstall_a => ram_block1a11.PORTAADDRSTALL
addressstall_a => ram_block1a12.PORTAADDRSTALL
addressstall_a => ram_block1a13.PORTAADDRSTALL
addressstall_a => ram_block1a14.PORTAADDRSTALL
addressstall_a => ram_block1a15.PORTAADDRSTALL
addressstall_a => ram_block1a16.PORTAADDRSTALL
addressstall_a => ram_block1a17.PORTAADDRSTALL
addressstall_a => ram_block1a18.PORTAADDRSTALL
addressstall_a => ram_block1a19.PORTAADDRSTALL
addressstall_a => ram_block1a20.PORTAADDRSTALL
addressstall_a => ram_block1a21.PORTAADDRSTALL
addressstall_a => ram_block1a22.PORTAADDRSTALL
addressstall_a => ram_block1a23.PORTAADDRSTALL
addressstall_a => ram_block1a24.PORTAADDRSTALL
addressstall_a => ram_block1a25.PORTAADDRSTALL
addressstall_a => ram_block1a26.PORTAADDRSTALL
addressstall_a => ram_block1a27.PORTAADDRSTALL
addressstall_a => ram_block1a28.PORTAADDRSTALL
addressstall_a => ram_block1a29.PORTAADDRSTALL
addressstall_a => ram_block1a30.PORTAADDRSTALL
addressstall_a => ram_block1a31.PORTAADDRSTALL
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
addressstall_b => ram_block1a8.PORTBADDRSTALL
addressstall_b => ram_block1a9.PORTBADDRSTALL
addressstall_b => ram_block1a10.PORTBADDRSTALL
addressstall_b => ram_block1a11.PORTBADDRSTALL
addressstall_b => ram_block1a12.PORTBADDRSTALL
addressstall_b => ram_block1a13.PORTBADDRSTALL
addressstall_b => ram_block1a14.PORTBADDRSTALL
addressstall_b => ram_block1a15.PORTBADDRSTALL
addressstall_b => ram_block1a16.PORTBADDRSTALL
addressstall_b => ram_block1a17.PORTBADDRSTALL
addressstall_b => ram_block1a18.PORTBADDRSTALL
addressstall_b => ram_block1a19.PORTBADDRSTALL
addressstall_b => ram_block1a20.PORTBADDRSTALL
addressstall_b => ram_block1a21.PORTBADDRSTALL
addressstall_b => ram_block1a22.PORTBADDRSTALL
addressstall_b => ram_block1a23.PORTBADDRSTALL
addressstall_b => ram_block1a24.PORTBADDRSTALL
addressstall_b => ram_block1a25.PORTBADDRSTALL
addressstall_b => ram_block1a26.PORTBADDRSTALL
addressstall_b => ram_block1a27.PORTBADDRSTALL
addressstall_b => ram_block1a28.PORTBADDRSTALL
addressstall_b => ram_block1a29.PORTBADDRSTALL
addressstall_b => ram_block1a30.PORTBADDRSTALL
addressstall_b => ram_block1a31.PORTBADDRSTALL
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.IN0
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_ic_local_mem_router:local_mem_system_aspace5.local_mem_group[0].router[0].router
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
bank_select[0] => b_arb_request.IN0
bank_select[0] => b_arb_read.IN0
bank_select[0] => b_arb_write.IN0
bank_select[0] => always0.IN0
m_arb_request => b_arb_request.IN1
m_arb_enable => b_arb_enable[0].DATAIN
m_arb_read => b_arb_read.IN1
m_arb_write => b_arb_write.IN1
m_arb_writedata[0] => b_arb_writedata[0][0].DATAIN
m_arb_writedata[1] => b_arb_writedata[0][1].DATAIN
m_arb_writedata[2] => b_arb_writedata[0][2].DATAIN
m_arb_writedata[3] => b_arb_writedata[0][3].DATAIN
m_arb_writedata[4] => b_arb_writedata[0][4].DATAIN
m_arb_writedata[5] => b_arb_writedata[0][5].DATAIN
m_arb_writedata[6] => b_arb_writedata[0][6].DATAIN
m_arb_writedata[7] => b_arb_writedata[0][7].DATAIN
m_arb_writedata[8] => b_arb_writedata[0][8].DATAIN
m_arb_writedata[9] => b_arb_writedata[0][9].DATAIN
m_arb_writedata[10] => b_arb_writedata[0][10].DATAIN
m_arb_writedata[11] => b_arb_writedata[0][11].DATAIN
m_arb_writedata[12] => b_arb_writedata[0][12].DATAIN
m_arb_writedata[13] => b_arb_writedata[0][13].DATAIN
m_arb_writedata[14] => b_arb_writedata[0][14].DATAIN
m_arb_writedata[15] => b_arb_writedata[0][15].DATAIN
m_arb_writedata[16] => b_arb_writedata[0][16].DATAIN
m_arb_writedata[17] => b_arb_writedata[0][17].DATAIN
m_arb_writedata[18] => b_arb_writedata[0][18].DATAIN
m_arb_writedata[19] => b_arb_writedata[0][19].DATAIN
m_arb_writedata[20] => b_arb_writedata[0][20].DATAIN
m_arb_writedata[21] => b_arb_writedata[0][21].DATAIN
m_arb_writedata[22] => b_arb_writedata[0][22].DATAIN
m_arb_writedata[23] => b_arb_writedata[0][23].DATAIN
m_arb_writedata[24] => b_arb_writedata[0][24].DATAIN
m_arb_writedata[25] => b_arb_writedata[0][25].DATAIN
m_arb_writedata[26] => b_arb_writedata[0][26].DATAIN
m_arb_writedata[27] => b_arb_writedata[0][27].DATAIN
m_arb_writedata[28] => b_arb_writedata[0][28].DATAIN
m_arb_writedata[29] => b_arb_writedata[0][29].DATAIN
m_arb_writedata[30] => b_arb_writedata[0][30].DATAIN
m_arb_writedata[31] => b_arb_writedata[0][31].DATAIN
m_arb_burstcount[0] => b_arb_burstcount[0][0].DATAIN
m_arb_address[0] => b_arb_address[0][0].DATAIN
m_arb_address[1] => b_arb_address[0][1].DATAIN
m_arb_address[2] => b_arb_address[0][2].DATAIN
m_arb_address[3] => b_arb_address[0][3].DATAIN
m_arb_address[4] => b_arb_address[0][4].DATAIN
m_arb_address[5] => b_arb_address[0][5].DATAIN
m_arb_byteenable[0] => b_arb_byteenable[0][0].DATAIN
m_arb_byteenable[1] => b_arb_byteenable[0][1].DATAIN
m_arb_byteenable[2] => b_arb_byteenable[0][2].DATAIN
m_arb_byteenable[3] => b_arb_byteenable[0][3].DATAIN
m_arb_stall <= always0.DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack <= b_wrp_ack[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid <= b_rrp_datavalid[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0] <= b_rrp_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1] <= b_rrp_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2] <= b_rrp_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3] <= b_rrp_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[4] <= b_rrp_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[5] <= b_rrp_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[6] <= b_rrp_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[7] <= b_rrp_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[8] <= b_rrp_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[9] <= b_rrp_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[10] <= b_rrp_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[11] <= b_rrp_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[12] <= b_rrp_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[13] <= b_rrp_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[14] <= b_rrp_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[15] <= b_rrp_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[16] <= b_rrp_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[17] <= b_rrp_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[18] <= b_rrp_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[19] <= b_rrp_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[20] <= b_rrp_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[21] <= b_rrp_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[22] <= b_rrp_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[23] <= b_rrp_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[24] <= b_rrp_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[25] <= b_rrp_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[26] <= b_rrp_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[27] <= b_rrp_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[28] <= b_rrp_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[29] <= b_rrp_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[30] <= b_rrp_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[31] <= b_rrp_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
b_arb_request[0] <= b_arb_request.DB_MAX_OUTPUT_PORT_TYPE
b_arb_enable[0] <= m_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
b_arb_read[0] <= b_arb_read.DB_MAX_OUTPUT_PORT_TYPE
b_arb_write[0] <= b_arb_write.DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][0] <= m_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][1] <= m_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][2] <= m_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][3] <= m_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][4] <= m_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][5] <= m_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][6] <= m_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][7] <= m_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][8] <= m_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][9] <= m_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][10] <= m_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][11] <= m_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][12] <= m_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][13] <= m_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][14] <= m_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][15] <= m_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][16] <= m_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][17] <= m_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][18] <= m_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][19] <= m_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][20] <= m_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][21] <= m_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][22] <= m_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][23] <= m_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][24] <= m_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][25] <= m_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][26] <= m_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][27] <= m_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][28] <= m_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][29] <= m_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][30] <= m_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][31] <= m_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
b_arb_burstcount[0][0] <= m_arb_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][0] <= m_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][1] <= m_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][2] <= m_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][3] <= m_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][4] <= m_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][5] <= m_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
b_arb_byteenable[0][0] <= m_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
b_arb_byteenable[0][1] <= m_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
b_arb_byteenable[0][2] <= m_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
b_arb_byteenable[0][3] <= m_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
b_arb_stall[0] => always0.IN1
b_wrp_ack[0] => m_wrp_ack.DATAIN
b_rrp_datavalid[0] => m_rrp_datavalid.DATAIN
b_rrp_data[0][0] => m_rrp_data[0].DATAIN
b_rrp_data[0][1] => m_rrp_data[1].DATAIN
b_rrp_data[0][2] => m_rrp_data[2].DATAIN
b_rrp_data[0][3] => m_rrp_data[3].DATAIN
b_rrp_data[0][4] => m_rrp_data[4].DATAIN
b_rrp_data[0][5] => m_rrp_data[5].DATAIN
b_rrp_data[0][6] => m_rrp_data[6].DATAIN
b_rrp_data[0][7] => m_rrp_data[7].DATAIN
b_rrp_data[0][8] => m_rrp_data[8].DATAIN
b_rrp_data[0][9] => m_rrp_data[9].DATAIN
b_rrp_data[0][10] => m_rrp_data[10].DATAIN
b_rrp_data[0][11] => m_rrp_data[11].DATAIN
b_rrp_data[0][12] => m_rrp_data[12].DATAIN
b_rrp_data[0][13] => m_rrp_data[13].DATAIN
b_rrp_data[0][14] => m_rrp_data[14].DATAIN
b_rrp_data[0][15] => m_rrp_data[15].DATAIN
b_rrp_data[0][16] => m_rrp_data[16].DATAIN
b_rrp_data[0][17] => m_rrp_data[17].DATAIN
b_rrp_data[0][18] => m_rrp_data[18].DATAIN
b_rrp_data[0][19] => m_rrp_data[19].DATAIN
b_rrp_data[0][20] => m_rrp_data[20].DATAIN
b_rrp_data[0][21] => m_rrp_data[21].DATAIN
b_rrp_data[0][22] => m_rrp_data[22].DATAIN
b_rrp_data[0][23] => m_rrp_data[23].DATAIN
b_rrp_data[0][24] => m_rrp_data[24].DATAIN
b_rrp_data[0][25] => m_rrp_data[25].DATAIN
b_rrp_data[0][26] => m_rrp_data[26].DATAIN
b_rrp_data[0][27] => m_rrp_data[27].DATAIN
b_rrp_data[0][28] => m_rrp_data[28].DATAIN
b_rrp_data[0][29] => m_rrp_data[29].DATAIN
b_rrp_data[0][30] => m_rrp_data[30].DATAIN
b_rrp_data[0][31] => m_rrp_data[31].DATAIN


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|acl_ic_local_mem_router:local_mem_system_aspace5.local_mem_group[0].router[1].router
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
bank_select[0] => b_arb_request.IN0
bank_select[0] => b_arb_read.IN0
bank_select[0] => b_arb_write.IN0
bank_select[0] => always0.IN0
m_arb_request => b_arb_request.IN1
m_arb_enable => b_arb_enable[0].DATAIN
m_arb_read => b_arb_read.IN1
m_arb_write => b_arb_write.IN1
m_arb_writedata[0] => b_arb_writedata[0][0].DATAIN
m_arb_writedata[1] => b_arb_writedata[0][1].DATAIN
m_arb_writedata[2] => b_arb_writedata[0][2].DATAIN
m_arb_writedata[3] => b_arb_writedata[0][3].DATAIN
m_arb_writedata[4] => b_arb_writedata[0][4].DATAIN
m_arb_writedata[5] => b_arb_writedata[0][5].DATAIN
m_arb_writedata[6] => b_arb_writedata[0][6].DATAIN
m_arb_writedata[7] => b_arb_writedata[0][7].DATAIN
m_arb_writedata[8] => b_arb_writedata[0][8].DATAIN
m_arb_writedata[9] => b_arb_writedata[0][9].DATAIN
m_arb_writedata[10] => b_arb_writedata[0][10].DATAIN
m_arb_writedata[11] => b_arb_writedata[0][11].DATAIN
m_arb_writedata[12] => b_arb_writedata[0][12].DATAIN
m_arb_writedata[13] => b_arb_writedata[0][13].DATAIN
m_arb_writedata[14] => b_arb_writedata[0][14].DATAIN
m_arb_writedata[15] => b_arb_writedata[0][15].DATAIN
m_arb_writedata[16] => b_arb_writedata[0][16].DATAIN
m_arb_writedata[17] => b_arb_writedata[0][17].DATAIN
m_arb_writedata[18] => b_arb_writedata[0][18].DATAIN
m_arb_writedata[19] => b_arb_writedata[0][19].DATAIN
m_arb_writedata[20] => b_arb_writedata[0][20].DATAIN
m_arb_writedata[21] => b_arb_writedata[0][21].DATAIN
m_arb_writedata[22] => b_arb_writedata[0][22].DATAIN
m_arb_writedata[23] => b_arb_writedata[0][23].DATAIN
m_arb_writedata[24] => b_arb_writedata[0][24].DATAIN
m_arb_writedata[25] => b_arb_writedata[0][25].DATAIN
m_arb_writedata[26] => b_arb_writedata[0][26].DATAIN
m_arb_writedata[27] => b_arb_writedata[0][27].DATAIN
m_arb_writedata[28] => b_arb_writedata[0][28].DATAIN
m_arb_writedata[29] => b_arb_writedata[0][29].DATAIN
m_arb_writedata[30] => b_arb_writedata[0][30].DATAIN
m_arb_writedata[31] => b_arb_writedata[0][31].DATAIN
m_arb_burstcount[0] => b_arb_burstcount[0][0].DATAIN
m_arb_address[0] => b_arb_address[0][0].DATAIN
m_arb_address[1] => b_arb_address[0][1].DATAIN
m_arb_address[2] => b_arb_address[0][2].DATAIN
m_arb_address[3] => b_arb_address[0][3].DATAIN
m_arb_address[4] => b_arb_address[0][4].DATAIN
m_arb_address[5] => b_arb_address[0][5].DATAIN
m_arb_byteenable[0] => b_arb_byteenable[0][0].DATAIN
m_arb_byteenable[1] => b_arb_byteenable[0][1].DATAIN
m_arb_byteenable[2] => b_arb_byteenable[0][2].DATAIN
m_arb_byteenable[3] => b_arb_byteenable[0][3].DATAIN
m_arb_stall <= always0.DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack <= b_wrp_ack[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid <= b_rrp_datavalid[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0] <= b_rrp_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1] <= b_rrp_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2] <= b_rrp_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3] <= b_rrp_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[4] <= b_rrp_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[5] <= b_rrp_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[6] <= b_rrp_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[7] <= b_rrp_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[8] <= b_rrp_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[9] <= b_rrp_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[10] <= b_rrp_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[11] <= b_rrp_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[12] <= b_rrp_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[13] <= b_rrp_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[14] <= b_rrp_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[15] <= b_rrp_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[16] <= b_rrp_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[17] <= b_rrp_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[18] <= b_rrp_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[19] <= b_rrp_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[20] <= b_rrp_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[21] <= b_rrp_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[22] <= b_rrp_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[23] <= b_rrp_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[24] <= b_rrp_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[25] <= b_rrp_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[26] <= b_rrp_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[27] <= b_rrp_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[28] <= b_rrp_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[29] <= b_rrp_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[30] <= b_rrp_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[31] <= b_rrp_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
b_arb_request[0] <= b_arb_request.DB_MAX_OUTPUT_PORT_TYPE
b_arb_enable[0] <= m_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
b_arb_read[0] <= b_arb_read.DB_MAX_OUTPUT_PORT_TYPE
b_arb_write[0] <= b_arb_write.DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][0] <= m_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][1] <= m_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][2] <= m_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][3] <= m_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][4] <= m_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][5] <= m_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][6] <= m_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][7] <= m_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][8] <= m_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][9] <= m_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][10] <= m_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][11] <= m_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][12] <= m_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][13] <= m_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][14] <= m_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][15] <= m_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][16] <= m_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][17] <= m_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][18] <= m_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][19] <= m_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][20] <= m_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][21] <= m_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][22] <= m_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][23] <= m_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][24] <= m_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][25] <= m_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][26] <= m_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][27] <= m_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][28] <= m_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][29] <= m_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][30] <= m_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
b_arb_writedata[0][31] <= m_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
b_arb_burstcount[0][0] <= m_arb_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][0] <= m_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][1] <= m_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][2] <= m_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][3] <= m_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][4] <= m_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
b_arb_address[0][5] <= m_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
b_arb_byteenable[0][0] <= m_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
b_arb_byteenable[0][1] <= m_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
b_arb_byteenable[0][2] <= m_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
b_arb_byteenable[0][3] <= m_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
b_arb_stall[0] => always0.IN1
b_wrp_ack[0] => m_wrp_ack.DATAIN
b_rrp_datavalid[0] => m_rrp_datavalid.DATAIN
b_rrp_data[0][0] => m_rrp_data[0].DATAIN
b_rrp_data[0][1] => m_rrp_data[1].DATAIN
b_rrp_data[0][2] => m_rrp_data[2].DATAIN
b_rrp_data[0][3] => m_rrp_data[3].DATAIN
b_rrp_data[0][4] => m_rrp_data[4].DATAIN
b_rrp_data[0][5] => m_rrp_data[5].DATAIN
b_rrp_data[0][6] => m_rrp_data[6].DATAIN
b_rrp_data[0][7] => m_rrp_data[7].DATAIN
b_rrp_data[0][8] => m_rrp_data[8].DATAIN
b_rrp_data[0][9] => m_rrp_data[9].DATAIN
b_rrp_data[0][10] => m_rrp_data[10].DATAIN
b_rrp_data[0][11] => m_rrp_data[11].DATAIN
b_rrp_data[0][12] => m_rrp_data[12].DATAIN
b_rrp_data[0][13] => m_rrp_data[13].DATAIN
b_rrp_data[0][14] => m_rrp_data[14].DATAIN
b_rrp_data[0][15] => m_rrp_data[15].DATAIN
b_rrp_data[0][16] => m_rrp_data[16].DATAIN
b_rrp_data[0][17] => m_rrp_data[17].DATAIN
b_rrp_data[0][18] => m_rrp_data[18].DATAIN
b_rrp_data[0][19] => m_rrp_data[19].DATAIN
b_rrp_data[0][20] => m_rrp_data[20].DATAIN
b_rrp_data[0][21] => m_rrp_data[21].DATAIN
b_rrp_data[0][22] => m_rrp_data[22].DATAIN
b_rrp_data[0][23] => m_rrp_data[23].DATAIN
b_rrp_data[0][24] => m_rrp_data[24].DATAIN
b_rrp_data[0][25] => m_rrp_data[25].DATAIN
b_rrp_data[0][26] => m_rrp_data[26].DATAIN
b_rrp_data[0][27] => m_rrp_data[27].DATAIN
b_rrp_data[0][28] => m_rrp_data[28].DATAIN
b_rrp_data[0][29] => m_rrp_data[29].DATAIN
b_rrp_data[0][30] => m_rrp_data[30].DATAIN
b_rrp_data[0][31] => m_rrp_data[31].DATAIN


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic
clock => acl_ic_master_endpoint:m[0].m_endp.clock
clock => acl_ic_slave_endpoint:s.s_endp.clock
resetn => acl_ic_master_endpoint:m[0].m_endp.resetn
resetn => acl_ic_slave_endpoint:s.s_endp.resetn
m_arb_request[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.request.DATAIN
m_arb_enable[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.enable.DATAIN
m_arb_read[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.read.DATAIN
m_arb_write[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.write.DATAIN
m_arb_burstcount[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.burstcount[0].DATAIN
m_arb_address[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[0].DATAIN
m_arb_address[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[1].DATAIN
m_arb_address[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[2].DATAIN
m_arb_address[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[3].DATAIN
m_arb_address[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[4].DATAIN
m_arb_address[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[5].DATAIN
m_arb_writedata[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[0][6] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[0][7] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[0][8] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[0][9] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[0][10] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[0][11] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[0][12] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[0][13] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[0][14] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[0][15] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[0][16] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[0][17] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[0][18] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[0][19] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[0][20] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[0][21] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[0][22] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[0][23] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[0][24] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[0][25] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[0][26] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[0][27] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[0][28] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[0][29] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[0][30] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[0][31] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[31].DATAIN
m_arb_byteenable[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[3].DATAIN
m_arb_stall[0] <= m_arb_stall[0].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[0] <= m_wrp_ack[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[0] <= m_rrp_datavalid[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][0] <= m_rrp_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][1] <= m_rrp_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][2] <= m_rrp_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][3] <= m_rrp_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][4] <= m_rrp_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][5] <= m_rrp_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][6] <= m_rrp_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][7] <= m_rrp_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][8] <= m_rrp_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][9] <= m_rrp_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][10] <= m_rrp_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][11] <= m_rrp_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][12] <= m_rrp_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][13] <= m_rrp_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][14] <= m_rrp_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][15] <= m_rrp_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][16] <= m_rrp_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][17] <= m_rrp_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][18] <= m_rrp_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][19] <= m_rrp_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][20] <= m_rrp_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][21] <= m_rrp_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][22] <= m_rrp_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][23] <= m_rrp_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][24] <= m_rrp_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][25] <= m_rrp_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][26] <= m_rrp_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][27] <= m_rrp_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][28] <= m_rrp_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][29] <= m_rrp_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][30] <= m_rrp_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][31] <= m_rrp_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_request <= mout_arb_request.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_enable <= mout_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_read <= mout_arb_read.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_write <= mout_arb_write.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_burstcount <= mout_arb_burstcount.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[0] <= mout_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[1] <= mout_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[2] <= mout_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[3] <= mout_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[4] <= mout_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[5] <= mout_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[0] <= mout_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[1] <= mout_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[2] <= mout_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[3] <= mout_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[4] <= mout_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[5] <= mout_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[6] <= mout_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[7] <= mout_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[8] <= mout_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[9] <= mout_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[10] <= mout_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[11] <= mout_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[12] <= mout_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[13] <= mout_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[14] <= mout_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[15] <= mout_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[16] <= mout_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[17] <= mout_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[18] <= mout_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[19] <= mout_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[20] <= mout_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[21] <= mout_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[22] <= mout_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[23] <= mout_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[24] <= mout_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[25] <= mout_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[26] <= mout_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[27] <= mout_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[28] <= mout_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[29] <= mout_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[30] <= mout_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[31] <= mout_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[0] <= mout_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[1] <= mout_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[2] <= mout_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[3] <= mout_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_id <= mout_arb_id.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_stall => s.out_arb_intf.stall.DATAIN
mout_wrp_ack => acl_ic_slave_endpoint:s.s_endp.s_writeack
mout_rrp_datavalid => acl_ic_slave_endpoint:s.s_endp.s_readdatavalid
mout_rrp_data[0] => acl_ic_slave_endpoint:s.s_endp.s_readdata[0]
mout_rrp_data[1] => acl_ic_slave_endpoint:s.s_endp.s_readdata[1]
mout_rrp_data[2] => acl_ic_slave_endpoint:s.s_endp.s_readdata[2]
mout_rrp_data[3] => acl_ic_slave_endpoint:s.s_endp.s_readdata[3]
mout_rrp_data[4] => acl_ic_slave_endpoint:s.s_endp.s_readdata[4]
mout_rrp_data[5] => acl_ic_slave_endpoint:s.s_endp.s_readdata[5]
mout_rrp_data[6] => acl_ic_slave_endpoint:s.s_endp.s_readdata[6]
mout_rrp_data[7] => acl_ic_slave_endpoint:s.s_endp.s_readdata[7]
mout_rrp_data[8] => acl_ic_slave_endpoint:s.s_endp.s_readdata[8]
mout_rrp_data[9] => acl_ic_slave_endpoint:s.s_endp.s_readdata[9]
mout_rrp_data[10] => acl_ic_slave_endpoint:s.s_endp.s_readdata[10]
mout_rrp_data[11] => acl_ic_slave_endpoint:s.s_endp.s_readdata[11]
mout_rrp_data[12] => acl_ic_slave_endpoint:s.s_endp.s_readdata[12]
mout_rrp_data[13] => acl_ic_slave_endpoint:s.s_endp.s_readdata[13]
mout_rrp_data[14] => acl_ic_slave_endpoint:s.s_endp.s_readdata[14]
mout_rrp_data[15] => acl_ic_slave_endpoint:s.s_endp.s_readdata[15]
mout_rrp_data[16] => acl_ic_slave_endpoint:s.s_endp.s_readdata[16]
mout_rrp_data[17] => acl_ic_slave_endpoint:s.s_endp.s_readdata[17]
mout_rrp_data[18] => acl_ic_slave_endpoint:s.s_endp.s_readdata[18]
mout_rrp_data[19] => acl_ic_slave_endpoint:s.s_endp.s_readdata[19]
mout_rrp_data[20] => acl_ic_slave_endpoint:s.s_endp.s_readdata[20]
mout_rrp_data[21] => acl_ic_slave_endpoint:s.s_endp.s_readdata[21]
mout_rrp_data[22] => acl_ic_slave_endpoint:s.s_endp.s_readdata[22]
mout_rrp_data[23] => acl_ic_slave_endpoint:s.s_endp.s_readdata[23]
mout_rrp_data[24] => acl_ic_slave_endpoint:s.s_endp.s_readdata[24]
mout_rrp_data[25] => acl_ic_slave_endpoint:s.s_endp.s_readdata[25]
mout_rrp_data[26] => acl_ic_slave_endpoint:s.s_endp.s_readdata[26]
mout_rrp_data[27] => acl_ic_slave_endpoint:s.s_endp.s_readdata[27]
mout_rrp_data[28] => acl_ic_slave_endpoint:s.s_endp.s_readdata[28]
mout_rrp_data[29] => acl_ic_slave_endpoint:s.s_endp.s_readdata[29]
mout_rrp_data[30] => acl_ic_slave_endpoint:s.s_endp.s_readdata[30]
mout_rrp_data[31] => acl_ic_slave_endpoint:s.s_endp.s_readdata[31]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_intf:m[0].m_intf
acl_ic_master_intf.rrp.data[0] <> <UNC>
acl_ic_master_intf.rrp.data[1] <> <UNC>
acl_ic_master_intf.rrp.data[2] <> <UNC>
acl_ic_master_intf.rrp.data[3] <> <UNC>
acl_ic_master_intf.rrp.data[4] <> <UNC>
acl_ic_master_intf.rrp.data[5] <> <UNC>
acl_ic_master_intf.rrp.data[6] <> <UNC>
acl_ic_master_intf.rrp.data[7] <> <UNC>
acl_ic_master_intf.rrp.data[8] <> <UNC>
acl_ic_master_intf.rrp.data[9] <> <UNC>
acl_ic_master_intf.rrp.data[10] <> <UNC>
acl_ic_master_intf.rrp.data[11] <> <UNC>
acl_ic_master_intf.rrp.data[12] <> <UNC>
acl_ic_master_intf.rrp.data[13] <> <UNC>
acl_ic_master_intf.rrp.data[14] <> <UNC>
acl_ic_master_intf.rrp.data[15] <> <UNC>
acl_ic_master_intf.rrp.data[16] <> <UNC>
acl_ic_master_intf.rrp.data[17] <> <UNC>
acl_ic_master_intf.rrp.data[18] <> <UNC>
acl_ic_master_intf.rrp.data[19] <> <UNC>
acl_ic_master_intf.rrp.data[20] <> <UNC>
acl_ic_master_intf.rrp.data[21] <> <UNC>
acl_ic_master_intf.rrp.data[22] <> <UNC>
acl_ic_master_intf.rrp.data[23] <> <UNC>
acl_ic_master_intf.rrp.data[24] <> <UNC>
acl_ic_master_intf.rrp.data[25] <> <UNC>
acl_ic_master_intf.rrp.data[26] <> <UNC>
acl_ic_master_intf.rrp.data[27] <> <UNC>
acl_ic_master_intf.rrp.data[28] <> <UNC>
acl_ic_master_intf.rrp.data[29] <> <UNC>
acl_ic_master_intf.rrp.data[30] <> <UNC>
acl_ic_master_intf.rrp.data[31] <> <UNC>
acl_ic_master_intf.rrp.datavalid <> <UNC>
acl_ic_master_intf.wrp.ack <> <UNC>
acl_ic_master_intf.arb.stall <> <UNC>
acl_ic_master_intf.arb.req.id[0] <> <UNC>
acl_ic_master_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_master_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_master_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_master_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_master_intf.arb.req.address[0] <> <UNC>
acl_ic_master_intf.arb.req.address[1] <> <UNC>
acl_ic_master_intf.arb.req.address[2] <> <UNC>
acl_ic_master_intf.arb.req.address[3] <> <UNC>
acl_ic_master_intf.arb.req.address[4] <> <UNC>
acl_ic_master_intf.arb.req.address[5] <> <UNC>
acl_ic_master_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_master_intf.arb.req.writedata[0] <> <UNC>
acl_ic_master_intf.arb.req.writedata[1] <> <UNC>
acl_ic_master_intf.arb.req.writedata[2] <> <UNC>
acl_ic_master_intf.arb.req.writedata[3] <> <UNC>
acl_ic_master_intf.arb.req.writedata[4] <> <UNC>
acl_ic_master_intf.arb.req.writedata[5] <> <UNC>
acl_ic_master_intf.arb.req.writedata[6] <> <UNC>
acl_ic_master_intf.arb.req.writedata[7] <> <UNC>
acl_ic_master_intf.arb.req.writedata[8] <> <UNC>
acl_ic_master_intf.arb.req.writedata[9] <> <UNC>
acl_ic_master_intf.arb.req.writedata[10] <> <UNC>
acl_ic_master_intf.arb.req.writedata[11] <> <UNC>
acl_ic_master_intf.arb.req.writedata[12] <> <UNC>
acl_ic_master_intf.arb.req.writedata[13] <> <UNC>
acl_ic_master_intf.arb.req.writedata[14] <> <UNC>
acl_ic_master_intf.arb.req.writedata[15] <> <UNC>
acl_ic_master_intf.arb.req.writedata[16] <> <UNC>
acl_ic_master_intf.arb.req.writedata[17] <> <UNC>
acl_ic_master_intf.arb.req.writedata[18] <> <UNC>
acl_ic_master_intf.arb.req.writedata[19] <> <UNC>
acl_ic_master_intf.arb.req.writedata[20] <> <UNC>
acl_ic_master_intf.arb.req.writedata[21] <> <UNC>
acl_ic_master_intf.arb.req.writedata[22] <> <UNC>
acl_ic_master_intf.arb.req.writedata[23] <> <UNC>
acl_ic_master_intf.arb.req.writedata[24] <> <UNC>
acl_ic_master_intf.arb.req.writedata[25] <> <UNC>
acl_ic_master_intf.arb.req.writedata[26] <> <UNC>
acl_ic_master_intf.arb.req.writedata[27] <> <UNC>
acl_ic_master_intf.arb.req.writedata[28] <> <UNC>
acl_ic_master_intf.arb.req.writedata[29] <> <UNC>
acl_ic_master_intf.arb.req.writedata[30] <> <UNC>
acl_ic_master_intf.arb.req.writedata[31] <> <UNC>
acl_ic_master_intf.arb.req.write <> <UNC>
acl_ic_master_intf.arb.req.read <> <UNC>
acl_ic_master_intf.arb.req.request <> <UNC>
acl_ic_master_intf.arb.req.enable <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_arb_intf:m[0].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_wrp_intf:m[0].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_rrp_intf:m[0].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable
wrp_intf.id[0] <> <UNC>
rrp_intf.id[0] <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_arb_intf:s.in_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_arb_intf:s.out_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_wrp_intf:s.wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_rrp_intf:s.rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp
clock => acl_ic_slave_wrp:wrp.clock
clock => acl_ic_slave_rrp:rrp.clock
resetn => acl_ic_slave_wrp:wrp.resetn
resetn => acl_ic_slave_rrp:rrp.resetn
m_intf.stall <> acl_ic_slave_wrp:wrp.m_intf.stall
m_intf.stall <> acl_ic_slave_rrp:rrp.m_intf.stall
m_intf.stall <> m_intf.stall
m_intf.req.id[0] <> acl_ic_slave_wrp:wrp.m_intf.req.id[0]
m_intf.req.id[0] <> acl_ic_slave_rrp:rrp.m_intf.req.id[0]
m_intf.req.byteenable[0] <> acl_ic_slave_wrp:wrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[0] <> acl_ic_slave_rrp:rrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[1] <> acl_ic_slave_wrp:wrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[1] <> acl_ic_slave_rrp:rrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[2] <> acl_ic_slave_wrp:wrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[2] <> acl_ic_slave_rrp:rrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[3] <> acl_ic_slave_wrp:wrp.m_intf.req.byteenable[3]
m_intf.req.byteenable[3] <> acl_ic_slave_rrp:rrp.m_intf.req.byteenable[3]
m_intf.req.address[0] <> acl_ic_slave_wrp:wrp.m_intf.req.address[0]
m_intf.req.address[0] <> acl_ic_slave_rrp:rrp.m_intf.req.address[0]
m_intf.req.address[1] <> acl_ic_slave_wrp:wrp.m_intf.req.address[1]
m_intf.req.address[1] <> acl_ic_slave_rrp:rrp.m_intf.req.address[1]
m_intf.req.address[2] <> acl_ic_slave_wrp:wrp.m_intf.req.address[2]
m_intf.req.address[2] <> acl_ic_slave_rrp:rrp.m_intf.req.address[2]
m_intf.req.address[3] <> acl_ic_slave_wrp:wrp.m_intf.req.address[3]
m_intf.req.address[3] <> acl_ic_slave_rrp:rrp.m_intf.req.address[3]
m_intf.req.address[4] <> acl_ic_slave_wrp:wrp.m_intf.req.address[4]
m_intf.req.address[4] <> acl_ic_slave_rrp:rrp.m_intf.req.address[4]
m_intf.req.address[5] <> acl_ic_slave_wrp:wrp.m_intf.req.address[5]
m_intf.req.address[5] <> acl_ic_slave_rrp:rrp.m_intf.req.address[5]
m_intf.req.burstcount[0] <> acl_ic_slave_wrp:wrp.m_intf.req.burstcount[0]
m_intf.req.burstcount[0] <> acl_ic_slave_rrp:rrp.m_intf.req.burstcount[0]
m_intf.req.writedata[0] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[0]
m_intf.req.writedata[0] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[0]
m_intf.req.writedata[1] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[1]
m_intf.req.writedata[1] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[1]
m_intf.req.writedata[2] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[2]
m_intf.req.writedata[2] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[2]
m_intf.req.writedata[3] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[3]
m_intf.req.writedata[3] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[3]
m_intf.req.writedata[4] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[4]
m_intf.req.writedata[4] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[4]
m_intf.req.writedata[5] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[5]
m_intf.req.writedata[5] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[5]
m_intf.req.writedata[6] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[6]
m_intf.req.writedata[6] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[6]
m_intf.req.writedata[7] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[7]
m_intf.req.writedata[7] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[7]
m_intf.req.writedata[8] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[8]
m_intf.req.writedata[8] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[8]
m_intf.req.writedata[9] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[9]
m_intf.req.writedata[9] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[9]
m_intf.req.writedata[10] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[10]
m_intf.req.writedata[10] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[10]
m_intf.req.writedata[11] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[11]
m_intf.req.writedata[11] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[11]
m_intf.req.writedata[12] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[12]
m_intf.req.writedata[12] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[12]
m_intf.req.writedata[13] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[13]
m_intf.req.writedata[13] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[13]
m_intf.req.writedata[14] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[14]
m_intf.req.writedata[14] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[14]
m_intf.req.writedata[15] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[15]
m_intf.req.writedata[15] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[15]
m_intf.req.writedata[16] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[16]
m_intf.req.writedata[16] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[16]
m_intf.req.writedata[17] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[17]
m_intf.req.writedata[17] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[17]
m_intf.req.writedata[18] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[18]
m_intf.req.writedata[18] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[18]
m_intf.req.writedata[19] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[19]
m_intf.req.writedata[19] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[19]
m_intf.req.writedata[20] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[20]
m_intf.req.writedata[20] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[20]
m_intf.req.writedata[21] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[21]
m_intf.req.writedata[21] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[21]
m_intf.req.writedata[22] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[22]
m_intf.req.writedata[22] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[22]
m_intf.req.writedata[23] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[23]
m_intf.req.writedata[23] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[23]
m_intf.req.writedata[24] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[24]
m_intf.req.writedata[24] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[24]
m_intf.req.writedata[25] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[25]
m_intf.req.writedata[25] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[25]
m_intf.req.writedata[26] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[26]
m_intf.req.writedata[26] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[26]
m_intf.req.writedata[27] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[27]
m_intf.req.writedata[27] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[27]
m_intf.req.writedata[28] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[28]
m_intf.req.writedata[28] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[28]
m_intf.req.writedata[29] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[29]
m_intf.req.writedata[29] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[29]
m_intf.req.writedata[30] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[30]
m_intf.req.writedata[30] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[30]
m_intf.req.writedata[31] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[31]
m_intf.req.writedata[31] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[31]
m_intf.req.write <> acl_ic_slave_wrp:wrp.m_intf.req.write
m_intf.req.write <> acl_ic_slave_rrp:rrp.m_intf.req.write
m_intf.req.read <> acl_ic_slave_wrp:wrp.m_intf.req.read
m_intf.req.read <> acl_ic_slave_rrp:rrp.m_intf.req.read
m_intf.req.request <> acl_ic_slave_wrp:wrp.m_intf.req.request
m_intf.req.request <> acl_ic_slave_rrp:rrp.m_intf.req.request
m_intf.req.enable <> acl_ic_slave_wrp:wrp.m_intf.req.enable
m_intf.req.enable <> acl_ic_slave_rrp:rrp.m_intf.req.enable
s_intf.req.id[0] <> s_intf.s_intf.req.id[0]
s_intf.req.byteenable[0] <> s_intf.s_intf.req.byteenable[0]
s_intf.req.byteenable[1] <> s_intf.s_intf.req.byteenable[1]
s_intf.req.byteenable[2] <> s_intf.s_intf.req.byteenable[2]
s_intf.req.byteenable[3] <> s_intf.s_intf.req.byteenable[3]
s_intf.req.address[0] <> s_intf.s_intf.req.address[0]
s_intf.req.address[1] <> s_intf.s_intf.req.address[1]
s_intf.req.address[2] <> s_intf.s_intf.req.address[2]
s_intf.req.address[3] <> s_intf.s_intf.req.address[3]
s_intf.req.address[4] <> s_intf.s_intf.req.address[4]
s_intf.req.address[5] <> s_intf.s_intf.req.address[5]
s_intf.req.burstcount[0] <> s_intf.s_intf.req.burstcount[0]
s_intf.req.writedata[0] <> s_intf.s_intf.req.writedata[0]
s_intf.req.writedata[1] <> s_intf.s_intf.req.writedata[1]
s_intf.req.writedata[2] <> s_intf.s_intf.req.writedata[2]
s_intf.req.writedata[3] <> s_intf.s_intf.req.writedata[3]
s_intf.req.writedata[4] <> s_intf.s_intf.req.writedata[4]
s_intf.req.writedata[5] <> s_intf.s_intf.req.writedata[5]
s_intf.req.writedata[6] <> s_intf.s_intf.req.writedata[6]
s_intf.req.writedata[7] <> s_intf.s_intf.req.writedata[7]
s_intf.req.writedata[8] <> s_intf.s_intf.req.writedata[8]
s_intf.req.writedata[9] <> s_intf.s_intf.req.writedata[9]
s_intf.req.writedata[10] <> s_intf.s_intf.req.writedata[10]
s_intf.req.writedata[11] <> s_intf.s_intf.req.writedata[11]
s_intf.req.writedata[12] <> s_intf.s_intf.req.writedata[12]
s_intf.req.writedata[13] <> s_intf.s_intf.req.writedata[13]
s_intf.req.writedata[14] <> s_intf.s_intf.req.writedata[14]
s_intf.req.writedata[15] <> s_intf.s_intf.req.writedata[15]
s_intf.req.writedata[16] <> s_intf.s_intf.req.writedata[16]
s_intf.req.writedata[17] <> s_intf.s_intf.req.writedata[17]
s_intf.req.writedata[18] <> s_intf.s_intf.req.writedata[18]
s_intf.req.writedata[19] <> s_intf.s_intf.req.writedata[19]
s_intf.req.writedata[20] <> s_intf.s_intf.req.writedata[20]
s_intf.req.writedata[21] <> s_intf.s_intf.req.writedata[21]
s_intf.req.writedata[22] <> s_intf.s_intf.req.writedata[22]
s_intf.req.writedata[23] <> s_intf.s_intf.req.writedata[23]
s_intf.req.writedata[24] <> s_intf.s_intf.req.writedata[24]
s_intf.req.writedata[25] <> s_intf.s_intf.req.writedata[25]
s_intf.req.writedata[26] <> s_intf.s_intf.req.writedata[26]
s_intf.req.writedata[27] <> s_intf.s_intf.req.writedata[27]
s_intf.req.writedata[28] <> s_intf.s_intf.req.writedata[28]
s_intf.req.writedata[29] <> s_intf.s_intf.req.writedata[29]
s_intf.req.writedata[30] <> s_intf.s_intf.req.writedata[30]
s_intf.req.writedata[31] <> s_intf.s_intf.req.writedata[31]
s_intf.req.write <> s_intf.req.write
s_intf.req.read <> s_intf.req.read
s_intf.req.request <> s_intf.s_intf.req.request
s_intf.req.enable <> s_intf.s_intf.req.enable
s_readdatavalid => acl_ic_slave_rrp:rrp.s_readdatavalid
s_readdata[0] => acl_ic_slave_rrp:rrp.s_readdata[0]
s_readdata[1] => acl_ic_slave_rrp:rrp.s_readdata[1]
s_readdata[2] => acl_ic_slave_rrp:rrp.s_readdata[2]
s_readdata[3] => acl_ic_slave_rrp:rrp.s_readdata[3]
s_readdata[4] => acl_ic_slave_rrp:rrp.s_readdata[4]
s_readdata[5] => acl_ic_slave_rrp:rrp.s_readdata[5]
s_readdata[6] => acl_ic_slave_rrp:rrp.s_readdata[6]
s_readdata[7] => acl_ic_slave_rrp:rrp.s_readdata[7]
s_readdata[8] => acl_ic_slave_rrp:rrp.s_readdata[8]
s_readdata[9] => acl_ic_slave_rrp:rrp.s_readdata[9]
s_readdata[10] => acl_ic_slave_rrp:rrp.s_readdata[10]
s_readdata[11] => acl_ic_slave_rrp:rrp.s_readdata[11]
s_readdata[12] => acl_ic_slave_rrp:rrp.s_readdata[12]
s_readdata[13] => acl_ic_slave_rrp:rrp.s_readdata[13]
s_readdata[14] => acl_ic_slave_rrp:rrp.s_readdata[14]
s_readdata[15] => acl_ic_slave_rrp:rrp.s_readdata[15]
s_readdata[16] => acl_ic_slave_rrp:rrp.s_readdata[16]
s_readdata[17] => acl_ic_slave_rrp:rrp.s_readdata[17]
s_readdata[18] => acl_ic_slave_rrp:rrp.s_readdata[18]
s_readdata[19] => acl_ic_slave_rrp:rrp.s_readdata[19]
s_readdata[20] => acl_ic_slave_rrp:rrp.s_readdata[20]
s_readdata[21] => acl_ic_slave_rrp:rrp.s_readdata[21]
s_readdata[22] => acl_ic_slave_rrp:rrp.s_readdata[22]
s_readdata[23] => acl_ic_slave_rrp:rrp.s_readdata[23]
s_readdata[24] => acl_ic_slave_rrp:rrp.s_readdata[24]
s_readdata[25] => acl_ic_slave_rrp:rrp.s_readdata[25]
s_readdata[26] => acl_ic_slave_rrp:rrp.s_readdata[26]
s_readdata[27] => acl_ic_slave_rrp:rrp.s_readdata[27]
s_readdata[28] => acl_ic_slave_rrp:rrp.s_readdata[28]
s_readdata[29] => acl_ic_slave_rrp:rrp.s_readdata[29]
s_readdata[30] => acl_ic_slave_rrp:rrp.s_readdata[30]
s_readdata[31] => acl_ic_slave_rrp:rrp.s_readdata[31]
s_writeack => acl_ic_slave_wrp:wrp.s_writeack
wrp_intf.id[0] <> acl_ic_slave_wrp:wrp.wrp_intf.id[0]
wrp_intf.ack <> acl_ic_slave_wrp:wrp.wrp_intf.ack
rrp_intf.data[0] <> acl_ic_slave_rrp:rrp.rrp_intf.data[0]
rrp_intf.data[1] <> acl_ic_slave_rrp:rrp.rrp_intf.data[1]
rrp_intf.data[2] <> acl_ic_slave_rrp:rrp.rrp_intf.data[2]
rrp_intf.data[3] <> acl_ic_slave_rrp:rrp.rrp_intf.data[3]
rrp_intf.data[4] <> acl_ic_slave_rrp:rrp.rrp_intf.data[4]
rrp_intf.data[5] <> acl_ic_slave_rrp:rrp.rrp_intf.data[5]
rrp_intf.data[6] <> acl_ic_slave_rrp:rrp.rrp_intf.data[6]
rrp_intf.data[7] <> acl_ic_slave_rrp:rrp.rrp_intf.data[7]
rrp_intf.data[8] <> acl_ic_slave_rrp:rrp.rrp_intf.data[8]
rrp_intf.data[9] <> acl_ic_slave_rrp:rrp.rrp_intf.data[9]
rrp_intf.data[10] <> acl_ic_slave_rrp:rrp.rrp_intf.data[10]
rrp_intf.data[11] <> acl_ic_slave_rrp:rrp.rrp_intf.data[11]
rrp_intf.data[12] <> acl_ic_slave_rrp:rrp.rrp_intf.data[12]
rrp_intf.data[13] <> acl_ic_slave_rrp:rrp.rrp_intf.data[13]
rrp_intf.data[14] <> acl_ic_slave_rrp:rrp.rrp_intf.data[14]
rrp_intf.data[15] <> acl_ic_slave_rrp:rrp.rrp_intf.data[15]
rrp_intf.data[16] <> acl_ic_slave_rrp:rrp.rrp_intf.data[16]
rrp_intf.data[17] <> acl_ic_slave_rrp:rrp.rrp_intf.data[17]
rrp_intf.data[18] <> acl_ic_slave_rrp:rrp.rrp_intf.data[18]
rrp_intf.data[19] <> acl_ic_slave_rrp:rrp.rrp_intf.data[19]
rrp_intf.data[20] <> acl_ic_slave_rrp:rrp.rrp_intf.data[20]
rrp_intf.data[21] <> acl_ic_slave_rrp:rrp.rrp_intf.data[21]
rrp_intf.data[22] <> acl_ic_slave_rrp:rrp.rrp_intf.data[22]
rrp_intf.data[23] <> acl_ic_slave_rrp:rrp.rrp_intf.data[23]
rrp_intf.data[24] <> acl_ic_slave_rrp:rrp.rrp_intf.data[24]
rrp_intf.data[25] <> acl_ic_slave_rrp:rrp.rrp_intf.data[25]
rrp_intf.data[26] <> acl_ic_slave_rrp:rrp.rrp_intf.data[26]
rrp_intf.data[27] <> acl_ic_slave_rrp:rrp.rrp_intf.data[27]
rrp_intf.data[28] <> acl_ic_slave_rrp:rrp.rrp_intf.data[28]
rrp_intf.data[29] <> acl_ic_slave_rrp:rrp.rrp_intf.data[29]
rrp_intf.data[30] <> acl_ic_slave_rrp:rrp.rrp_intf.data[30]
rrp_intf.data[31] <> acl_ic_slave_rrp:rrp.rrp_intf.data[31]
rrp_intf.id[0] <> acl_ic_slave_rrp:rrp.rrp_intf.id[0]
rrp_intf.datavalid <> acl_ic_slave_rrp:rrp.rrp_intf.datavalid


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_wrp:wrp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.req.id[0] <> <UNC>
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.burstcount[0] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.read <> <UNC>
m_intf.req.request <> <UNC>
m_intf.req.enable <> <UNC>
s_writeack => ~NO_FANOUT~
wrp_intf.id[0] <> <UNC>
wrp_intf.ack <> wrp_intf.ack
stall <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.stall <> <UNC>
m_intf.req.id[0] <> <UNC>
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.burstcount[0] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.write <> <UNC>
m_intf.req.read <> <UNC>
m_intf.req.request <> <UNC>
m_intf.req.enable <> <UNC>
s_readdatavalid => rrp_intf.datavalid.DATAIN
s_readdata[0] => rrp_intf.data[0].DATAIN
s_readdata[1] => rrp_intf.data[1].DATAIN
s_readdata[2] => rrp_intf.data[2].DATAIN
s_readdata[3] => rrp_intf.data[3].DATAIN
s_readdata[4] => rrp_intf.data[4].DATAIN
s_readdata[5] => rrp_intf.data[5].DATAIN
s_readdata[6] => rrp_intf.data[6].DATAIN
s_readdata[7] => rrp_intf.data[7].DATAIN
s_readdata[8] => rrp_intf.data[8].DATAIN
s_readdata[9] => rrp_intf.data[9].DATAIN
s_readdata[10] => rrp_intf.data[10].DATAIN
s_readdata[11] => rrp_intf.data[11].DATAIN
s_readdata[12] => rrp_intf.data[12].DATAIN
s_readdata[13] => rrp_intf.data[13].DATAIN
s_readdata[14] => rrp_intf.data[14].DATAIN
s_readdata[15] => rrp_intf.data[15].DATAIN
s_readdata[16] => rrp_intf.data[16].DATAIN
s_readdata[17] => rrp_intf.data[17].DATAIN
s_readdata[18] => rrp_intf.data[18].DATAIN
s_readdata[19] => rrp_intf.data[19].DATAIN
s_readdata[20] => rrp_intf.data[20].DATAIN
s_readdata[21] => rrp_intf.data[21].DATAIN
s_readdata[22] => rrp_intf.data[22].DATAIN
s_readdata[23] => rrp_intf.data[23].DATAIN
s_readdata[24] => rrp_intf.data[24].DATAIN
s_readdata[25] => rrp_intf.data[25].DATAIN
s_readdata[26] => rrp_intf.data[26].DATAIN
s_readdata[27] => rrp_intf.data[27].DATAIN
s_readdata[28] => rrp_intf.data[28].DATAIN
s_readdata[29] => rrp_intf.data[29].DATAIN
s_readdata[30] => rrp_intf.data[30].DATAIN
s_readdata[31] => rrp_intf.data[31].DATAIN
rrp_intf.data[0] <> rrp_intf.data[0]
rrp_intf.data[1] <> rrp_intf.data[1]
rrp_intf.data[2] <> rrp_intf.data[2]
rrp_intf.data[3] <> rrp_intf.data[3]
rrp_intf.data[4] <> rrp_intf.data[4]
rrp_intf.data[5] <> rrp_intf.data[5]
rrp_intf.data[6] <> rrp_intf.data[6]
rrp_intf.data[7] <> rrp_intf.data[7]
rrp_intf.data[8] <> rrp_intf.data[8]
rrp_intf.data[9] <> rrp_intf.data[9]
rrp_intf.data[10] <> rrp_intf.data[10]
rrp_intf.data[11] <> rrp_intf.data[11]
rrp_intf.data[12] <> rrp_intf.data[12]
rrp_intf.data[13] <> rrp_intf.data[13]
rrp_intf.data[14] <> rrp_intf.data[14]
rrp_intf.data[15] <> rrp_intf.data[15]
rrp_intf.data[16] <> rrp_intf.data[16]
rrp_intf.data[17] <> rrp_intf.data[17]
rrp_intf.data[18] <> rrp_intf.data[18]
rrp_intf.data[19] <> rrp_intf.data[19]
rrp_intf.data[20] <> rrp_intf.data[20]
rrp_intf.data[21] <> rrp_intf.data[21]
rrp_intf.data[22] <> rrp_intf.data[22]
rrp_intf.data[23] <> rrp_intf.data[23]
rrp_intf.data[24] <> rrp_intf.data[24]
rrp_intf.data[25] <> rrp_intf.data[25]
rrp_intf.data[26] <> rrp_intf.data[26]
rrp_intf.data[27] <> rrp_intf.data[27]
rrp_intf.data[28] <> rrp_intf.data[28]
rrp_intf.data[29] <> rrp_intf.data[29]
rrp_intf.data[30] <> rrp_intf.data[30]
rrp_intf.data[31] <> rrp_intf.data[31]
rrp_intf.id[0] <> <UNC>
rrp_intf.datavalid <> rrp_intf.datavalid
stall <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic
clock => acl_ic_master_endpoint:m[0].m_endp.clock
clock => acl_ic_slave_endpoint:s.s_endp.clock
resetn => acl_ic_master_endpoint:m[0].m_endp.resetn
resetn => acl_ic_slave_endpoint:s.s_endp.resetn
m_arb_request[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.request.DATAIN
m_arb_enable[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.enable.DATAIN
m_arb_read[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.read.DATAIN
m_arb_write[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.write.DATAIN
m_arb_burstcount[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.burstcount[0].DATAIN
m_arb_address[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[0].DATAIN
m_arb_address[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[1].DATAIN
m_arb_address[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[2].DATAIN
m_arb_address[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[3].DATAIN
m_arb_address[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[4].DATAIN
m_arb_address[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[5].DATAIN
m_arb_writedata[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[0][6] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[0][7] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[0][8] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[0][9] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[0][10] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[0][11] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[0][12] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[0][13] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[0][14] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[0][15] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[0][16] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[0][17] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[0][18] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[0][19] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[0][20] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[0][21] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[0][22] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[0][23] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[0][24] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[0][25] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[0][26] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[0][27] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[0][28] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[0][29] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[0][30] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[0][31] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[31].DATAIN
m_arb_byteenable[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[3].DATAIN
m_arb_stall[0] <= m_arb_stall[0].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[0] <= m_wrp_ack[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[0] <= m_rrp_datavalid[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][0] <= m_rrp_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][1] <= m_rrp_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][2] <= m_rrp_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][3] <= m_rrp_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][4] <= m_rrp_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][5] <= m_rrp_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][6] <= m_rrp_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][7] <= m_rrp_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][8] <= m_rrp_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][9] <= m_rrp_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][10] <= m_rrp_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][11] <= m_rrp_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][12] <= m_rrp_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][13] <= m_rrp_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][14] <= m_rrp_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][15] <= m_rrp_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][16] <= m_rrp_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][17] <= m_rrp_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][18] <= m_rrp_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][19] <= m_rrp_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][20] <= m_rrp_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][21] <= m_rrp_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][22] <= m_rrp_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][23] <= m_rrp_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][24] <= m_rrp_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][25] <= m_rrp_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][26] <= m_rrp_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][27] <= m_rrp_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][28] <= m_rrp_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][29] <= m_rrp_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][30] <= m_rrp_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][31] <= m_rrp_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_request <= mout_arb_request.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_enable <= mout_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_read <= mout_arb_read.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_write <= mout_arb_write.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_burstcount <= mout_arb_burstcount.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[0] <= mout_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[1] <= mout_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[2] <= mout_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[3] <= mout_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[4] <= mout_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[5] <= mout_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[0] <= mout_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[1] <= mout_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[2] <= mout_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[3] <= mout_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[4] <= mout_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[5] <= mout_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[6] <= mout_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[7] <= mout_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[8] <= mout_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[9] <= mout_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[10] <= mout_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[11] <= mout_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[12] <= mout_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[13] <= mout_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[14] <= mout_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[15] <= mout_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[16] <= mout_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[17] <= mout_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[18] <= mout_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[19] <= mout_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[20] <= mout_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[21] <= mout_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[22] <= mout_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[23] <= mout_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[24] <= mout_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[25] <= mout_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[26] <= mout_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[27] <= mout_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[28] <= mout_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[29] <= mout_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[30] <= mout_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[31] <= mout_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[0] <= mout_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[1] <= mout_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[2] <= mout_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[3] <= mout_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_id <= mout_arb_id.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_stall => s.out_arb_intf.stall.DATAIN
mout_wrp_ack => acl_ic_slave_endpoint:s.s_endp.s_writeack
mout_rrp_datavalid => acl_ic_slave_endpoint:s.s_endp.s_readdatavalid
mout_rrp_data[0] => acl_ic_slave_endpoint:s.s_endp.s_readdata[0]
mout_rrp_data[1] => acl_ic_slave_endpoint:s.s_endp.s_readdata[1]
mout_rrp_data[2] => acl_ic_slave_endpoint:s.s_endp.s_readdata[2]
mout_rrp_data[3] => acl_ic_slave_endpoint:s.s_endp.s_readdata[3]
mout_rrp_data[4] => acl_ic_slave_endpoint:s.s_endp.s_readdata[4]
mout_rrp_data[5] => acl_ic_slave_endpoint:s.s_endp.s_readdata[5]
mout_rrp_data[6] => acl_ic_slave_endpoint:s.s_endp.s_readdata[6]
mout_rrp_data[7] => acl_ic_slave_endpoint:s.s_endp.s_readdata[7]
mout_rrp_data[8] => acl_ic_slave_endpoint:s.s_endp.s_readdata[8]
mout_rrp_data[9] => acl_ic_slave_endpoint:s.s_endp.s_readdata[9]
mout_rrp_data[10] => acl_ic_slave_endpoint:s.s_endp.s_readdata[10]
mout_rrp_data[11] => acl_ic_slave_endpoint:s.s_endp.s_readdata[11]
mout_rrp_data[12] => acl_ic_slave_endpoint:s.s_endp.s_readdata[12]
mout_rrp_data[13] => acl_ic_slave_endpoint:s.s_endp.s_readdata[13]
mout_rrp_data[14] => acl_ic_slave_endpoint:s.s_endp.s_readdata[14]
mout_rrp_data[15] => acl_ic_slave_endpoint:s.s_endp.s_readdata[15]
mout_rrp_data[16] => acl_ic_slave_endpoint:s.s_endp.s_readdata[16]
mout_rrp_data[17] => acl_ic_slave_endpoint:s.s_endp.s_readdata[17]
mout_rrp_data[18] => acl_ic_slave_endpoint:s.s_endp.s_readdata[18]
mout_rrp_data[19] => acl_ic_slave_endpoint:s.s_endp.s_readdata[19]
mout_rrp_data[20] => acl_ic_slave_endpoint:s.s_endp.s_readdata[20]
mout_rrp_data[21] => acl_ic_slave_endpoint:s.s_endp.s_readdata[21]
mout_rrp_data[22] => acl_ic_slave_endpoint:s.s_endp.s_readdata[22]
mout_rrp_data[23] => acl_ic_slave_endpoint:s.s_endp.s_readdata[23]
mout_rrp_data[24] => acl_ic_slave_endpoint:s.s_endp.s_readdata[24]
mout_rrp_data[25] => acl_ic_slave_endpoint:s.s_endp.s_readdata[25]
mout_rrp_data[26] => acl_ic_slave_endpoint:s.s_endp.s_readdata[26]
mout_rrp_data[27] => acl_ic_slave_endpoint:s.s_endp.s_readdata[27]
mout_rrp_data[28] => acl_ic_slave_endpoint:s.s_endp.s_readdata[28]
mout_rrp_data[29] => acl_ic_slave_endpoint:s.s_endp.s_readdata[29]
mout_rrp_data[30] => acl_ic_slave_endpoint:s.s_endp.s_readdata[30]
mout_rrp_data[31] => acl_ic_slave_endpoint:s.s_endp.s_readdata[31]


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_master_intf:m[0].m_intf
acl_ic_master_intf.rrp.data[0] <> <UNC>
acl_ic_master_intf.rrp.data[1] <> <UNC>
acl_ic_master_intf.rrp.data[2] <> <UNC>
acl_ic_master_intf.rrp.data[3] <> <UNC>
acl_ic_master_intf.rrp.data[4] <> <UNC>
acl_ic_master_intf.rrp.data[5] <> <UNC>
acl_ic_master_intf.rrp.data[6] <> <UNC>
acl_ic_master_intf.rrp.data[7] <> <UNC>
acl_ic_master_intf.rrp.data[8] <> <UNC>
acl_ic_master_intf.rrp.data[9] <> <UNC>
acl_ic_master_intf.rrp.data[10] <> <UNC>
acl_ic_master_intf.rrp.data[11] <> <UNC>
acl_ic_master_intf.rrp.data[12] <> <UNC>
acl_ic_master_intf.rrp.data[13] <> <UNC>
acl_ic_master_intf.rrp.data[14] <> <UNC>
acl_ic_master_intf.rrp.data[15] <> <UNC>
acl_ic_master_intf.rrp.data[16] <> <UNC>
acl_ic_master_intf.rrp.data[17] <> <UNC>
acl_ic_master_intf.rrp.data[18] <> <UNC>
acl_ic_master_intf.rrp.data[19] <> <UNC>
acl_ic_master_intf.rrp.data[20] <> <UNC>
acl_ic_master_intf.rrp.data[21] <> <UNC>
acl_ic_master_intf.rrp.data[22] <> <UNC>
acl_ic_master_intf.rrp.data[23] <> <UNC>
acl_ic_master_intf.rrp.data[24] <> <UNC>
acl_ic_master_intf.rrp.data[25] <> <UNC>
acl_ic_master_intf.rrp.data[26] <> <UNC>
acl_ic_master_intf.rrp.data[27] <> <UNC>
acl_ic_master_intf.rrp.data[28] <> <UNC>
acl_ic_master_intf.rrp.data[29] <> <UNC>
acl_ic_master_intf.rrp.data[30] <> <UNC>
acl_ic_master_intf.rrp.data[31] <> <UNC>
acl_ic_master_intf.rrp.datavalid <> <UNC>
acl_ic_master_intf.wrp.ack <> <UNC>
acl_ic_master_intf.arb.stall <> <UNC>
acl_ic_master_intf.arb.req.id[0] <> <UNC>
acl_ic_master_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_master_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_master_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_master_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_master_intf.arb.req.address[0] <> <UNC>
acl_ic_master_intf.arb.req.address[1] <> <UNC>
acl_ic_master_intf.arb.req.address[2] <> <UNC>
acl_ic_master_intf.arb.req.address[3] <> <UNC>
acl_ic_master_intf.arb.req.address[4] <> <UNC>
acl_ic_master_intf.arb.req.address[5] <> <UNC>
acl_ic_master_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_master_intf.arb.req.writedata[0] <> <UNC>
acl_ic_master_intf.arb.req.writedata[1] <> <UNC>
acl_ic_master_intf.arb.req.writedata[2] <> <UNC>
acl_ic_master_intf.arb.req.writedata[3] <> <UNC>
acl_ic_master_intf.arb.req.writedata[4] <> <UNC>
acl_ic_master_intf.arb.req.writedata[5] <> <UNC>
acl_ic_master_intf.arb.req.writedata[6] <> <UNC>
acl_ic_master_intf.arb.req.writedata[7] <> <UNC>
acl_ic_master_intf.arb.req.writedata[8] <> <UNC>
acl_ic_master_intf.arb.req.writedata[9] <> <UNC>
acl_ic_master_intf.arb.req.writedata[10] <> <UNC>
acl_ic_master_intf.arb.req.writedata[11] <> <UNC>
acl_ic_master_intf.arb.req.writedata[12] <> <UNC>
acl_ic_master_intf.arb.req.writedata[13] <> <UNC>
acl_ic_master_intf.arb.req.writedata[14] <> <UNC>
acl_ic_master_intf.arb.req.writedata[15] <> <UNC>
acl_ic_master_intf.arb.req.writedata[16] <> <UNC>
acl_ic_master_intf.arb.req.writedata[17] <> <UNC>
acl_ic_master_intf.arb.req.writedata[18] <> <UNC>
acl_ic_master_intf.arb.req.writedata[19] <> <UNC>
acl_ic_master_intf.arb.req.writedata[20] <> <UNC>
acl_ic_master_intf.arb.req.writedata[21] <> <UNC>
acl_ic_master_intf.arb.req.writedata[22] <> <UNC>
acl_ic_master_intf.arb.req.writedata[23] <> <UNC>
acl_ic_master_intf.arb.req.writedata[24] <> <UNC>
acl_ic_master_intf.arb.req.writedata[25] <> <UNC>
acl_ic_master_intf.arb.req.writedata[26] <> <UNC>
acl_ic_master_intf.arb.req.writedata[27] <> <UNC>
acl_ic_master_intf.arb.req.writedata[28] <> <UNC>
acl_ic_master_intf.arb.req.writedata[29] <> <UNC>
acl_ic_master_intf.arb.req.writedata[30] <> <UNC>
acl_ic_master_intf.arb.req.writedata[31] <> <UNC>
acl_ic_master_intf.arb.req.write <> <UNC>
acl_ic_master_intf.arb.req.read <> <UNC>
acl_ic_master_intf.arb.req.request <> <UNC>
acl_ic_master_intf.arb.req.enable <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_arb_intf:m[0].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_wrp_intf:m[0].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_rrp_intf:m[0].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable
wrp_intf.id[0] <> <UNC>
rrp_intf.id[0] <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_arb_intf:s.in_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_arb_intf:s.out_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_wrp_intf:s.wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_rrp_intf:s.rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp
clock => acl_ic_slave_wrp:wrp.clock
clock => acl_ic_slave_rrp:rrp.clock
resetn => acl_ic_slave_wrp:wrp.resetn
resetn => acl_ic_slave_rrp:rrp.resetn
m_intf.stall <> acl_ic_slave_wrp:wrp.m_intf.stall
m_intf.stall <> acl_ic_slave_rrp:rrp.m_intf.stall
m_intf.stall <> m_intf.stall
m_intf.req.id[0] <> acl_ic_slave_wrp:wrp.m_intf.req.id[0]
m_intf.req.id[0] <> acl_ic_slave_rrp:rrp.m_intf.req.id[0]
m_intf.req.byteenable[0] <> acl_ic_slave_wrp:wrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[0] <> acl_ic_slave_rrp:rrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[1] <> acl_ic_slave_wrp:wrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[1] <> acl_ic_slave_rrp:rrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[2] <> acl_ic_slave_wrp:wrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[2] <> acl_ic_slave_rrp:rrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[3] <> acl_ic_slave_wrp:wrp.m_intf.req.byteenable[3]
m_intf.req.byteenable[3] <> acl_ic_slave_rrp:rrp.m_intf.req.byteenable[3]
m_intf.req.address[0] <> acl_ic_slave_wrp:wrp.m_intf.req.address[0]
m_intf.req.address[0] <> acl_ic_slave_rrp:rrp.m_intf.req.address[0]
m_intf.req.address[1] <> acl_ic_slave_wrp:wrp.m_intf.req.address[1]
m_intf.req.address[1] <> acl_ic_slave_rrp:rrp.m_intf.req.address[1]
m_intf.req.address[2] <> acl_ic_slave_wrp:wrp.m_intf.req.address[2]
m_intf.req.address[2] <> acl_ic_slave_rrp:rrp.m_intf.req.address[2]
m_intf.req.address[3] <> acl_ic_slave_wrp:wrp.m_intf.req.address[3]
m_intf.req.address[3] <> acl_ic_slave_rrp:rrp.m_intf.req.address[3]
m_intf.req.address[4] <> acl_ic_slave_wrp:wrp.m_intf.req.address[4]
m_intf.req.address[4] <> acl_ic_slave_rrp:rrp.m_intf.req.address[4]
m_intf.req.address[5] <> acl_ic_slave_wrp:wrp.m_intf.req.address[5]
m_intf.req.address[5] <> acl_ic_slave_rrp:rrp.m_intf.req.address[5]
m_intf.req.burstcount[0] <> acl_ic_slave_wrp:wrp.m_intf.req.burstcount[0]
m_intf.req.burstcount[0] <> acl_ic_slave_rrp:rrp.m_intf.req.burstcount[0]
m_intf.req.writedata[0] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[0]
m_intf.req.writedata[0] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[0]
m_intf.req.writedata[1] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[1]
m_intf.req.writedata[1] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[1]
m_intf.req.writedata[2] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[2]
m_intf.req.writedata[2] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[2]
m_intf.req.writedata[3] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[3]
m_intf.req.writedata[3] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[3]
m_intf.req.writedata[4] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[4]
m_intf.req.writedata[4] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[4]
m_intf.req.writedata[5] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[5]
m_intf.req.writedata[5] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[5]
m_intf.req.writedata[6] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[6]
m_intf.req.writedata[6] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[6]
m_intf.req.writedata[7] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[7]
m_intf.req.writedata[7] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[7]
m_intf.req.writedata[8] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[8]
m_intf.req.writedata[8] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[8]
m_intf.req.writedata[9] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[9]
m_intf.req.writedata[9] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[9]
m_intf.req.writedata[10] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[10]
m_intf.req.writedata[10] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[10]
m_intf.req.writedata[11] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[11]
m_intf.req.writedata[11] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[11]
m_intf.req.writedata[12] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[12]
m_intf.req.writedata[12] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[12]
m_intf.req.writedata[13] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[13]
m_intf.req.writedata[13] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[13]
m_intf.req.writedata[14] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[14]
m_intf.req.writedata[14] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[14]
m_intf.req.writedata[15] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[15]
m_intf.req.writedata[15] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[15]
m_intf.req.writedata[16] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[16]
m_intf.req.writedata[16] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[16]
m_intf.req.writedata[17] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[17]
m_intf.req.writedata[17] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[17]
m_intf.req.writedata[18] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[18]
m_intf.req.writedata[18] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[18]
m_intf.req.writedata[19] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[19]
m_intf.req.writedata[19] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[19]
m_intf.req.writedata[20] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[20]
m_intf.req.writedata[20] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[20]
m_intf.req.writedata[21] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[21]
m_intf.req.writedata[21] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[21]
m_intf.req.writedata[22] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[22]
m_intf.req.writedata[22] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[22]
m_intf.req.writedata[23] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[23]
m_intf.req.writedata[23] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[23]
m_intf.req.writedata[24] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[24]
m_intf.req.writedata[24] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[24]
m_intf.req.writedata[25] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[25]
m_intf.req.writedata[25] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[25]
m_intf.req.writedata[26] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[26]
m_intf.req.writedata[26] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[26]
m_intf.req.writedata[27] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[27]
m_intf.req.writedata[27] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[27]
m_intf.req.writedata[28] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[28]
m_intf.req.writedata[28] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[28]
m_intf.req.writedata[29] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[29]
m_intf.req.writedata[29] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[29]
m_intf.req.writedata[30] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[30]
m_intf.req.writedata[30] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[30]
m_intf.req.writedata[31] <> acl_ic_slave_wrp:wrp.m_intf.req.writedata[31]
m_intf.req.writedata[31] <> acl_ic_slave_rrp:rrp.m_intf.req.writedata[31]
m_intf.req.write <> acl_ic_slave_wrp:wrp.m_intf.req.write
m_intf.req.write <> acl_ic_slave_rrp:rrp.m_intf.req.write
m_intf.req.read <> acl_ic_slave_wrp:wrp.m_intf.req.read
m_intf.req.read <> acl_ic_slave_rrp:rrp.m_intf.req.read
m_intf.req.request <> acl_ic_slave_wrp:wrp.m_intf.req.request
m_intf.req.request <> acl_ic_slave_rrp:rrp.m_intf.req.request
m_intf.req.enable <> acl_ic_slave_wrp:wrp.m_intf.req.enable
m_intf.req.enable <> acl_ic_slave_rrp:rrp.m_intf.req.enable
s_intf.req.id[0] <> s_intf.s_intf.req.id[0]
s_intf.req.byteenable[0] <> s_intf.s_intf.req.byteenable[0]
s_intf.req.byteenable[1] <> s_intf.s_intf.req.byteenable[1]
s_intf.req.byteenable[2] <> s_intf.s_intf.req.byteenable[2]
s_intf.req.byteenable[3] <> s_intf.s_intf.req.byteenable[3]
s_intf.req.address[0] <> s_intf.s_intf.req.address[0]
s_intf.req.address[1] <> s_intf.s_intf.req.address[1]
s_intf.req.address[2] <> s_intf.s_intf.req.address[2]
s_intf.req.address[3] <> s_intf.s_intf.req.address[3]
s_intf.req.address[4] <> s_intf.s_intf.req.address[4]
s_intf.req.address[5] <> s_intf.s_intf.req.address[5]
s_intf.req.burstcount[0] <> s_intf.s_intf.req.burstcount[0]
s_intf.req.writedata[0] <> s_intf.s_intf.req.writedata[0]
s_intf.req.writedata[1] <> s_intf.s_intf.req.writedata[1]
s_intf.req.writedata[2] <> s_intf.s_intf.req.writedata[2]
s_intf.req.writedata[3] <> s_intf.s_intf.req.writedata[3]
s_intf.req.writedata[4] <> s_intf.s_intf.req.writedata[4]
s_intf.req.writedata[5] <> s_intf.s_intf.req.writedata[5]
s_intf.req.writedata[6] <> s_intf.s_intf.req.writedata[6]
s_intf.req.writedata[7] <> s_intf.s_intf.req.writedata[7]
s_intf.req.writedata[8] <> s_intf.s_intf.req.writedata[8]
s_intf.req.writedata[9] <> s_intf.s_intf.req.writedata[9]
s_intf.req.writedata[10] <> s_intf.s_intf.req.writedata[10]
s_intf.req.writedata[11] <> s_intf.s_intf.req.writedata[11]
s_intf.req.writedata[12] <> s_intf.s_intf.req.writedata[12]
s_intf.req.writedata[13] <> s_intf.s_intf.req.writedata[13]
s_intf.req.writedata[14] <> s_intf.s_intf.req.writedata[14]
s_intf.req.writedata[15] <> s_intf.s_intf.req.writedata[15]
s_intf.req.writedata[16] <> s_intf.s_intf.req.writedata[16]
s_intf.req.writedata[17] <> s_intf.s_intf.req.writedata[17]
s_intf.req.writedata[18] <> s_intf.s_intf.req.writedata[18]
s_intf.req.writedata[19] <> s_intf.s_intf.req.writedata[19]
s_intf.req.writedata[20] <> s_intf.s_intf.req.writedata[20]
s_intf.req.writedata[21] <> s_intf.s_intf.req.writedata[21]
s_intf.req.writedata[22] <> s_intf.s_intf.req.writedata[22]
s_intf.req.writedata[23] <> s_intf.s_intf.req.writedata[23]
s_intf.req.writedata[24] <> s_intf.s_intf.req.writedata[24]
s_intf.req.writedata[25] <> s_intf.s_intf.req.writedata[25]
s_intf.req.writedata[26] <> s_intf.s_intf.req.writedata[26]
s_intf.req.writedata[27] <> s_intf.s_intf.req.writedata[27]
s_intf.req.writedata[28] <> s_intf.s_intf.req.writedata[28]
s_intf.req.writedata[29] <> s_intf.s_intf.req.writedata[29]
s_intf.req.writedata[30] <> s_intf.s_intf.req.writedata[30]
s_intf.req.writedata[31] <> s_intf.s_intf.req.writedata[31]
s_intf.req.write <> s_intf.req.write
s_intf.req.read <> s_intf.req.read
s_intf.req.request <> s_intf.s_intf.req.request
s_intf.req.enable <> s_intf.s_intf.req.enable
s_readdatavalid => acl_ic_slave_rrp:rrp.s_readdatavalid
s_readdata[0] => acl_ic_slave_rrp:rrp.s_readdata[0]
s_readdata[1] => acl_ic_slave_rrp:rrp.s_readdata[1]
s_readdata[2] => acl_ic_slave_rrp:rrp.s_readdata[2]
s_readdata[3] => acl_ic_slave_rrp:rrp.s_readdata[3]
s_readdata[4] => acl_ic_slave_rrp:rrp.s_readdata[4]
s_readdata[5] => acl_ic_slave_rrp:rrp.s_readdata[5]
s_readdata[6] => acl_ic_slave_rrp:rrp.s_readdata[6]
s_readdata[7] => acl_ic_slave_rrp:rrp.s_readdata[7]
s_readdata[8] => acl_ic_slave_rrp:rrp.s_readdata[8]
s_readdata[9] => acl_ic_slave_rrp:rrp.s_readdata[9]
s_readdata[10] => acl_ic_slave_rrp:rrp.s_readdata[10]
s_readdata[11] => acl_ic_slave_rrp:rrp.s_readdata[11]
s_readdata[12] => acl_ic_slave_rrp:rrp.s_readdata[12]
s_readdata[13] => acl_ic_slave_rrp:rrp.s_readdata[13]
s_readdata[14] => acl_ic_slave_rrp:rrp.s_readdata[14]
s_readdata[15] => acl_ic_slave_rrp:rrp.s_readdata[15]
s_readdata[16] => acl_ic_slave_rrp:rrp.s_readdata[16]
s_readdata[17] => acl_ic_slave_rrp:rrp.s_readdata[17]
s_readdata[18] => acl_ic_slave_rrp:rrp.s_readdata[18]
s_readdata[19] => acl_ic_slave_rrp:rrp.s_readdata[19]
s_readdata[20] => acl_ic_slave_rrp:rrp.s_readdata[20]
s_readdata[21] => acl_ic_slave_rrp:rrp.s_readdata[21]
s_readdata[22] => acl_ic_slave_rrp:rrp.s_readdata[22]
s_readdata[23] => acl_ic_slave_rrp:rrp.s_readdata[23]
s_readdata[24] => acl_ic_slave_rrp:rrp.s_readdata[24]
s_readdata[25] => acl_ic_slave_rrp:rrp.s_readdata[25]
s_readdata[26] => acl_ic_slave_rrp:rrp.s_readdata[26]
s_readdata[27] => acl_ic_slave_rrp:rrp.s_readdata[27]
s_readdata[28] => acl_ic_slave_rrp:rrp.s_readdata[28]
s_readdata[29] => acl_ic_slave_rrp:rrp.s_readdata[29]
s_readdata[30] => acl_ic_slave_rrp:rrp.s_readdata[30]
s_readdata[31] => acl_ic_slave_rrp:rrp.s_readdata[31]
s_writeack => acl_ic_slave_wrp:wrp.s_writeack
wrp_intf.id[0] <> acl_ic_slave_wrp:wrp.wrp_intf.id[0]
wrp_intf.ack <> acl_ic_slave_wrp:wrp.wrp_intf.ack
rrp_intf.data[0] <> acl_ic_slave_rrp:rrp.rrp_intf.data[0]
rrp_intf.data[1] <> acl_ic_slave_rrp:rrp.rrp_intf.data[1]
rrp_intf.data[2] <> acl_ic_slave_rrp:rrp.rrp_intf.data[2]
rrp_intf.data[3] <> acl_ic_slave_rrp:rrp.rrp_intf.data[3]
rrp_intf.data[4] <> acl_ic_slave_rrp:rrp.rrp_intf.data[4]
rrp_intf.data[5] <> acl_ic_slave_rrp:rrp.rrp_intf.data[5]
rrp_intf.data[6] <> acl_ic_slave_rrp:rrp.rrp_intf.data[6]
rrp_intf.data[7] <> acl_ic_slave_rrp:rrp.rrp_intf.data[7]
rrp_intf.data[8] <> acl_ic_slave_rrp:rrp.rrp_intf.data[8]
rrp_intf.data[9] <> acl_ic_slave_rrp:rrp.rrp_intf.data[9]
rrp_intf.data[10] <> acl_ic_slave_rrp:rrp.rrp_intf.data[10]
rrp_intf.data[11] <> acl_ic_slave_rrp:rrp.rrp_intf.data[11]
rrp_intf.data[12] <> acl_ic_slave_rrp:rrp.rrp_intf.data[12]
rrp_intf.data[13] <> acl_ic_slave_rrp:rrp.rrp_intf.data[13]
rrp_intf.data[14] <> acl_ic_slave_rrp:rrp.rrp_intf.data[14]
rrp_intf.data[15] <> acl_ic_slave_rrp:rrp.rrp_intf.data[15]
rrp_intf.data[16] <> acl_ic_slave_rrp:rrp.rrp_intf.data[16]
rrp_intf.data[17] <> acl_ic_slave_rrp:rrp.rrp_intf.data[17]
rrp_intf.data[18] <> acl_ic_slave_rrp:rrp.rrp_intf.data[18]
rrp_intf.data[19] <> acl_ic_slave_rrp:rrp.rrp_intf.data[19]
rrp_intf.data[20] <> acl_ic_slave_rrp:rrp.rrp_intf.data[20]
rrp_intf.data[21] <> acl_ic_slave_rrp:rrp.rrp_intf.data[21]
rrp_intf.data[22] <> acl_ic_slave_rrp:rrp.rrp_intf.data[22]
rrp_intf.data[23] <> acl_ic_slave_rrp:rrp.rrp_intf.data[23]
rrp_intf.data[24] <> acl_ic_slave_rrp:rrp.rrp_intf.data[24]
rrp_intf.data[25] <> acl_ic_slave_rrp:rrp.rrp_intf.data[25]
rrp_intf.data[26] <> acl_ic_slave_rrp:rrp.rrp_intf.data[26]
rrp_intf.data[27] <> acl_ic_slave_rrp:rrp.rrp_intf.data[27]
rrp_intf.data[28] <> acl_ic_slave_rrp:rrp.rrp_intf.data[28]
rrp_intf.data[29] <> acl_ic_slave_rrp:rrp.rrp_intf.data[29]
rrp_intf.data[30] <> acl_ic_slave_rrp:rrp.rrp_intf.data[30]
rrp_intf.data[31] <> acl_ic_slave_rrp:rrp.rrp_intf.data[31]
rrp_intf.id[0] <> acl_ic_slave_rrp:rrp.rrp_intf.id[0]
rrp_intf.datavalid <> acl_ic_slave_rrp:rrp.rrp_intf.datavalid


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_wrp:wrp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.req.id[0] <> <UNC>
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.burstcount[0] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.read <> <UNC>
m_intf.req.request <> <UNC>
m_intf.req.enable <> <UNC>
s_writeack => ~NO_FANOUT~
wrp_intf.id[0] <> <UNC>
wrp_intf.ack <> wrp_intf.ack
stall <= <GND>


|quartus_compile|average_value:average_value_inst|average_value_internal:average_value_internal_inst|average_value_internal_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.stall <> <UNC>
m_intf.req.id[0] <> <UNC>
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.burstcount[0] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.write <> <UNC>
m_intf.req.read <> <UNC>
m_intf.req.request <> <UNC>
m_intf.req.enable <> <UNC>
s_readdatavalid => rrp_intf.datavalid.DATAIN
s_readdata[0] => rrp_intf.data[0].DATAIN
s_readdata[1] => rrp_intf.data[1].DATAIN
s_readdata[2] => rrp_intf.data[2].DATAIN
s_readdata[3] => rrp_intf.data[3].DATAIN
s_readdata[4] => rrp_intf.data[4].DATAIN
s_readdata[5] => rrp_intf.data[5].DATAIN
s_readdata[6] => rrp_intf.data[6].DATAIN
s_readdata[7] => rrp_intf.data[7].DATAIN
s_readdata[8] => rrp_intf.data[8].DATAIN
s_readdata[9] => rrp_intf.data[9].DATAIN
s_readdata[10] => rrp_intf.data[10].DATAIN
s_readdata[11] => rrp_intf.data[11].DATAIN
s_readdata[12] => rrp_intf.data[12].DATAIN
s_readdata[13] => rrp_intf.data[13].DATAIN
s_readdata[14] => rrp_intf.data[14].DATAIN
s_readdata[15] => rrp_intf.data[15].DATAIN
s_readdata[16] => rrp_intf.data[16].DATAIN
s_readdata[17] => rrp_intf.data[17].DATAIN
s_readdata[18] => rrp_intf.data[18].DATAIN
s_readdata[19] => rrp_intf.data[19].DATAIN
s_readdata[20] => rrp_intf.data[20].DATAIN
s_readdata[21] => rrp_intf.data[21].DATAIN
s_readdata[22] => rrp_intf.data[22].DATAIN
s_readdata[23] => rrp_intf.data[23].DATAIN
s_readdata[24] => rrp_intf.data[24].DATAIN
s_readdata[25] => rrp_intf.data[25].DATAIN
s_readdata[26] => rrp_intf.data[26].DATAIN
s_readdata[27] => rrp_intf.data[27].DATAIN
s_readdata[28] => rrp_intf.data[28].DATAIN
s_readdata[29] => rrp_intf.data[29].DATAIN
s_readdata[30] => rrp_intf.data[30].DATAIN
s_readdata[31] => rrp_intf.data[31].DATAIN
rrp_intf.data[0] <> rrp_intf.data[0]
rrp_intf.data[1] <> rrp_intf.data[1]
rrp_intf.data[2] <> rrp_intf.data[2]
rrp_intf.data[3] <> rrp_intf.data[3]
rrp_intf.data[4] <> rrp_intf.data[4]
rrp_intf.data[5] <> rrp_intf.data[5]
rrp_intf.data[6] <> rrp_intf.data[6]
rrp_intf.data[7] <> rrp_intf.data[7]
rrp_intf.data[8] <> rrp_intf.data[8]
rrp_intf.data[9] <> rrp_intf.data[9]
rrp_intf.data[10] <> rrp_intf.data[10]
rrp_intf.data[11] <> rrp_intf.data[11]
rrp_intf.data[12] <> rrp_intf.data[12]
rrp_intf.data[13] <> rrp_intf.data[13]
rrp_intf.data[14] <> rrp_intf.data[14]
rrp_intf.data[15] <> rrp_intf.data[15]
rrp_intf.data[16] <> rrp_intf.data[16]
rrp_intf.data[17] <> rrp_intf.data[17]
rrp_intf.data[18] <> rrp_intf.data[18]
rrp_intf.data[19] <> rrp_intf.data[19]
rrp_intf.data[20] <> rrp_intf.data[20]
rrp_intf.data[21] <> rrp_intf.data[21]
rrp_intf.data[22] <> rrp_intf.data[22]
rrp_intf.data[23] <> rrp_intf.data[23]
rrp_intf.data[24] <> rrp_intf.data[24]
rrp_intf.data[25] <> rrp_intf.data[25]
rrp_intf.data[26] <> rrp_intf.data[26]
rrp_intf.data[27] <> rrp_intf.data[27]
rrp_intf.data[28] <> rrp_intf.data[28]
rrp_intf.data[29] <> rrp_intf.data[29]
rrp_intf.data[30] <> rrp_intf.data[30]
rrp_intf.data[31] <> rrp_intf.data[31]
rrp_intf.id[0] <> <UNC>
rrp_intf.datavalid <> rrp_intf.datavalid
stall <= <GND>


