[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/IndexAssign/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/IndexAssign/dut.sv:1:1: No timescale set for "t".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/IndexAssign/dut.sv:1:1: Compile module "work@t".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              1
Constant                                               5
ContAssign                                             1
Design                                                 1
Identifier                                             1
IntTypespec                                            1
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
Net                                                    1
Operation                                              2
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefObj                                                 2
RefTypespec                                            2
SourceFile                                             1
------------------------------------------------------------
Total:                                                24
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IndexAssign/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@t), line:1:8, endln:1:9
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiName:work@t
  |vpiParameter:
  \_Parameter: (work@t.I), line:2:27, endln:2:32
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |UINT:9
    |vpiTypespec:
    \_RefTypespec: (work@t.I), line:2:14, endln:2:26
      |vpiParent:
      \_Parameter: (work@t.I), line:2:27, endln:2:32
      |vpiFullName:work@t.I
      |vpiActual:
      \_IntTypespec: , line:2:14, endln:2:26
    |vpiLocalParam:1
    |vpiName:I
    |vpiFullName:work@t.I
  |vpiParamAssign:
  \_ParamAssign: , line:2:27, endln:2:32
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Constant: , line:2:31, endln:2:32
      |vpiParent:
      \_ParamAssign: , line:2:27, endln:2:32
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@t.I), line:2:27, endln:2:32
  |vpiTypespec:
  \_IntTypespec: , line:2:14, endln:2:26
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
  |vpiTypespec:
  \_LogicTypespec: , line:3:3, endln:3:8
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiRange:
    \_Range: , line:3:9, endln:3:16
      |vpiParent:
      \_LogicTypespec: , line:3:3, endln:3:8
      |vpiLeftRange:
      \_Operation: , line:3:10, endln:3:13
        |vpiParent:
        \_Range: , line:3:9, endln:3:16
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@t.I), line:3:10, endln:3:11
          |vpiParent:
          \_Operation: , line:3:10, endln:3:13
          |vpiName:I
          |vpiFullName:work@t.I
          |vpiActual:
          \_Parameter: (work@t.I), line:2:27, endln:2:32
        |vpiOperand:
        \_Constant: , line:3:12, endln:3:13
          |vpiParent:
          \_Operation: , line:3:10, endln:3:13
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:14, endln:3:15
        |vpiParent:
        \_Range: , line:3:9, endln:3:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:2:14, endln:2:26
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:3, endln:3:8
  |vpiImportTypespec:
  \_Net: (work@t.sig), line:3:17, endln:3:20
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@t.sig), line:3:3, endln:3:16
      |vpiParent:
      \_Net: (work@t.sig), line:3:17, endln:3:20
      |vpiFullName:work@t.sig
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:8
    |vpiName:sig
    |vpiFullName:work@t.sig
    |vpiNetType:36
  |vpiDefName:work@t
  |vpiNet:
  \_Net: (work@t.sig), line:3:17, endln:3:20
  |vpiContAssign:
  \_ContAssign: , line:4:10, endln:4:22
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Constant: , line:4:21, endln:4:22
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:22
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_BitSelect: (work@t.sig), line:4:13, endln:4:18
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:22
      |vpiName:sig
      |vpiFullName:work@t.sig
      |vpiActual:
      \_Net: (work@t.sig), line:3:17, endln:3:20
      |vpiIndex:
      \_Operation: , line:4:14, endln:4:17
        |vpiParent:
        \_BitSelect: (work@t.sig), line:4:13, endln:4:18
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@t.sig.I), line:4:14, endln:4:15
          |vpiParent:
          \_Operation: , line:4:14, endln:4:17
          |vpiName:I
          |vpiFullName:work@t.sig.I
          |vpiActual:
          \_Parameter: (work@t.I), line:2:27, endln:2:32
        |vpiOperand:
        \_Constant: , line:4:16, endln:4:17
          |vpiParent:
          \_Operation: , line:4:14, endln:4:17
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
|vpiTypespec:
\_ModuleTypespec: (work@t)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@t
  |vpiModule:
  \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
