-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 19:12:03 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v3
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/main.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                      72  153917     153923            0  0        ? 
    Design Total:                                     72  153917     153923            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                     Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    -------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                               
    BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(23,9,32,512,512,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                
    ccs_in(14,32)                                           0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                           0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                    0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                   0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                   
    modulo_add_ea1ef4719f519926e0422f22d3282e1f60ea()      96.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_ed27d2fff96cb4632dc7a010bcf5d2a46373()      64.000     0.000      0.000            0.000 0.320          1           1 
    mult_a75d0bc557d6a6c2ab1eb6d81a22a41170e2()          6426.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                 
    mgc_add(10,0,10,0,10)                                  10.000     0.000     10.000            9.000 1.035          3           5 
    mgc_add(11,0,10,0,11)                                  11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(11,0,11,0,11)                                  11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(32,0,32,0,32)                                  32.000     0.000     32.000           31.000 1.365          2           2 
    mgc_add(4,0,1,1,4)                                      4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_add(4,0,4,0,4)                                      4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_add(4,0,4,1,4)                                      4.000     0.000      4.000            3.000 0.945          0           1 
    mgc_add(5,0,2,1,5)                                      5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(9,0,2,1,10)                                     9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_add(9,0,9,0,10)                                     9.000     0.000      9.000            8.000 1.020          0           1 
    mgc_add(9,0,9,0,9)                                      9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_and(1,2)                                            1.000     0.000      1.000            0.000 0.550          0          66 
    mgc_and(10,2)                                          10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_and(2,2)                                            2.000     0.000      2.000            0.000 0.550          0           2 
    mgc_and(9,2)                                            9.000     0.000      9.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,10)                                 608.000     1.000      0.000            0.000 3.713          1           1 
    mgc_mux(1,1,2)                                          1.000     0.000      1.000            0.000 0.080          0           1 
    mgc_mux(10,1,2)                                        10.000     0.000     10.000            0.000 0.080          0           3 
    mgc_mux(11,1,2)                                        11.000     0.000     11.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                        32.000     0.000     32.000            0.000 0.080          2          12 
    mgc_mux(4,1,2)                                          4.000     0.000      4.000            0.000 0.080          0           3 
    mgc_mux(9,1,2)                                          9.000     0.000      9.000            0.000 0.080          0           5 
    mgc_mux1hot(10,3)                                      14.463     0.000     14.463            0.000 0.550          0           1 
    mgc_mux1hot(9,6)                                       23.386     0.000     23.386            0.000 1.500          0           1 
    mgc_nand(1,2)                                           1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,13)                                           3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_nor(1,2)                                            1.000     0.000      1.000            0.000 0.550          0          18 
    mgc_nor(1,3)                                            1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,5)                                            1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_not(1)                                              0.000     0.000      0.000            0.000 0.000          0          38 
    mgc_not(10)                                             0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(32)                                             0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(4)                                              0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,14)                                            3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_or(1,2)                                             1.000     0.000      1.000            0.000 0.550          0          18 
    mgc_or(1,3)                                             1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_or(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_or(1,6)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                              0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(1,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000 0.320          0          11 
    mgc_reg_pos(10,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(10,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(11,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000 0.320          0          11 
    mgc_reg_pos(4,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_shift_l(1,0,4,10)                                   8.738     0.000      8.738            0.000 0.550          1           0 
    mgc_shift_l(1,0,4,11)                                   9.595     0.000      9.595            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,9)                                    7.870     0.000      7.870            0.000 0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                
    mgc_io_sync(0)                                          0.000     0.000      0.000            0.000 0.000          6           6 
                                                                                                                                     
    TOTAL AREA (After Assignment):                       8028.314     1.000    834.000          142.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   7423.3          8980.1          8035.3        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           7423.3 (100%)   8973.1 (100%)   8028.3 (100%) 
      MUX:                64.0   (1%)    766.1   (9%)    520.8   (6%) 
      FUNC:             7359.3  (99%)   8071.9  (90%)   7365.5  (92%) 
      LOGIC:               0.0           135.0   (2%)    142.0   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             7.0   (0%)      7.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             7.0 (100%)      7.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                Size(bits) Gated Register CG Opt Done Variables                                             
    --------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP-1:VEC_LOOP:acc#5.itm                  32         Y                  COMP_LOOP-1:VEC_LOOP:acc#5.itm                        
                                                                                  COMP_LOOP-2:VEC_LOOP:acc#5.itm                        
    COMP_LOOP-1:VEC_LOOP:acc#8.itm                  32         Y                  COMP_LOOP-1:VEC_LOOP:acc#8.itm                        
                                                                                  COMP_LOOP-2:VEC_LOOP:acc#8.itm                        
    COMP_LOOP:twiddle_f#1.sva                       32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                  COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help#1.sva                    32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                  COMP_LOOP:twiddle_help.sva                            
    p.sva                                           32         Y           Y      p.sva                                                 
    twiddle:rsci.qb_d.bfwt                          32         Y           Y      twiddle:rsci.qb_d.bfwt                                
    twiddle_h:rsci.qb_d.bfwt                        32         Y           Y      twiddle_h:rsci.qb_d.bfwt                              
    vec:rsc(0)(0)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(0)(0)i.qa_d.bfwt(31:0)                        
    vec:rsc(0)(0)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(0)(0)i.qa_d.bfwt(63:32)                       
    vec:rsc(0)(1)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(0)(1)i.qa_d.bfwt(31:0)                        
    vec:rsc(0)(1)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(0)(1)i.qa_d.bfwt(63:32)                       
    STAGE_LOOP:lshift.psp.sva                       11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(10:0)#1.sva#1                        11         Y           Y      VEC_LOOP:j(10:0)#1.sva#1                              
                                                                                  VEC_LOOP:j(10:0).sva#1                                
    COMP_LOOP-2:twiddle_f:lshift.itm                10         Y           Y      COMP_LOOP-2:twiddle_f:lshift.itm                      
                                                                                  VEC_LOOP:acc#1.cse.sva                                
                                                                                  VEC_LOOP:j(10:0)#1.sva(9:0)                           
                                                                                  VEC_LOOP:j(10:0).sva(9:0)                             
    COMP_LOOP:twiddle_f:mul.cse.sva                 10         Y           Y      COMP_LOOP:twiddle_f:mul.cse.sva                       
    VEC_LOOP:acc#10.cse#1.sva                       10         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
    VEC_LOOP:acc#10.cse.sva                         10         Y           Y      VEC_LOOP:acc#10.cse.sva                               
    COMP_LOOP-1:twiddle_f:lshift.itm                 9         Y           Y      COMP_LOOP-1:twiddle_f:lshift.itm                      
                                                                                  VEC_LOOP:acc.psp.sva                                  
    COMP_LOOP-1:twiddle_f:mul.psp.sva                9         Y                  COMP_LOOP-1:twiddle_f:mul.psp.sva                     
    COMP_LOOP:k(10:1).sva(8:0)                       9         Y           Y      COMP_LOOP:k(10:1).sva(8:0)                            
    STAGE_LOOP:i(3:0).sva                            4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    complete:rsci.bcwt                               1                            complete:rsci.bcwt                                    
    core.wten.reg                                    1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                      1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                             1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                               1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                           1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                       1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc(0)(0)i.oswt#1).cse                   1         Y                  reg(vec:rsc(0)(0)i.oswt#1).cse                        
    reg(vec:rsc(0)(0)i.oswt).cse                     1         Y                  reg(vec:rsc(0)(0)i.oswt).cse                          
    reg(vec:rsc(0)(1)i.oswt#1).cse                   1         Y                  reg(vec:rsc(0)(1)i.oswt#1).cse                        
    reg(vec:rsc(0)(1)i.oswt).cse                     1         Y                  reg(vec:rsc(0)(1)i.oswt).cse                          
    reg(vec:rsc.triosy(0)(1):obj.iswt0).cse          1         Y                  reg(vec:rsc.triosy(0)(1):obj.iswt0).cse               
    run:rsci.bcwt                                    1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                               1         Y           Y      run:rsci.ivld.bfwt                                    
    run_ac_sync_tmp_dobj.sva                         1         Y           Y      run_ac_sync_tmp_dobj.sva                              
    twiddle:rsci.bcwt                                1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                              1                            twiddle_h:rsci.bcwt                                   
    vec:rsc(0)(0)i.bcwt                              1                            vec:rsc(0)(0)i.bcwt                                   
    vec:rsc(0)(0)i.bcwt#1                            1                            vec:rsc(0)(0)i.bcwt#1                                 
    vec:rsc(0)(1)i.bcwt                              1                            vec:rsc(0)(1)i.bcwt                                   
    vec:rsc(0)(1)i.bcwt#1                            1                            vec:rsc(0)(1)i.bcwt#1                                 
                                                                                                                                        
    Total:                                         466            457         374 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.80) 
    
  Timing Report
    Critical Path
      Max Delay:  4.157000999999999
      Slack:      0.8429990000000007
      
      Path                                                                                                                                        Startpoint                                                                         Endpoint                                                       Delay  Slack  
      ------------------------------------------------------------------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -------------------------------------------------------------- ------ ------
      1                                                                                                                                           inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp             4.1570 0.8430 
                                                                                                                                                                                                                                                                                                                  
        Instance                                                                                                                                  Component                                                                                                                                         Delta  Delay  
        --------                                                                                                                                  ---------                                                                                                                                         -----  -----  
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                                                        mgc_reg_pos_1_0_0_1_1_0_0                                                                                                                         0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                                                                                               0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2                                                                     mgc_not_1                                                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7                                                                     mgc_and_1_2                                                                                                                                       0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                                                             0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5                                                                     mgc_and_1_2                                                                                                                                       0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                                                             0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                                                0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                                               0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                                                                        mgc_or_1_3                                                                                                                                        0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                                                           0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                                                            0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                                                                                          0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                                                                                0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#22                                                                                       mgc_and_1_2                                                                                                                                       0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                                                                     0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                                                                             0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                                                                        mult                                                                                                                                              0.0000 4.1570 
                                                                                                                                                                                                                                                                                                                  
      2                                                                                                                                           inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp             4.1570 0.8430 
                                                                                                                                                                                                                                                                                                                  
        Instance                                                                                                                                  Component                                                                                                                                         Delta  Delay  
        --------                                                                                                                                  ---------                                                                                                                                         -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                                                       mgc_reg_pos_1_0_0_1_1_1_1                                                                                                                         0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse                                                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt                                                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt                                                                                                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7                                                                     mgc_and_1_2                                                                                                                                       0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                                                             0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5                                                                     mgc_and_1_2                                                                                                                                       0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                                                             0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                                                0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                                               0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                                                                        mgc_or_1_3                                                                                                                                        0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                                                           0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                                                            0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                                                                                          0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                                                                                0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#22                                                                                       mgc_and_1_2                                                                                                                                       0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                                                                     0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                                                                             0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                                                                        mult                                                                                                                                              0.0000 4.1570 
                                                                                                                                                                                                                                                                                                                  
      3                                                                                                                                           inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:lshift)                      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp) 4.1125 0.8875 
                                                                                                                                                                                                                                                                                                                  
        Instance                                                                                                                                  Component                                                                                                                                         Delta  Delay  
        --------                                                                                                                                  ---------                                                                                                                                         -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:lshift)                                                                             mgc_reg_pos_9_0_0_0_0_1_1                                                                                                                         0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift.itm                                                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/conc                                                                                                                                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/conc.itm                                                                                                                                                                                                                                                        0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux                                                                                       mgc_mux_10_1_2                                                                                                                                    0.0800 0.4000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm                                                                                                                                                                                                                                     0.0000 0.4000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul:rg                                                                                  mgc_mul_10_0_10_0_10                                                                                                                              3.7125 4.1125 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                                                                         0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)                                                                                                                                                                                                                           0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm                                                                                                                                                                                                                       0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp)                                                                            mgc_reg_pos_9_0_0_0_0_1_1                                                                                                                         0.0000 4.1125 
                                                                                                                                                                                                                                                                                                                  
      4                                                                                                                                           inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:lshift)                      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp) 4.1125 0.8875 
                                                                                                                                                                                                                                                                                                                  
        Instance                                                                                                                                  Component                                                                                                                                         Delta  Delay  
        --------                                                                                                                                  ---------                                                                                                                                         -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:lshift)                                                                             mgc_reg_pos_9_0_0_0_0_1_1                                                                                                                         0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift.itm                                                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/conc                                                                                                                                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/conc.itm                                                                                                                                                                                                                                                        0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux                                                                                       mgc_mux_10_1_2                                                                                                                                    0.0800 0.4000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm                                                                                                                                                                                                                                     0.0000 0.4000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul:rg                                                                                  mgc_mul_10_0_10_0_10                                                                                                                              3.7125 4.1125 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                                                                         0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)                                                                                                                                                                                                                           0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm                                                                                                                                                                                                                       0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp)                                                                            mgc_reg_pos_9_0_0_0_0_1_1                                                                                                                         0.0000 4.1125 
                                                                                                                                                                                                                                                                                                                  
      5                                                                                                                                           inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:1).sva(8:0))                        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp) 4.1125 0.8875 
                                                                                                                                                                                                                                                                                                                  
        Instance                                                                                                                                  Component                                                                                                                                         Delta  Delay  
        --------                                                                                                                                  ---------                                                                                                                                         -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:1).sva(8:0))                                                                               mgc_reg_pos_9_0_0_0_0_1_1                                                                                                                         0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:1).sva(8:0)                                                                                                                                                                                                                                      0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/conc#1                                                                                                                                                                                                                                                          0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/conc#1.itm                                                                                                                                                                                                                                                      0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#4                                                                                     mgc_mux_10_1_2                                                                                                                                    0.0800 0.4000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#4.itm                                                                                                                                                                                                                                   0.0000 0.4000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul:rg                                                                                  mgc_mul_10_0_10_0_10                                                                                                                              3.7125 4.1125 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                                                                         0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)                                                                                                                                                                                                                           0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm                                                                                                                                                                                                                       0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp)                                                                            mgc_reg_pos_9_0_0_0_0_1_1                                                                                                                         0.0000 4.1125 
                                                                                                                                                                                                                                                                                                                  
      6                                                                                                                                           inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift)                      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp) 4.1125 0.8875 
                                                                                                                                                                                                                                                                                                                  
        Instance                                                                                                                                  Component                                                                                                                                         Delta  Delay  
        --------                                                                                                                                  ---------                                                                                                                                         -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                                                                        0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.itm                                                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux                                                                                       mgc_mux_10_1_2                                                                                                                                    0.0800 0.4000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm                                                                                                                                                                                                                                     0.0000 0.4000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul:rg                                                                                  mgc_mul_10_0_10_0_10                                                                                                                              3.7125 4.1125 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                                                                         0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)                                                                                                                                                                                                                           0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm                                                                                                                                                                                                                       0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp)                                                                            mgc_reg_pos_9_0_0_0_0_1_1                                                                                                                         0.0000 4.1125 
                                                                                                                                                                                                                                                                                                                  
      7                                                                                                                                           inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:1).sva(8:0))                        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp) 4.1125 0.8875 
                                                                                                                                                                                                                                                                                                                  
        Instance                                                                                                                                  Component                                                                                                                                         Delta  Delay  
        --------                                                                                                                                  ---------                                                                                                                                         -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:1).sva(8:0))                                                                               mgc_reg_pos_9_0_0_0_0_1_1                                                                                                                         0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:1).sva(8:0)                                                                                                                                                                                                                                      0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#14                                                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#14.itm                                                                                                                                                                                                                                 0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#4                                                                                     mgc_mux_10_1_2                                                                                                                                    0.0800 0.4000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#4.itm                                                                                                                                                                                                                                   0.0000 0.4000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul:rg                                                                                  mgc_mul_10_0_10_0_10                                                                                                                              3.7125 4.1125 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                                                                         0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)                                                                                                                                                                                                                           0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm                                                                                                                                                                                                                       0.0000 4.1125 
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp)                                                                            mgc_reg_pos_9_0_0_0_0_1_1                                                                                                                         0.0000 4.1125 
                                                                                                                                                                                                                                                                                                                  
      8                                                                                                                                           inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift)                      inPlaceNTT_DIF_precomp/vec:rsc(0)(0).web                       4.0550 0.9450 
                                                                                                                                                                                                                                                                                                                  
        Instance                                                                                                                                  Component                                                                                                                                         Delta  Delay  
        --------                                                                                                                                  ---------                                                                                                                                         -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                                                                        0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.itm                                                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:VEC_LOOP:acc#1                                                                                    mgc_addc_10_0_10_0_10                                                                                                                             1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:VEC_LOOP:acc#1.tmp                                                                                                                                                                                                                                  0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP-2:VEC_LOOP:acc#1.tmp)(0)#1                                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP-2:VEC_LOOP:acc#1.tmp)(0)#1.itm                                                                                                                                                                                                           0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#13                                                                                                        mgc_not_1                                                                                                                                         0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#13.itm                                                                                                                                                                                                                                                      0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#59                                                                                                        mgc_and_1_2                                                                                                                                       0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and#59.cse                                                                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/or#65                                                                                                         mgc_or_1_4                                                                                                                                        0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/or#65.rmff                                                                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/vec:rsc(0)(0)i.oswt.pff                                                                                                                                                                                                                        0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/vec:rsc(0)(0)i.oswt.pff                                                                                                                                                                                              0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:and#11                                                    mgc_and_1_2                                                                                                                                       0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/vec:rsc(0)(0)i.dswt.pff                                                                                                                                                                                              0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:and#10                                                    mgc_and_1_2                                                                                                                                       0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:and#10.itm                                                                                                                                                                                                  0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:conc#19                                                                                                                                                                                                     0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                                             0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                                                                       0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/VEC_LOOP:asn(vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                                                  0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                                                0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                                                                             0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                                                                   0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                                                                 0.0000 3.5550 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                                                                      0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                    0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(1)                                                                                                                                                   0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/VEC_LOOP:slc()(0)                                                                                                                                                                                   0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/VEC_LOOP:asn(web)                                                                                                                                                                                   0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/web                                                                                                                                                                                                 0.0000 3.5550 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(0).web                                                                                                                                                                                                                                                    0.5000 4.0550 
                                                                                                                                                                                                                                                                                                                  
      9                                                                                                                                           inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift)                      inPlaceNTT_DIF_precomp/vec:rsc(0)(0).wea                       4.0550 0.9450 
                                                                                                                                                                                                                                                                                                                  
        Instance                                                                                                                                  Component                                                                                                                                         Delta  Delay  
        --------                                                                                                                                  ---------                                                                                                                                         -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                                                                        0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.itm                                                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:VEC_LOOP:acc#1                                                                                    mgc_addc_10_0_10_0_10                                                                                                                             1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:VEC_LOOP:acc#1.tmp                                                                                                                                                                                                                                  0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP-2:VEC_LOOP:acc#1.tmp)(0)#1                                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP-2:VEC_LOOP:acc#1.tmp)(0)#1.itm                                                                                                                                                                                                           0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#13                                                                                                        mgc_not_1                                                                                                                                         0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#13.itm                                                                                                                                                                                                                                                      0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#59                                                                                                        mgc_and_1_2                                                                                                                                       0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and#59.cse                                                                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/or#65                                                                                                         mgc_or_1_4                                                                                                                                        0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/or#65.rmff                                                                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/vec:rsc(0)(0)i.oswt.pff                                                                                                                                                                                                                        0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/vec:rsc(0)(0)i.oswt.pff                                                                                                                                                                                              0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:and#11                                                    mgc_and_1_2                                                                                                                                       0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/vec:rsc(0)(0)i.dswt.pff                                                                                                                                                                                              0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:and#10                                                    mgc_and_1_2                                                                                                                                       0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:and#10.itm                                                                                                                                                                                                  0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:conc#19                                                                                                                                                                                                     0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                                             0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                                                                       0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/VEC_LOOP:asn(vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                                                  0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                                                0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                                                                             0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                                                                   0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                                                                 0.0000 3.5550 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                                                                      0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                    0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(0)                                                                                                                                                   0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/VEC_LOOP:slc()(0)#1                                                                                                                                                                                 0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/VEC_LOOP:asn(wea)                                                                                                                                                                                   0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/wea                                                                                                                                                                                                 0.0000 3.5550 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(0).wea                                                                                                                                                                                                                                                    0.5000 4.0550 
                                                                                                                                                                                                                                                                                                                  
      10                                                                                                                                          inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:1).sva(8:0))                        inPlaceNTT_DIF_precomp/vec:rsc(0)(0).wea                       4.0550 0.9450 
                                                                                                                                                                                                                                                                                                                  
        Instance                                                                                                                                  Component                                                                                                                                         Delta  Delay  
        --------                                                                                                                                  ---------                                                                                                                                         -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:1).sva(8:0))                                                                               mgc_reg_pos_9_0_0_0_0_1_1                                                                                                                         0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:1).sva(8:0)                                                                                                                                                                                                                                      0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#15                                                                                                                                                                                                                                     0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#15.itm                                                                                                                                                                                                                                 0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:VEC_LOOP:acc#1                                                                                    mgc_addc_10_0_10_0_10                                                                                                                             1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:VEC_LOOP:acc#1.tmp                                                                                                                                                                                                                                  0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP-2:VEC_LOOP:acc#1.tmp)(0)#1                                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP-2:VEC_LOOP:acc#1.tmp)(0)#1.itm                                                                                                                                                                                                           0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#13                                                                                                        mgc_not_1                                                                                                                                         0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#13.itm                                                                                                                                                                                                                                                      0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#59                                                                                                        mgc_and_1_2                                                                                                                                       0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and#59.cse                                                                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/or#65                                                                                                         mgc_or_1_4                                                                                                                                        0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/or#65.rmff                                                                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/vec:rsc(0)(0)i.oswt.pff                                                                                                                                                                                                                        0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/vec:rsc(0)(0)i.oswt.pff                                                                                                                                                                                              0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:and#11                                                    mgc_and_1_2                                                                                                                                       0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/vec:rsc(0)(0)i.dswt.pff                                                                                                                                                                                              0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:and#10                                                    mgc_and_1_2                                                                                                                                       0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:and#10.itm                                                                                                                                                                                                  0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/VEC_LOOP:conc#19                                                                                                                                                                                                     0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_ctrl/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                                             0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                                                                       0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/VEC_LOOP:asn(vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                                                  0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                                                0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                                                                             0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                                                                   0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                                                                 0.0000 3.5550 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                                                                      0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                    0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(0)                                                                                                                                                   0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/VEC_LOOP:slc()(0)#1                                                                                                                                                                                 0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/VEC_LOOP:asn(wea)                                                                                                                                                                                   0.0000 3.5550 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(22,9,32,512,512,32,1)gen/wea                                                                                                                                                                                                 0.0000 3.5550 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(0).wea                                                                                                                                                                                                                                                    0.5000 4.0550 
                                                                                                                                                                                                                                                                                                                  
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                             Slack (Delay) Messages 
      ---------------------------------------------------------------------------------------------------- ----------------------------------------------- ------ ------- --------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                       slc(fsm_output)(0)#2.itm                        5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)                                                   or#61.rmff                                      4.1300  0.8700          
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                  and#57.itm                                      2.1450  2.8550          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(0)i.oswt)                                                 or#65.rmff                                      1.4450  3.5550          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(0)i.oswt#1)                                               or#66.rmff                                      2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(1)i.oswt)                                                 or#78.rmff                                      1.4450  3.5550          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(1)i.oswt#1)                                               or#79.rmff                                      2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy(0)(1):obj.iswt0)                                      slc(fsm_output)(33)#1.itm                       5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                           or#84.rmff                                      1.7130  3.2870          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                         or#86.rmff                                      1.9050  3.0950          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm               3.5750  1.4250          
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                   p:rsci.idat                                     5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)                                                run:rsci.ivld.mxwt                              4.6000  0.4000          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               z.out                                           1.9250  3.0750          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:1).sva(8:0))                                          COMP_LOOP:k:COMP_LOOP:k:and.itm                 3.0300  1.9700          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift)                                        COMP_LOOP:twiddle_f:and.itm                     1.9250  3.0750          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:lshift)                                        COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm 3.0250  1.9750          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:mul.psp)                                       COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm       0.8875  4.1125          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul)                                             z.out#1                                         0.8875  4.1125          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                            twiddle_h:rsci.qb_d.mxwt                        2.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                               twiddle:rsci.qb_d.mxwt                          2.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                     COMP_LOOP-1:VEC_LOOP:acc#10.tmp                 2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0)#1)                                                  z.out#3                                         3.4000  1.6000          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:acc#8)                                          z.out#5                                         0.9950  4.0050          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:acc#5)                                          z.out#6                                         0.9950  4.0050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)#1                                                   COMP_LOOP-2:VEC_LOOP:acc#10.tmp                 2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                      1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                   4.9200  0.0800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qb_d.bfwt)         twiddle:rsci.qb_d                               2.5200  2.4800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                  1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qb_d.bfwt)   twiddle_h:rsci.qb_d                             2.5200  2.4800          
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_dp/reg(vec:rsc(0)(0)i.bcwt)        VEC_LOOP:nor.itm                                1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_dp/reg(vec:rsc(0)(0)i.bcwt#1)      VEC_LOOP:nor#2.itm                              1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_dp/reg(vec:rsc(0)(0)i.qa_d.bfwt)   VEC_LOOP:slc(vec:rsc(0)(0)i.qa_d)(63-32).itm    2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_dp/reg(vec:rsc(0)(0)i.qa_d.bfwt)#1 VEC_LOOP:slc(vec:rsc(0)(0)i.qa_d)(31-0).itm     2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_dp/reg(vec:rsc(0)(1)i.bcwt)        VEC_LOOP:nor#14.itm                             1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_dp/reg(vec:rsc(0)(1)i.bcwt#1)      VEC_LOOP:nor#16.itm                             1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_dp/reg(vec:rsc(0)(1)i.qa_d.bfwt)   VEC_LOOP:slc(vec:rsc(0)(1)i.qa_d)(63-32).itm    2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_dp/reg(vec:rsc(0)(1)i.qa_d.bfwt)#1 VEC_LOOP:slc(vec:rsc(0)(1)i.qa_d)(31-0).itm     2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                       3.0300  1.9700          
      inPlaceNTT_DIF_precomp                                                                               run:rsc.rdy                                     4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(0).adra                              1.5800  3.4200          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(0).da                                3.8700  1.1300          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(0).wea                               0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(0).adrb                              1.5800  3.4200          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(0).db                                3.8700  1.1300          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(0).web                               0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.triosy(0)(0).lz                         4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(1).adra                              1.5800  3.4200          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(1).da                                3.8700  1.1300          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(1).wea                               0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(1).adrb                              1.5800  3.4200          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(1).db                                3.8700  1.1300          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc(0)(1).web                               0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.triosy(0)(1).lz                         4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               p:rsc.triosy.lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               r:rsc.triosy.lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.adrb                                3.6300  1.3700          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.triosy.lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.adrb                              3.6300  1.3700          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.triosy.lz                         4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               complete:rsc.vld                                4.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     1 
    -                                                        32     2 
    -                                                        11     2 
    -                                                        10     6 
    and                                                               
    -                                                         9     1 
    -                                                         2     2 
    -                                                        10     1 
    -                                                         1    66 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                         9     1 
    -                                                        11     1 
    modulo_add_ea1ef4719f519926e0422f22d3282e1f60ea                   
    -                                                        32     1 
    modulo_sub_ed27d2fff96cb4632dc7a010bcf5d2a46373                   
    -                                                        32     1 
    mul                                                               
    -                                                        10     1 
    mult_a75d0bc557d6a6c2ab1eb6d81a22a41170e2                         
    -                                                        32     1 
    mux                                                               
    -                                                         9     5 
    -                                                         4     3 
    -                                                        32    12 
    -                                                        11     1 
    -                                                        10     3 
    -                                                         1     1 
    mux1h                                                             
    -                                                         9     1 
    -                                                        10     1 
    nand                                                              
    -                                                         1     1 
    nor                                                               
    -                                                         1    21 
    not                                                               
    -                                                         4     2 
    -                                                        32     2 
    -                                                        10     2 
    -                                                         1    38 
    or                                                                
    -                                                         1    27 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     6 
    reg                                                               
    -                                                         9     3 
    -                                                         4     1 
    -                                                        32    11 
    -                                                        11     2 
    -                                                        10     4 
    -                                                         1    21 
    
  End of Report
