// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

module top_chip_system #(
  SramInitFile = ""
) (
  // Clock and reset.
  input  logic clk_i,
  input  logic rst_ni,

  // GPIO inputs and outputs with output enable
  input  logic [31:0] gpio_i,
  output logic [31:0] gpio_o,
  output logic [31:0] gpio_en_o,

  // UART receive and transmit.
  input  logic uart_rx_i,
  output logic uart_tx_o,

  // SPI device receive and transmit.
  input  logic       spi_device_sck_i,
  input  logic       spi_device_csb_i,
  output logic [3:0] spi_device_sd_o,
  output logic [3:0] spi_device_sd_en_o,
  input  logic [3:0] spi_device_sd_i,
  input  logic       spi_device_tpm_csb_i
);
  // Local parameters.
  localparam int unsigned SramMemSize   = 128 * 1024; // 128 KiB
  localparam int unsigned TlDataWidth   = top_pkg::TL_DW;
  localparam int unsigned AxiAddrOffset = $clog2(top_pkg::AxiDataWidth / 8);
  localparam int unsigned SramAddrWidth = $clog2(SramMemSize) - AxiAddrOffset;
  localparam int unsigned GpioIrqs      = 32;
  localparam int unsigned UartIrqs      = 9;
  localparam int unsigned SPIDeviceIrqs = 8;

  // CVA6 configuration
  function automatic config_pkg::cva6_cfg_t build_cva6_config(config_pkg::cva6_user_cfg_t CVA6UserCfg);
    config_pkg::cva6_user_cfg_t cfg = CVA6UserCfg;
    cfg.RVZiCond = bit'(0);
    cfg.CvxifEn = bit'(0);
    cfg.NrNonIdempotentRules = unsigned'(1);
    cfg.NonIdempotentAddrBase = 1024'({64'b0});
    cfg.NonIdempotentLength = 1024'({top_pkg::SRAMBase});
    return build_config_pkg::build_config(cfg);
  endfunction

  localparam config_pkg::cva6_cfg_t CVA6Cfg = build_cva6_config(cva6_config_pkg::cva6_cfg);
  cva6_cheri_pkg::cap_pcc_t boot_cap;
  always_comb begin : gen_boot_cap
    boot_cap = cva6_cheri_pkg::PCC_ROOT_CAP;
    boot_cap.addr = top_pkg::SRAMBase + 'h80;
    boot_cap.flags.int_mode = 1'b1;
  end

  // AXI crossbar configuration
  localparam axi_pkg::xbar_cfg_t xbar_cfg = '{
    NoSlvPorts:         int'(top_pkg::AxiXbarHosts),
    NoMstPorts:         int'(top_pkg::AxiXbarDevices),
    MaxMstTrans:        32'd10,
    MaxSlvTrans:        32'd6,
    FallThrough:        1'b0,
    LatencyMode:        axi_pkg::CUT_ALL_AX,
    PipelineStages:     32'd1,
    AxiIdWidthSlvPorts: 32'd4,
    AxiIdUsedSlvPorts:  32'd1,
    UniqueIds:          1'b0,
    AxiAddrWidth:       int'(top_pkg::AxiAddrWidth),
    AxiDataWidth:       int'(top_pkg::AxiDataWidth / 8), // In bytes
    NoAddrRules:        int'(top_pkg::AxiXbarDevices)
  };

  // AXI crossbar address mapping
  axi_pkg::xbar_rule_64_t [xbar_cfg.NoAddrRules-1:0] addr_map;
  assign addr_map = '{
    '{ idx: top_pkg::SRAM,       start_addr: top_pkg::SRAMBase,       end_addr: top_pkg::SRAMBase       + top_pkg::SRAMLength       },
    '{ idx: top_pkg::TlCrossbar, start_addr: top_pkg::TlCrossbarBase, end_addr: top_pkg::TlCrossbarBase + top_pkg::TlCrossbarLength }
  };

  // TileLink signals.
  tlul_pkg::tl_h2d_t tl_axi_xbar_h2d;
  tlul_pkg::tl_d2h_t tl_axi_xbar_d2h;
  tlul_pkg::tl_h2d_t tl_gpio_h2d;
  tlul_pkg::tl_d2h_t tl_gpio_d2h;
  tlul_pkg::tl_h2d_t tl_clkmgr_h2d;
  tlul_pkg::tl_d2h_t tl_clkmgr_d2h;
  tlul_pkg::tl_h2d_t tl_rstmgr_h2d;
  tlul_pkg::tl_d2h_t tl_rstmgr_d2h;
  tlul_pkg::tl_h2d_t tl_pwrmgr_h2d;
  tlul_pkg::tl_d2h_t tl_pwrmgr_d2h;
  tlul_pkg::tl_h2d_t tl_uart_h2d;
  tlul_pkg::tl_d2h_t tl_uart_d2h;
  tlul_pkg::tl_h2d_t tl_timer_h2d;
  tlul_pkg::tl_d2h_t tl_timer_d2h;
  tlul_pkg::tl_h2d_t tl_plic_h2d;
  tlul_pkg::tl_d2h_t tl_plic_d2h;
  tlul_pkg::tl_h2d_t tl_spi_device_h2d;
  tlul_pkg::tl_d2h_t tl_spi_device_d2h;

  // 64-bit memory format signals
  logic                                 mem64_tl_xbar_req;
  logic                                 mem64_tl_xbar_gnt;
  logic                                 mem64_tl_xbar_we;
  logic [(top_pkg::AxiDataWidth/8)-1:0] mem64_tl_xbar_be;
  logic [top_pkg::AxiAddrWidth-1:0]     mem64_tl_xbar_addr;
  logic [top_pkg::AxiDataWidth-1:0]     mem64_tl_xbar_wdata;
  logic                                 mem64_tl_xbar_rvalid;
  logic [top_pkg::AxiDataWidth-1:0]     mem64_tl_xbar_rdata;

  // 32-bit memory format signals
  logic                       mem32_tl_xbar_req;
  logic                       mem32_tl_xbar_gnt;
  logic                       mem32_tl_xbar_we;
  logic [(TlDataWidth/8)-1:0] mem32_tl_xbar_be;
  logic [top_pkg::TL_AW-1:0]  mem32_tl_xbar_addr;
  logic [TlDataWidth-1:0]     mem32_tl_xbar_wdata;
  logic                       mem32_tl_xbar_rvalid;
  logic [TlDataWidth-1:0]     mem32_tl_xbar_rdata;

  // AXI signals
  top_pkg::axi_req_t  [xbar_cfg.NoSlvPorts-1:0] xbar_host_req;
  top_pkg::axi_resp_t [xbar_cfg.NoSlvPorts-1:0] xbar_host_resp;
  top_pkg::axi_req_t  [xbar_cfg.NoMstPorts-1:0] xbar_device_req;
  top_pkg::axi_resp_t [xbar_cfg.NoMstPorts-1:0] xbar_device_resp;

  // IP block raised interrupts
  logic [GpioIrqs-1:0]      gpio_interrupts;
  logic [UartIrqs-1:0]      uart_interrupts;
  logic [SPIDeviceIrqs-1:0] spi_device_interrupts;

  // Interrupt lines to PLIC
  // Each IP block has a single interrupt line to the PLIC and software shall consult the intr_state
  // register within the block itself to identify the interrupt source(s).
  logic gpio_irq;
  logic uart_irq;
  logic spi_device_irq;
  logic pwrmgr_wakeup_irq;

  always_comb begin
    // Single interrupt line per IP block.
    gpio_irq = |gpio_interrupts;
    uart_irq = |uart_interrupts;
    spi_device_irq = |spi_device_interrupts;
  end

  // Interrupt vector
  logic [31:0] intr_vector;

  assign intr_vector[31 :11] = '0;      // Reserved for future use.
  assign intr_vector[10    ] = pwrmgr_wakeup_irq;
  assign intr_vector[ 9    ] = gpio_irq;
  assign intr_vector[ 8    ] = uart_irq;
  assign intr_vector[ 7    ] = spi_device_irq;
  assign intr_vector[ 6 : 0] = '0;      // Reserved for future use.

  // Interrupts to the CVA6
  logic       intr_timer;
  logic [1:0] intr;

  // Signals to intercept AXI traffic from CVA6 for DV puprose
  top_pkg::axi_req_t  cva6_to_sim_req;
  top_pkg::axi_resp_t sim_to_cva6_resp;

  // Define the signals used by the clock, reset and power managers.
  clkmgr_pkg::clkmgr_cg_en_t  clkmgr_cg_en;
  clkmgr_pkg::clkmgr_out_t    clkmgr_clocks;
  rstmgr_pkg::rstmgr_out_t    rstmgr_resets;
  rstmgr_pkg::rstmgr_rst_en_t rstmgr_rst_en;
  prim_mubi_pkg::mubi4_t      rstmgr_sw_rst_req;
  pwrmgr_pkg::pwr_clk_req_t   pwrmgr_pwr_clk_req;
  pwrmgr_pkg::pwr_clk_rsp_t   pwrmgr_pwr_clk_rsp;
  pwrmgr_pkg::pwr_rst_req_t   pwrmgr_pwr_rst_req;
  pwrmgr_pkg::pwr_rst_rsp_t   pwrmgr_pwr_rst_rsp;

  // Instantiate CVA6-CHERI.
  cva6 #(
    .CVA6Cfg       ( CVA6Cfg                ),
    .axi_ar_chan_t ( top_pkg::axi_ar_chan_t ),
    .axi_aw_chan_t ( top_pkg::axi_aw_chan_t ),
    .axi_w_chan_t  ( top_pkg::axi_w_chan_t  ),
    .b_chan_t      ( top_pkg::axi_b_chan_t  ),
    .r_chan_t      ( top_pkg::axi_r_chan_t  ),
    .noc_req_t     ( top_pkg::axi_req_t     ),
    .noc_resp_t    ( top_pkg::axi_resp_t    )
  ) i_cva6 (
    .clk_i         (clkmgr_clocks.clk_main_infra),
    .rst_ni        (rstmgr_resets.rst_main_n[rstmgr_pkg::Domain0Sel]),
    .boot_addr_i   (boot_cap),
    .hart_id_i     ('0),
    .irq_i         (intr),
    .ipi_i         (1'b0),
    .time_irq_i    (intr_timer),
    .debug_req_i   (1'b0),
    .rvfi_probes_o ( ),
    .cvxif_req_o   ( ),
    .cvxif_resp_i  ('0),
    .noc_req_o     (cva6_to_sim_req),
    .noc_resp_i    (sim_to_cva6_resp)
  );

  // Interception point for connecting simulation SRAM by disconnecting the AXI output. The
  // disconnection is done only if `SYNTHESIS is NOT defined AND `INST_SIM_SRAM is defined.
  // This define is used only for Verilator as it does not support forces.
`ifdef INST_SIM_SRAM
`ifdef SYNTHESIS
  // Induce a compilation error by instantiating a non-existent module.
  illegal_preprocessor_branch_taken u_illegal_preprocessor_branch_taken();
`endif
`else
  assign xbar_host_req[top_pkg::CVA6] = cva6_to_sim_req;
  assign sim_to_cva6_resp             = xbar_host_resp[top_pkg::CVA6];
`endif

  // AXI SRAM
  axi_sram #(
    .AddrWidth   ( SramAddrWidth         ),
    .MemInitFile ( SramInitFile          )
  ) u_axi_sram (
    .clk_i  (clkmgr_clocks.clk_main_infra),
    .rst_ni (rstmgr_resets.rst_main_n[rstmgr_pkg::Domain0Sel]),

    // Capability AXI interface
    .axi_req_i  (xbar_device_req[top_pkg::SRAM]),
    .axi_resp_o (xbar_device_resp[top_pkg::SRAM])
  );

  // Primary AXI crossbar
  axi_xbar #(
    .Cfg          (xbar_cfg               ),
    .ATOPs        (1'b0                   ),
    .slv_aw_chan_t(top_pkg::axi_aw_chan_t ),
    .mst_aw_chan_t(top_pkg::axi_aw_chan_t ),
    .w_chan_t     (top_pkg::axi_w_chan_t  ),
    .slv_b_chan_t (top_pkg::axi_b_chan_t  ),
    .mst_b_chan_t (top_pkg::axi_b_chan_t  ),
    .slv_ar_chan_t(top_pkg::axi_ar_chan_t ),
    .mst_ar_chan_t(top_pkg::axi_ar_chan_t ),
    .slv_r_chan_t (top_pkg::axi_r_chan_t  ),
    .mst_r_chan_t (top_pkg::axi_r_chan_t  ),
    .slv_req_t    (top_pkg::axi_req_t     ),
    .slv_resp_t   (top_pkg::axi_resp_t    ),
    .mst_req_t    (top_pkg::axi_req_t     ),
    .mst_resp_t   (top_pkg::axi_resp_t    ),
    .rule_t       (axi_pkg::xbar_rule_64_t)
  ) u_axi_xbar (
    .clk_i                (clkmgr_clocks.clk_main_infra),
    .rst_ni               (rstmgr_resets.rst_main_n[rstmgr_pkg::Domain0Sel]),
    .test_i               (1'b0),
    .slv_ports_req_i      (xbar_host_req),
    .slv_ports_resp_o     (xbar_host_resp),
    .mst_ports_req_o      (xbar_device_req),
    .mst_ports_resp_i     (xbar_device_resp),
    .addr_map_i           (addr_map),
    .en_default_mst_port_i('0),
    .default_mst_port_i   ('0)
  );

  // AXI to 64-bit mem for TLUL crossbar
  axi_to_mem #(
    .axi_req_t  ( top_pkg::axi_req_t    ),
    .axi_resp_t ( top_pkg::axi_resp_t   ),
    .AddrWidth  ( top_pkg::AxiAddrWidth ),
    .DataWidth  ( top_pkg::AxiDataWidth ),
    .IdWidth    ( top_pkg::AxiIdWidth   ),
    .NumBanks   ( 1                     )
  ) u_tl_xbar_axi_to_mem (
    .clk_i  (clkmgr_clocks.clk_main_infra),
    .rst_ni (rstmgr_resets.rst_main_n[rstmgr_pkg::Domain0Sel]),

    // AXI interface.
    .busy_o     ( ),
    .axi_req_i  (xbar_device_req[top_pkg::TlCrossbar]),
    .axi_resp_o (xbar_device_resp[top_pkg::TlCrossbar]),

    // Memory interface.
    .mem_req_o    (mem64_tl_xbar_req),
    .mem_gnt_i    (mem64_tl_xbar_gnt),
    .mem_addr_o   (mem64_tl_xbar_addr),
    .mem_wdata_o  (mem64_tl_xbar_wdata),
    .mem_strb_o   (mem64_tl_xbar_be),
    .mem_atop_o   ( ),
    .mem_we_o     (mem64_tl_xbar_we),
    .mem_rvalid_i (mem64_tl_xbar_rvalid),
    .mem_rdata_i  (mem64_tl_xbar_rdata)
  );

  // 64-bit mem to 32-bit mem for TLUL crossbar
  mem_downsizer u_tl_xbar_mem_downsizer (
    .clk_i  (clkmgr_clocks.clk_main_infra),
    .rst_ni (rstmgr_resets.rst_main_n[rstmgr_pkg::Domain0Sel]),

    // 64-bit memory request in
    .mem64_req_i   (mem64_tl_xbar_req),
    .mem64_gnt_o   (mem64_tl_xbar_gnt),
    .mem64_we_i    (mem64_tl_xbar_we),
    .mem64_be_i    (mem64_tl_xbar_be),
    .mem64_addr_i  (mem64_tl_xbar_addr),
    .mem64_wdata_i (mem64_tl_xbar_wdata),
    .mem64_rvalid_o(mem64_tl_xbar_rvalid),
    .mem64_rdata_o (mem64_tl_xbar_rdata),

    // 32-bit memory request out
    .mem32_req_o   (mem32_tl_xbar_req),
    .mem32_gnt_i   (mem32_tl_xbar_gnt),
    .mem32_we_o    (mem32_tl_xbar_we),
    .mem32_be_o    (mem32_tl_xbar_be),
    .mem32_addr_o  (mem32_tl_xbar_addr),
    .mem32_wdata_o (mem32_tl_xbar_wdata),
    .mem32_rvalid_i(mem32_tl_xbar_rvalid),
    .mem32_rdata_i (mem32_tl_xbar_rdata)
  );

  // 32-bit mem to TLUL for TLUL crossbar
  tlul_adapter_host #(
    .EnableDataIntgGen      ( 1 ),
    .EnableRspDataIntgCheck ( 1 )
  ) u_tl_xbar_tlul_host_adapter (
    .clk_i  (clkmgr_clocks.clk_main_infra),
    .rst_ni (rstmgr_resets.rst_main_n[rstmgr_pkg::Domain0Sel]),

    .req_i        (mem32_tl_xbar_req),
    .gnt_o        (mem32_tl_xbar_gnt),
    .addr_i       (mem32_tl_xbar_addr),
    .we_i         (mem32_tl_xbar_we),
    .wdata_i      (mem32_tl_xbar_wdata),
    .wdata_intg_i ('0),
    .be_i         (mem32_tl_xbar_be),
    .instr_type_i (prim_mubi_pkg::MuBi4False),
    .user_rsvd_i  ('0),

    .valid_o      (mem32_tl_xbar_rvalid),
    .rdata_o      (mem32_tl_xbar_rdata),
    .rdata_intg_o ( ),
    .err_o        ( ),
    .intg_err_o   ( ),

    .tl_o         (tl_axi_xbar_h2d),
    .tl_i         (tl_axi_xbar_d2h)
  );

  // TileLink peripheral crossbar
  xbar_peri u_tl_xbar (
    // Clock and reset.
    .clk_main_i  (clkmgr_clocks.clk_main_infra),
    .clk_io_i    (clkmgr_clocks.clk_io_infra),
    .rst_main_ni (rstmgr_resets.rst_main_n[rstmgr_pkg::Domain0Sel]),
    .rst_io_ni   (rstmgr_resets.rst_io_n[rstmgr_pkg::Domain0Sel]),

    // Host interfaces.
    .tl_axi_xbar_i(tl_axi_xbar_h2d),
    .tl_axi_xbar_o(tl_axi_xbar_d2h),

    // Device interfaces.
    .tl_gpio_o       (tl_gpio_h2d),
    .tl_gpio_i       (tl_gpio_d2h),
    .tl_clkmgr_o     (tl_clkmgr_h2d),
    .tl_clkmgr_i     (tl_clkmgr_d2h),
    .tl_rstmgr_o     (tl_rstmgr_h2d),
    .tl_rstmgr_i     (tl_rstmgr_d2h),
    .tl_pwrmgr_o     (tl_pwrmgr_h2d),
    .tl_pwrmgr_i     (tl_pwrmgr_d2h),
    .tl_uart_o       (tl_uart_h2d),
    .tl_uart_i       (tl_uart_d2h),
    .tl_spi_device_o (tl_spi_device_h2d),
    .tl_spi_device_i (tl_spi_device_d2h),
    .tl_timer_o      (tl_timer_h2d),
    .tl_timer_i      (tl_timer_d2h),
    .tl_plic_o       (tl_plic_h2d),
    .tl_plic_i       (tl_plic_d2h),

    .scanmode_i (prim_mubi_pkg::MuBi4False)
  );

  // Instantiate GPIO block from IP template
  gpio #(
    .GpioAsyncOn(1), // inputs may be directly connected to external I/O or other SoC clock domains
    .GpioAsHwStrapsEn(0) // straps not our problem when we are only a SoC subsystem
  ) u_gpio (
    .clk_i  (clkmgr_clocks.clk_io_infra),
    .rst_ni (rstmgr_resets.rst_io_n[rstmgr_pkg::Domain0Sel]),

    .alert_rx_i (prim_alert_pkg::ALERT_RX_DEFAULT),
    .alert_tx_o ( ),

    .racl_policies_i (top_racl_pkg::RACL_POLICY_VEC_DEFAULT),
    .racl_error_o    ( ),

    // Unused strap ports
    .strap_en_i       ('0),
    .sampled_straps_o ( ),

    // GPIOs
    .cio_gpio_i    (gpio_i),
    .cio_gpio_o    (gpio_o),
    .cio_gpio_en_o (gpio_en_o),

    // Signals to xbar
    .tl_i (tl_gpio_h2d),
    .tl_o (tl_gpio_d2h),

    // Interrupts
    .intr_gpio_o (gpio_interrupts)
  );

  // Instantiate our UART block.
  uart u_uart (
    .clk_i  (clkmgr_clocks.clk_io_infra),
    .rst_ni (rstmgr_resets.rst_io_n[rstmgr_pkg::Domain0Sel]),

    .alert_rx_i (prim_alert_pkg::ALERT_RX_DEFAULT),
    .alert_tx_o ( ),

    .racl_policies_i (top_racl_pkg::RACL_POLICY_VEC_DEFAULT),
    .racl_error_o    ( ),
    .lsio_trigger_o  ( ),

    .cio_rx_i    (uart_rx_i),
    .cio_tx_o    (uart_tx_o),
    .cio_tx_en_o ( ),

    // Inter-module signals.
    .tl_i (tl_uart_h2d),
    .tl_o (tl_uart_d2h),

    // Interrupts.
    // Note: the indexes here match the bits in the `intr_` registers,
    // but we also keep the port ordering the same as the module.
    .intr_tx_watermark_o  (uart_interrupts[0]),
    .intr_tx_empty_o      (uart_interrupts[8]),
    .intr_rx_watermark_o  (uart_interrupts[1]),
    .intr_tx_done_o       (uart_interrupts[2]),
    .intr_rx_overflow_o   (uart_interrupts[3]),
    .intr_rx_frame_err_o  (uart_interrupts[4]),
    .intr_rx_break_err_o  (uart_interrupts[5]),
    .intr_rx_timeout_o    (uart_interrupts[6]),
    .intr_rx_parity_err_o (uart_interrupts[7])
  );

  // Instantiate timer
  rv_timer u_timer (
    .clk_i  (clkmgr_clocks.clk_io_infra),
    .rst_ni (rstmgr_resets.rst_io_n[rstmgr_pkg::Domain0Sel]),

    .alert_rx_i (prim_alert_pkg::ALERT_RX_DEFAULT),
    .alert_tx_o ( ),

    .racl_policies_i (top_racl_pkg::RACL_POLICY_VEC_DEFAULT),
    .racl_error_o    ( ),

    // Signals to xbar
    .tl_i (tl_timer_h2d),
    .tl_o (tl_timer_d2h),

    // Interrupt
    .intr_timer_expired_hart0_timer0_o (intr_timer)
  );

  // Instantiate PLIC
  rv_plic u_rv_plic (
    .clk_i  (clkmgr_clocks.clk_io_infra),
    .rst_ni (rstmgr_resets.rst_io_n[rstmgr_pkg::Domain0Sel]),

    // Signals to xbar
    .tl_i (tl_plic_h2d),
    .tl_o (tl_plic_d2h),

    // Interrupt sources
    .intr_src_i(intr_vector),

    .alert_rx_i (prim_alert_pkg::ALERT_RX_DEFAULT),
    .alert_tx_o ( ),

    // Interrupt to targets
    .irq_o    (intr),
    .irq_id_o ( ),

    .msip_o ( )
  );

  // Instantiate SPI device
  spi_device u_spi_device (
    .clk_i  (clkmgr_clocks.clk_io_infra),
    .rst_ni (rstmgr_resets.rst_io_n[rstmgr_pkg::Domain0Sel]),

    // Signals to xbar
    .tl_i (tl_spi_device_h2d),
    .tl_o (tl_spi_device_d2h),

    .alert_rx_i (prim_alert_pkg::ALERT_RX_DEFAULT),
    .alert_tx_o ( ),

    .racl_policies_i (top_racl_pkg::RACL_POLICY_VEC_DEFAULT),
    .racl_error_o    ( ),

    // SPI interface
    .cio_sck_i     (spi_device_sck_i),
    .cio_csb_i     (spi_device_csb_i),
    .cio_sd_o      (spi_device_sd_o),
    .cio_sd_en_o   (spi_device_sd_en_o),
    .cio_sd_i      (spi_device_sd_i),
    .cio_tpm_csb_i (spi_device_tpm_csb_i),

    .passthrough_o ( ),
    .passthrough_i (spi_device_pkg::PASSTHROUGH_RSP_DEFAULT),

    // Interrupts
    .intr_upload_cmdfifo_not_empty_o (spi_device_interrupts[0]),
    .intr_upload_payload_not_empty_o (spi_device_interrupts[1]),
    .intr_upload_payload_overflow_o  (spi_device_interrupts[2]),
    .intr_readbuf_watermark_o        (spi_device_interrupts[3]),
    .intr_readbuf_flip_o             (spi_device_interrupts[4]),
    .intr_tpm_header_not_empty_o     (spi_device_interrupts[5]),
    .intr_tpm_rdfifo_cmd_end_o       (spi_device_interrupts[6]),
    .intr_tpm_rdfifo_drop_o          (spi_device_interrupts[7]),

    .ram_cfg_sys2spi_i     (prim_ram_2p_pkg::RAM_2P_CFG_DEFAULT),
    .ram_cfg_rsp_sys2spi_o ( ),
    .ram_cfg_spi2sys_i     (prim_ram_2p_pkg::RAM_2P_CFG_DEFAULT),
    .ram_cfg_rsp_spi2sys_o ( ),

    .sck_monitor_o ( ),

    .mbist_en_i  ('0),
    .scan_clk_i  ('0),
    .scan_rst_ni ('1),
    .scanmode_i  (prim_mubi_pkg::MuBi4False)
  );

  ///////////////
  // Managers. //
  ///////////////

  // These managers include clock, power and reset.
  // These are all in the always on clock domain.

  clkmgr u_clkmgr (
    // Alerts.
    .alert_tx_o ( ),
    .alert_rx_i ('{default: prim_alert_pkg::ALERT_RX_DEFAULT}),

    // Inter-module signals.
    .clocks_o    (clkmgr_clocks),
    .cg_en_o     (clkmgr_cg_en),
    .jitter_en_o ( ),
    .pwr_i       (pwrmgr_pwr_clk_req),
    .pwr_o       (pwrmgr_pwr_clk_rsp),
    .idle_i      (prim_mubi_pkg::MuBi4False),
    .tl_i        (tl_clkmgr_h2d),
    .tl_o        (tl_clkmgr_d2h),
    .scanmode_i  (prim_mubi_pkg::MuBi4False),

    // Clock and reset connections.
    .clk_i            (clkmgr_clocks.clk_io_powerup),
    .clk_main_i       (clk_i),
    .clk_io_i         (clk_i),
    .clk_aon_i        (clk_i),
    .rst_shadowed_ni  (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel]),
    .rst_ni           (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel]),
    .rst_aon_ni       (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel]),
    .rst_io_ni        (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel]),
    .rst_main_ni      (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel]),
    .rst_root_ni      (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel]),
    .rst_root_io_ni   (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel]),
    .rst_root_main_ni (rstmgr_resets.rst_por_n[rstmgr_pkg::DomainAonSel])
  );

  pwrmgr u_pwrmgr (
    // Interrupt.
    .intr_wakeup_o (pwrmgr_wakeup_irq),

    // Alerts.
    .alert_tx_o ( ),
    .alert_rx_i (prim_alert_pkg::ALERT_RX_DEFAULT),

    // Inter-module signals.
    .pwr_rst_o        (pwrmgr_pwr_rst_req),
    .pwr_rst_i        (pwrmgr_pwr_rst_rsp),
    .pwr_clk_o        (pwrmgr_pwr_clk_req),
    .pwr_clk_i        (pwrmgr_pwr_clk_rsp),
    .pwr_ast_i        (pwrmgr_pkg::PWR_AST_RSP_DEFAULT),
    .pwr_ast_o        ( ),
    .pwr_otp_i        (pwrmgr_pkg::PWR_OTP_RSP_DEFAULT), // Default to done and idle.
    .pwr_otp_o        ( ),
    .pwr_lc_o         ( ),
    .pwr_lc_i         (lc_ctrl_pkg::PWR_LC_RSP_DEFAULT), // Default to initialised and done.
    .pwr_flash_i      (pwrmgr_pkg::PWR_FLASH_DEFAULT), // Default to idle.
    .esc_rst_tx_i     (prim_esc_pkg::ESC_RX_DEFAULT),
    .esc_rst_rx_o     ( ),
    .pwr_cpu_i        ('0), // Core is not sleeping.
    .fetch_en_o       ( ), // No fetch enable on CVA6.
    .wakeups_i        ('0), // Always wake up immediately.
    .rstreqs_i        ('0), // No reset requests yet.
    .ndmreset_req_i   ('0), // No debug module yet.
    .strap_o          ( ), //TODO strap this to GPIO.
    .low_power_o      ( ), // Low power not yet supported.
    .rom_ctrl_i       (rom_ctrl_pkg::PWRMGR_DATA_DEFAULT),
    .lc_dft_en_i      (4'b1010), // lc_tx_t value Off.
    .lc_hw_debug_en_i (4'b0101), // lc_tx_t value On.
    .sw_rst_req_i     (rstmgr_sw_rst_req),
    .tl_i             (tl_pwrmgr_h2d),
    .tl_o             (tl_pwrmgr_d2h),

    // Clock and reset connections.
    .clk_i       (clkmgr_clocks.clk_io_powerup),
    .clk_slow_i  (clkmgr_clocks.clk_aon_powerup),
    .clk_lc_i    (clkmgr_clocks.clk_io_powerup),
    .clk_esc_i   (clkmgr_clocks.clk_io_powerup),
    .rst_ni      (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel]),
    .rst_main_ni (rstmgr_resets.rst_por_aon_n[rstmgr_pkg::Domain0Sel]),
    .rst_lc_ni   (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel]),
    .rst_esc_ni  (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel]),
    .rst_slow_ni (rstmgr_resets.rst_por_aon_n[rstmgr_pkg::DomainAonSel])
  );

  rstmgr u_rstmgr (
    .alert_tx_o ( ),
    .alert_rx_i ('{default: prim_alert_pkg::ALERT_RX_DEFAULT}),

    // Inter-module signals
    .por_n_i      ({rst_ni, rst_ni}),
    .pwr_i        (pwrmgr_pwr_rst_req),
    .pwr_o        (pwrmgr_pwr_rst_rsp),
    .resets_o     (rstmgr_resets),
    .rst_en_o     (rstmgr_rst_en),
    .alert_dump_i (alert_handler_pkg::ALERT_CRASHDUMP_DEFAULT),
    .cpu_dump_i   ('0),
    .sw_rst_req_o (rstmgr_sw_rst_req),
    .tl_i         (tl_rstmgr_h2d),
    .tl_o         (tl_rstmgr_d2h),
    .scanmode_i   (prim_mubi_pkg::MuBi4False),
    .scan_rst_ni  ('1),

    // Clock and reset connections
    .clk_i      (clkmgr_clocks.clk_io_powerup),
    .clk_por_i  (clkmgr_clocks.clk_io_powerup),
    .clk_aon_i  (clkmgr_clocks.clk_aon_powerup),
    .clk_main_i (clkmgr_clocks.clk_main_powerup),
    .clk_io_i   (clkmgr_clocks.clk_io_powerup),
    .rst_ni     (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel]),
    .rst_por_ni (rstmgr_resets.rst_por_io_n[rstmgr_pkg::DomainAonSel])
  );

  // Mark outputs as unused for the current setup of the managers.
  logic unused_manager_output;
  assign unused_manager_output =
    clkmgr_clocks.clk_main_hint | clkmgr_clocks.clk_io_peri |
    (|clkmgr_cg_en) |
    (|rstmgr_resets.rst_por_n) | (|rstmgr_resets.rst_spi_device_n) | (|rstmgr_resets.rst_spi_host_n) | (|rstmgr_resets.rst_i2c_n) |
    (|rstmgr_rst_en);

endmodule
