(kicad_pcb (version 20171130) (host pcbnew 5.1.5+dfsg1-2build2)

  (general
    (thickness 1.6)
    (drawings 29)
    (tracks 0)
    (zones 0)
    (modules 8)
    (nets 140)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.12)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.051)
    (solder_mask_min_width 0.25)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 "Net-(H1-Pad1)")
  (net 2 "Net-(H2-Pad1)")
  (net 3 "Net-(H3-Pad1)")
  (net 4 "Net-(H4-Pad1)")
  (net 5 GND)
  (net 6 /SYS_DCIN)
  (net 7 +5V)
  (net 8 +1V8)
  (net 9 /GPIO-L)
  (net 10 /GPIO-K)
  (net 11 /GPIO-J)
  (net 12 /GPIO-I)
  (net 13 /GPIO-H)
  (net 14 /GPIO-G)
  (net 15 /GPIO-F)
  (net 16 /GPIO-E)
  (net 17 /GPIO-D)
  (net 18 /GPIO-C)
  (net 19 /GPIO-B)
  (net 20 /GPIO-A)
  (net 21 /PCM_DI)
  (net 22 /I2C1_SDA)
  (net 23 /PCM_DO)
  (net 24 /I2C1_SCL)
  (net 25 /PCM_CLK)
  (net 26 /I2C0_SDA)
  (net 27 /PCM_FS)
  (net 28 /I2C0_SCL)
  (net 29 /SPI0_DOUT)
  (net 30 /UART1_RXD)
  (net 31 /SPI0_CS)
  (net 32 /UART1_TXD)
  (net 33 /SPI0_DIN)
  (net 34 /UART0_RTS)
  (net 35 /SPI0_SCLK)
  (net 36 /UART0_RXD)
  (net 37 /RST_BTN_N)
  (net 38 /UART0_TXD)
  (net 39 /PWR_BTN_N)
  (net 40 /UART0_CTS)
  (net 41 /SYS_DCIN2)
  (net 42 /MIC_BIAS)
  (net 43 /MIC2_IN)
  (net 44 /MIC1_IN)
  (net 45 /HP_DET)
  (net 46 /HP_L)
  (net 47 /SPK_N)
  (net 48 /HP_P)
  (net 49 /SPK_P)
  (net 50 /HSIC_DATA)
  (net 51 /HSIC_STR)
  (net 52 /CSI1_C-)
  (net 53 /USB_D-)
  (net 54 /CSI1_C+)
  (net 55 /USB_D+)
  (net 56 /CSI1_D1-)
  (net 57 /DSI_D3-)
  (net 58 /CSI1_D1+)
  (net 59 /DSI_D3+)
  (net 60 /CSI1_D0-)
  (net 61 /DSI_D2-)
  (net 62 /CSI1_D0+)
  (net 63 /DSI_D2+)
  (net 64 /I2C3_SDA)
  (net 65 /DSI_D1-)
  (net 66 /I2C3_SCL)
  (net 67 /DSI_D1+)
  (net 68 /I2C2_SDA)
  (net 69 /I2C2_SCL)
  (net 70 /DSI_D0-)
  (net 71 /DSI_D0+)
  (net 72 /CSI0_D3-)
  (net 73 /CSI0_D3+)
  (net 74 /DSI_CLK-)
  (net 75 /DSI_CLK+)
  (net 76 /CSI0_D2-)
  (net 77 /CSI0_D2+)
  (net 78 "/CLK1_(CSI1_MCLK)")
  (net 79 "/CLK0_(CSI0_MCLK)")
  (net 80 /CSI0_D1-)
  (net 81 /CSI0_D1+)
  (net 82 "/SD_CMD_(SPI1_DIN)")
  (net 83 "/SD_SCLK_(SPI1_SCLK)")
  (net 84 /CSI0_D0-)
  (net 85 "/SD_DAT3_(SPI1_CS)")
  (net 86 /CSI0_D0+)
  (net 87 /SD_DAT2)
  (net 88 /SD_DAT1)
  (net 89 /CSI0_C-)
  (net 90 "/SD_DAT0_(SPI1_DOUT)")
  (net 91 /CSI0_C+)
  (net 92 /CSI2_D3-)
  (net 93 /USB0_SS_RX0_)
  (net 94 /CSI2_D3+)
  (net 95 /USB0_SS_RX0+)
  (net 96 /CSI2_D2-)
  (net 97 /USB0_SS_TX0_)
  (net 98 /CSI2_D2+)
  (net 99 /USB0_SS_TX0+)
  (net 100 /PCIE_WAKE_N)
  (net 101 /CSI2_D1-)
  (net 102 /PCIE_CLK_REQ)
  (net 103 /CSI2_D1+)
  (net 104 "/GPIO_Y(CSI3_RST)_(DSI_VSYNC)_(LVDS_BKLT_PWM)_(EDP_BKLT_PWM)")
  (net 105 "/GPIO_X(CSI3_PWDN)_(DSI2_BLCTL)_(LVDS_BKLT)_(EDP_BKLT)")
  (net 106 /CSI2_D0-)
  (net 107 "/GPIO_W(CSI2_PWDN)")
  (net 108 /CSI2_D0+)
  (net 109 "/GPIO_V(CSI2_RST)")
  (net 110 "/(SPI2_MISO)_(I2C5_SDA)")
  (net 111 /CSI2_C-)
  (net 112 "/(SPI2_MOSI)_(I2C5_SCL)")
  (net 113 /CSI2_C+)
  (net 114 "/(SPI2_CS)_(I2C4_SDA)_(TP_RST)")
  (net 115 "/(SPI2_CLK)_(I2C4_SCL(sensor))_(TP_INT)")
  (net 116 "/CLK3_(CSI3_MCLK)")
  (net 117 "/CLK2_(CSI2_MCLK)")
  (net 118 "/(CSI3_D3-)_(DSI2_D3-)_(LVDS_D3_N)_(EDP_TX3_N)")
  (net 119 "/(CSI3_D3+)_(DSI2_D3+)_(LVDS_D3_P)_(EDP_TX3_P)")
  (net 120 /PCIE0_TX1-)
  (net 121 /PCIE0_TX1+)
  (net 122 "/(CSI3_D2-)_(DSI2_D2-)_(LVDS_D2_N)_(EDP_TX2_N)")
  (net 123 /PCIE0_RX1-)
  (net 124 "/(CSI3_D2+)_(DSI2_D2+)_(LVDS_D2_P)_(EDP_TX2_P)")
  (net 125 /PCIE0_RX1+)
  (net 126 "/(CSI3_D1-)_(DSI2_D1-)_(LVDS_D1_N)_(EDP_TX1_N)")
  (net 127 /PCIE0_TX0-)
  (net 128 "/(CSI3_D1+)_(DSI2_D1+)_(LVDS_D1_P)_(EDP_TX1_P)")
  (net 129 /PCIE0_TX0+)
  (net 130 /PCIE0_RX0-)
  (net 131 "/(CSI3_D0-)_(DSI2_D0-)_(LVDS_D0_N)_(EDP_TX0_N)")
  (net 132 /PCIE0_RX0_+)
  (net 133 "/(CSI3_D0+)_(DSI2_D0+)_(LVDS_D0_P)_(EDP_TX0_P)")
  (net 134 /PCIE0_REFCLK-)
  (net 135 /PCIE0_REFCLK+)
  (net 136 "/(CSI3_C-)_(DSI2_C-)_(LVDS_CLK_N)_(EDP_AUX_N)")
  (net 137 /PCIE_RST_N)
  (net 138 "/(CSI3_C+)_(DSI2_C+)_(LVDS_CLK_P)_(EDP_AUX_P)")
  (net 139 "Net-(J2-Pad60)")

  (net_class Default "Dies ist die voreingestellte Netzklasse."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net +1V8)
    (add_net +5V)
    (add_net "/(CSI3_C+)_(DSI2_C+)_(LVDS_CLK_P)_(EDP_AUX_P)")
    (add_net "/(CSI3_C-)_(DSI2_C-)_(LVDS_CLK_N)_(EDP_AUX_N)")
    (add_net "/(CSI3_D0+)_(DSI2_D0+)_(LVDS_D0_P)_(EDP_TX0_P)")
    (add_net "/(CSI3_D0-)_(DSI2_D0-)_(LVDS_D0_N)_(EDP_TX0_N)")
    (add_net "/(CSI3_D1+)_(DSI2_D1+)_(LVDS_D1_P)_(EDP_TX1_P)")
    (add_net "/(CSI3_D1-)_(DSI2_D1-)_(LVDS_D1_N)_(EDP_TX1_N)")
    (add_net "/(CSI3_D2+)_(DSI2_D2+)_(LVDS_D2_P)_(EDP_TX2_P)")
    (add_net "/(CSI3_D2-)_(DSI2_D2-)_(LVDS_D2_N)_(EDP_TX2_N)")
    (add_net "/(CSI3_D3+)_(DSI2_D3+)_(LVDS_D3_P)_(EDP_TX3_P)")
    (add_net "/(CSI3_D3-)_(DSI2_D3-)_(LVDS_D3_N)_(EDP_TX3_N)")
    (add_net "/(SPI2_CLK)_(I2C4_SCL(sensor))_(TP_INT)")
    (add_net "/(SPI2_CS)_(I2C4_SDA)_(TP_RST)")
    (add_net "/(SPI2_MISO)_(I2C5_SDA)")
    (add_net "/(SPI2_MOSI)_(I2C5_SCL)")
    (add_net "/CLK0_(CSI0_MCLK)")
    (add_net "/CLK1_(CSI1_MCLK)")
    (add_net "/CLK2_(CSI2_MCLK)")
    (add_net "/CLK3_(CSI3_MCLK)")
    (add_net /CSI0_C+)
    (add_net /CSI0_C-)
    (add_net /CSI0_D0+)
    (add_net /CSI0_D0-)
    (add_net /CSI0_D1+)
    (add_net /CSI0_D1-)
    (add_net /CSI0_D2+)
    (add_net /CSI0_D2-)
    (add_net /CSI0_D3+)
    (add_net /CSI0_D3-)
    (add_net /CSI1_C+)
    (add_net /CSI1_C-)
    (add_net /CSI1_D0+)
    (add_net /CSI1_D0-)
    (add_net /CSI1_D1+)
    (add_net /CSI1_D1-)
    (add_net /CSI2_C+)
    (add_net /CSI2_C-)
    (add_net /CSI2_D0+)
    (add_net /CSI2_D0-)
    (add_net /CSI2_D1+)
    (add_net /CSI2_D1-)
    (add_net /CSI2_D2+)
    (add_net /CSI2_D2-)
    (add_net /CSI2_D3+)
    (add_net /CSI2_D3-)
    (add_net /DSI_CLK+)
    (add_net /DSI_CLK-)
    (add_net /DSI_D0+)
    (add_net /DSI_D0-)
    (add_net /DSI_D1+)
    (add_net /DSI_D1-)
    (add_net /DSI_D2+)
    (add_net /DSI_D2-)
    (add_net /DSI_D3+)
    (add_net /DSI_D3-)
    (add_net /GPIO-A)
    (add_net /GPIO-B)
    (add_net /GPIO-C)
    (add_net /GPIO-D)
    (add_net /GPIO-E)
    (add_net /GPIO-F)
    (add_net /GPIO-G)
    (add_net /GPIO-H)
    (add_net /GPIO-I)
    (add_net /GPIO-J)
    (add_net /GPIO-K)
    (add_net /GPIO-L)
    (add_net "/GPIO_V(CSI2_RST)")
    (add_net "/GPIO_W(CSI2_PWDN)")
    (add_net "/GPIO_X(CSI3_PWDN)_(DSI2_BLCTL)_(LVDS_BKLT)_(EDP_BKLT)")
    (add_net "/GPIO_Y(CSI3_RST)_(DSI_VSYNC)_(LVDS_BKLT_PWM)_(EDP_BKLT_PWM)")
    (add_net /HP_DET)
    (add_net /HP_L)
    (add_net /HP_P)
    (add_net /HSIC_DATA)
    (add_net /HSIC_STR)
    (add_net /I2C0_SCL)
    (add_net /I2C0_SDA)
    (add_net /I2C1_SCL)
    (add_net /I2C1_SDA)
    (add_net /I2C2_SCL)
    (add_net /I2C2_SDA)
    (add_net /I2C3_SCL)
    (add_net /I2C3_SDA)
    (add_net /MIC1_IN)
    (add_net /MIC2_IN)
    (add_net /MIC_BIAS)
    (add_net /PCIE0_REFCLK+)
    (add_net /PCIE0_REFCLK-)
    (add_net /PCIE0_RX0-)
    (add_net /PCIE0_RX0_+)
    (add_net /PCIE0_RX1+)
    (add_net /PCIE0_RX1-)
    (add_net /PCIE0_TX0+)
    (add_net /PCIE0_TX0-)
    (add_net /PCIE0_TX1+)
    (add_net /PCIE0_TX1-)
    (add_net /PCIE_CLK_REQ)
    (add_net /PCIE_RST_N)
    (add_net /PCIE_WAKE_N)
    (add_net /PCM_CLK)
    (add_net /PCM_DI)
    (add_net /PCM_DO)
    (add_net /PCM_FS)
    (add_net /PWR_BTN_N)
    (add_net /RST_BTN_N)
    (add_net "/SD_CMD_(SPI1_DIN)")
    (add_net "/SD_DAT0_(SPI1_DOUT)")
    (add_net /SD_DAT1)
    (add_net /SD_DAT2)
    (add_net "/SD_DAT3_(SPI1_CS)")
    (add_net "/SD_SCLK_(SPI1_SCLK)")
    (add_net /SPI0_CS)
    (add_net /SPI0_DIN)
    (add_net /SPI0_DOUT)
    (add_net /SPI0_SCLK)
    (add_net /SPK_N)
    (add_net /SPK_P)
    (add_net /SYS_DCIN)
    (add_net /SYS_DCIN2)
    (add_net /UART0_CTS)
    (add_net /UART0_RTS)
    (add_net /UART0_RXD)
    (add_net /UART0_TXD)
    (add_net /UART1_RXD)
    (add_net /UART1_TXD)
    (add_net /USB0_SS_RX0+)
    (add_net /USB0_SS_RX0_)
    (add_net /USB0_SS_TX0+)
    (add_net /USB0_SS_TX0_)
    (add_net /USB_D+)
    (add_net /USB_D-)
    (add_net GND)
    (add_net "Net-(H1-Pad1)")
    (add_net "Net-(H2-Pad1)")
    (add_net "Net-(H3-Pad1)")
    (add_net "Net-(H4-Pad1)")
    (add_net "Net-(J2-Pad60)")
  )

  (module 96boards-mezzanine:51790302 locked (layer B.Cu) (tedit 606EED29) (tstamp 606F9451)
    (at 102.75 114.5)
    (descr 5179030-2-1)
    (tags Connector)
    (path /606EF3B5)
    (fp_text reference J2 (at 0 -0.175) (layer B.SilkS)
      (effects (font (size 1.27 1.27) (thickness 0.254)) (justify mirror))
    )
    (fp_text value Conn_02x30_Odd_Even (at 0 -0.175) (layer B.SilkS) hide
      (effects (font (size 1.27 1.27) (thickness 0.254)) (justify mirror))
    )
    (fp_arc (start -13.058 3.612) (end -13.108 3.612) (angle 180) (layer B.SilkS) (width 0.5))
    (fp_arc (start -13.058 3.612) (end -13.008 3.612) (angle 180) (layer B.SilkS) (width 0.5))
    (fp_line (start -13.108 3.612) (end -13.108 3.612) (layer B.SilkS) (width 0.5))
    (fp_line (start -13.008 3.612) (end -13.008 3.612) (layer B.SilkS) (width 0.5))
    (fp_line (start 14.9 -3) (end 12.5 -3) (layer B.SilkS) (width 0.1))
    (fp_line (start 14.9 3) (end 14.9 -3) (layer B.SilkS) (width 0.1))
    (fp_line (start 12.5 3) (end 14.9 3) (layer B.SilkS) (width 0.1))
    (fp_line (start -14.9 -3) (end -12.5 -3) (layer B.SilkS) (width 0.1))
    (fp_line (start -14.9 3) (end -14.9 -3) (layer B.SilkS) (width 0.1))
    (fp_line (start -12.5 3) (end -14.9 3) (layer B.SilkS) (width 0.1))
    (fp_line (start -15.9 -4.55) (end -15.9 4.2) (layer B.CrtYd) (width 0.1))
    (fp_line (start 15.9 -4.55) (end -15.9 -4.55) (layer B.CrtYd) (width 0.1))
    (fp_line (start 15.9 4.2) (end 15.9 -4.55) (layer B.CrtYd) (width 0.1))
    (fp_line (start -15.9 4.2) (end 15.9 4.2) (layer B.CrtYd) (width 0.1))
    (fp_line (start -14.9 -3) (end -14.9 3) (layer B.Fab) (width 0.2))
    (fp_line (start 14.9 -3) (end -14.9 -3) (layer B.Fab) (width 0.2))
    (fp_line (start 14.9 3) (end 14.9 -3) (layer B.Fab) (width 0.2))
    (fp_line (start -14.9 3) (end 14.9 3) (layer B.Fab) (width 0.2))
    (fp_text user %R (at 0 -0.175) (layer B.Fab)
      (effects (font (size 1.27 1.27) (thickness 0.254)) (justify mirror))
    )
    (pad MH2 np_thru_hole circle (at 14.1 0) (size 1.23 0) (drill 1.23) (layers *.Cu *.Mask))
    (pad MH1 np_thru_hole circle (at -14.1 0) (size 0.83 0) (drill 0.83) (layers *.Cu *.Mask))
    (pad 59 smd rect (at 11.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 50 /HSIC_DATA))
    (pad 60 smd rect (at 11.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 139 "Net-(J2-Pad60)"))
    (pad 57 smd rect (at 10.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 51 /HSIC_STR))
    (pad 58 smd rect (at 10.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 55 smd rect (at 10 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 56 smd rect (at 10 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 52 /CSI1_C-))
    (pad 53 smd rect (at 9.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 53 /USB_D-))
    (pad 54 smd rect (at 9.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 54 /CSI1_C+))
    (pad 51 smd rect (at 8.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 55 /USB_D+))
    (pad 52 smd rect (at 8.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 49 smd rect (at 7.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 50 smd rect (at 7.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 56 /CSI1_D1-))
    (pad 47 smd rect (at 6.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 57 /DSI_D3-))
    (pad 48 smd rect (at 6.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 58 /CSI1_D1+))
    (pad 45 smd rect (at 6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 59 /DSI_D3+))
    (pad 46 smd rect (at 6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 43 smd rect (at 5.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 44 smd rect (at 5.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 60 /CSI1_D0-))
    (pad 41 smd rect (at 4.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 61 /DSI_D2-))
    (pad 42 smd rect (at 4.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 62 /CSI1_D0+))
    (pad 39 smd rect (at 3.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 63 /DSI_D2+))
    (pad 40 smd rect (at 3.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 37 smd rect (at 2.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 38 smd rect (at 2.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 64 /I2C3_SDA))
    (pad 35 smd rect (at 2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 65 /DSI_D1-))
    (pad 36 smd rect (at 2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 66 /I2C3_SCL))
    (pad 33 smd rect (at 1.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 67 /DSI_D1+))
    (pad 34 smd rect (at 1.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 68 /I2C2_SDA))
    (pad 31 smd rect (at 0.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 32 smd rect (at 0.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 69 /I2C2_SCL))
    (pad 29 smd rect (at -0.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 70 /DSI_D0-))
    (pad 30 smd rect (at -0.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 27 smd rect (at -1.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 71 /DSI_D0+))
    (pad 28 smd rect (at -1.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 72 /CSI0_D3-))
    (pad 25 smd rect (at -2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 26 smd rect (at -2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 73 /CSI0_D3+))
    (pad 23 smd rect (at -2.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 74 /DSI_CLK-))
    (pad 24 smd rect (at -2.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 21 smd rect (at -3.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 75 /DSI_CLK+))
    (pad 22 smd rect (at -3.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 76 /CSI0_D2-))
    (pad 19 smd rect (at -4.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 20 smd rect (at -4.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 77 /CSI0_D2+))
    (pad 17 smd rect (at -5.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 78 "/CLK1_(CSI1_MCLK)"))
    (pad 18 smd rect (at -5.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 15 smd rect (at -6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 79 "/CLK0_(CSI0_MCLK)"))
    (pad 16 smd rect (at -6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 80 /CSI0_D1-))
    (pad 13 smd rect (at -6.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 14 smd rect (at -6.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 81 /CSI0_D1+))
    (pad 11 smd rect (at -7.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 82 "/SD_CMD_(SPI1_DIN)"))
    (pad 12 smd rect (at -7.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 9 smd rect (at -8.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 83 "/SD_SCLK_(SPI1_SCLK)"))
    (pad 10 smd rect (at -8.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 84 /CSI0_D0-))
    (pad 7 smd rect (at -9.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 85 "/SD_DAT3_(SPI1_CS)"))
    (pad 8 smd rect (at -9.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 86 /CSI0_D0+))
    (pad 5 smd rect (at -10 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 87 /SD_DAT2))
    (pad 6 smd rect (at -10 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 3 smd rect (at -10.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 88 /SD_DAT1))
    (pad 4 smd rect (at -10.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 89 /CSI0_C-))
    (pad 1 smd rect (at -11.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 90 "/SD_DAT0_(SPI1_DOUT)"))
    (pad 2 smd rect (at -11.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 91 /CSI0_C+))
    (model ${KIPRJMOD}/96boards-mezzanine.pretty/5179030-2.stp
      (offset (xyz 0 0 6))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module 96boards-mezzanine:51790302 locked (layer B.Cu) (tedit 606EED29) (tstamp 606F93FC)
    (at 102.775 101.05)
    (descr 5179030-2-1)
    (tags Connector)
    (path /606F30E2)
    (fp_text reference J1 (at 0 -0.175) (layer B.SilkS)
      (effects (font (size 1.27 1.27) (thickness 0.254)) (justify mirror))
    )
    (fp_text value Conn_02x30_Odd_Even (at 0 -0.175) (layer B.SilkS) hide
      (effects (font (size 1.27 1.27) (thickness 0.254)) (justify mirror))
    )
    (fp_arc (start -13.058 3.612) (end -13.108 3.612) (angle 180) (layer B.SilkS) (width 0.5))
    (fp_arc (start -13.058 3.612) (end -13.008 3.612) (angle 180) (layer B.SilkS) (width 0.5))
    (fp_line (start -13.108 3.612) (end -13.108 3.612) (layer B.SilkS) (width 0.5))
    (fp_line (start -13.008 3.612) (end -13.008 3.612) (layer B.SilkS) (width 0.5))
    (fp_line (start 14.9 -3) (end 12.5 -3) (layer B.SilkS) (width 0.1))
    (fp_line (start 14.9 3) (end 14.9 -3) (layer B.SilkS) (width 0.1))
    (fp_line (start 12.5 3) (end 14.9 3) (layer B.SilkS) (width 0.1))
    (fp_line (start -14.9 -3) (end -12.5 -3) (layer B.SilkS) (width 0.1))
    (fp_line (start -14.9 3) (end -14.9 -3) (layer B.SilkS) (width 0.1))
    (fp_line (start -12.5 3) (end -14.9 3) (layer B.SilkS) (width 0.1))
    (fp_line (start -15.9 -4.55) (end -15.9 4.2) (layer B.CrtYd) (width 0.1))
    (fp_line (start 15.9 -4.55) (end -15.9 -4.55) (layer B.CrtYd) (width 0.1))
    (fp_line (start 15.9 4.2) (end 15.9 -4.55) (layer B.CrtYd) (width 0.1))
    (fp_line (start -15.9 4.2) (end 15.9 4.2) (layer B.CrtYd) (width 0.1))
    (fp_line (start -14.9 -3) (end -14.9 3) (layer B.Fab) (width 0.2))
    (fp_line (start 14.9 -3) (end -14.9 -3) (layer B.Fab) (width 0.2))
    (fp_line (start 14.9 3) (end 14.9 -3) (layer B.Fab) (width 0.2))
    (fp_line (start -14.9 3) (end 14.9 3) (layer B.Fab) (width 0.2))
    (fp_text user %R (at 0 -0.175) (layer B.Fab)
      (effects (font (size 1.27 1.27) (thickness 0.254)) (justify mirror))
    )
    (pad MH2 np_thru_hole circle (at 14.1 0) (size 1.23 0) (drill 1.23) (layers *.Cu *.Mask))
    (pad MH1 np_thru_hole circle (at -14.1 0) (size 0.83 0) (drill 0.83) (layers *.Cu *.Mask))
    (pad 59 smd rect (at 11.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 92 /CSI2_D3-))
    (pad 60 smd rect (at 11.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 93 /USB0_SS_RX0_))
    (pad 57 smd rect (at 10.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 94 /CSI2_D3+))
    (pad 58 smd rect (at 10.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 95 /USB0_SS_RX0+))
    (pad 55 smd rect (at 10 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 56 smd rect (at 10 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 53 smd rect (at 9.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 96 /CSI2_D2-))
    (pad 54 smd rect (at 9.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 97 /USB0_SS_TX0_))
    (pad 51 smd rect (at 8.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 98 /CSI2_D2+))
    (pad 52 smd rect (at 8.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 99 /USB0_SS_TX0+))
    (pad 49 smd rect (at 7.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 50 smd rect (at 7.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 100 /PCIE_WAKE_N))
    (pad 47 smd rect (at 6.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 101 /CSI2_D1-))
    (pad 48 smd rect (at 6.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 102 /PCIE_CLK_REQ))
    (pad 45 smd rect (at 6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 103 /CSI2_D1+))
    (pad 46 smd rect (at 6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 104 "/GPIO_Y(CSI3_RST)_(DSI_VSYNC)_(LVDS_BKLT_PWM)_(EDP_BKLT_PWM)"))
    (pad 43 smd rect (at 5.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 44 smd rect (at 5.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 105 "/GPIO_X(CSI3_PWDN)_(DSI2_BLCTL)_(LVDS_BKLT)_(EDP_BKLT)"))
    (pad 41 smd rect (at 4.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 106 /CSI2_D0-))
    (pad 42 smd rect (at 4.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 107 "/GPIO_W(CSI2_PWDN)"))
    (pad 39 smd rect (at 3.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 108 /CSI2_D0+))
    (pad 40 smd rect (at 3.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 109 "/GPIO_V(CSI2_RST)"))
    (pad 37 smd rect (at 2.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 38 smd rect (at 2.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 110 "/(SPI2_MISO)_(I2C5_SDA)"))
    (pad 35 smd rect (at 2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 111 /CSI2_C-))
    (pad 36 smd rect (at 2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 112 "/(SPI2_MOSI)_(I2C5_SCL)"))
    (pad 33 smd rect (at 1.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 113 /CSI2_C+))
    (pad 34 smd rect (at 1.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 114 "/(SPI2_CS)_(I2C4_SDA)_(TP_RST)"))
    (pad 31 smd rect (at 0.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 32 smd rect (at 0.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 115 "/(SPI2_CLK)_(I2C4_SCL(sensor))_(TP_INT)"))
    (pad 29 smd rect (at -0.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 116 "/CLK3_(CSI3_MCLK)"))
    (pad 30 smd rect (at -0.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 27 smd rect (at -1.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 117 "/CLK2_(CSI2_MCLK)"))
    (pad 28 smd rect (at -1.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 118 "/(CSI3_D3-)_(DSI2_D3-)_(LVDS_D3_N)_(EDP_TX3_N)"))
    (pad 25 smd rect (at -2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 26 smd rect (at -2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 119 "/(CSI3_D3+)_(DSI2_D3+)_(LVDS_D3_P)_(EDP_TX3_P)"))
    (pad 23 smd rect (at -2.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 120 /PCIE0_TX1-))
    (pad 24 smd rect (at -2.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 21 smd rect (at -3.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 121 /PCIE0_TX1+))
    (pad 22 smd rect (at -3.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 122 "/(CSI3_D2-)_(DSI2_D2-)_(LVDS_D2_N)_(EDP_TX2_N)"))
    (pad 19 smd rect (at -4.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 123 /PCIE0_RX1-))
    (pad 20 smd rect (at -4.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 124 "/(CSI3_D2+)_(DSI2_D2+)_(LVDS_D2_P)_(EDP_TX2_P)"))
    (pad 17 smd rect (at -5.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 125 /PCIE0_RX1+))
    (pad 18 smd rect (at -5.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 15 smd rect (at -6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 16 smd rect (at -6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 126 "/(CSI3_D1-)_(DSI2_D1-)_(LVDS_D1_N)_(EDP_TX1_N)"))
    (pad 13 smd rect (at -6.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 127 /PCIE0_TX0-))
    (pad 14 smd rect (at -6.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 128 "/(CSI3_D1+)_(DSI2_D1+)_(LVDS_D1_P)_(EDP_TX1_P)"))
    (pad 11 smd rect (at -7.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 129 /PCIE0_TX0+))
    (pad 12 smd rect (at -7.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 9 smd rect (at -8.4 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 130 /PCIE0_RX0-))
    (pad 10 smd rect (at -8.4 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 131 "/(CSI3_D0-)_(DSI2_D0-)_(LVDS_D0_N)_(EDP_TX0_N)"))
    (pad 7 smd rect (at -9.2 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 132 /PCIE0_RX0_+))
    (pad 8 smd rect (at -9.2 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 133 "/(CSI3_D0+)_(DSI2_D0+)_(LVDS_D0_P)_(EDP_TX0_P)"))
    (pad 5 smd rect (at -10 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 134 /PCIE0_REFCLK-))
    (pad 6 smd rect (at -10 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 5 GND))
    (pad 3 smd rect (at -10.8 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 135 /PCIE0_REFCLK+))
    (pad 4 smd rect (at -10.8 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 136 "/(CSI3_C-)_(DSI2_C-)_(LVDS_CLK_N)_(EDP_AUX_N)"))
    (pad 1 smd rect (at -11.6 2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 137 /PCIE_RST_N))
    (pad 2 smd rect (at -11.6 -2.2) (size 0.5 2) (layers B.Cu B.Paste B.Mask)
      (net 138 "/(CSI3_C+)_(DSI2_C+)_(LVDS_CLK_P)_(EDP_AUX_P)"))
    (model ${KIPRJMOD}/96boards-mezzanine.pretty/5179030-2.stp
      (offset (xyz 0 0 6))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Connector_PinSocket_2.00mm:PinSocket_2x07_P2.00mm_Vertical (layer F.Cu) (tedit 5A19A42F) (tstamp 606F59EC)
    (at 121.5 79 90)
    (descr "Through hole straight socket strip, 2x07, 2.00mm pitch, double cols (from Kicad 4.0.7), script generated")
    (tags "Through hole socket strip THT 2x07 2.00mm double row")
    (path /606ED6B7)
    (fp_text reference J4 (at -1 -2.5 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Conn_02x07_Odd_Even (at -1 14.5 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at -4 8) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -3.5 13.5) (end -3.5 -1.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.5 13.5) (end -3.5 13.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.5 -1.5) (end 1.5 13.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start -3.5 -1.5) (end 1.5 -1.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0 -1.06) (end 1.06 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.06 -1.06) (end 1.06 0) (layer F.SilkS) (width 0.12))
    (fp_line (start -1 -1.06) (end -1 1) (layer F.SilkS) (width 0.12))
    (fp_line (start -1 1) (end 1.06 1) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.06 1) (end 1.06 13.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.06 13.06) (end 1.06 13.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.06 -1.06) (end -3.06 13.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.06 -1.06) (end -1 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3 13) (end -3 -1) (layer F.Fab) (width 0.1))
    (fp_line (start 1 13) (end -3 13) (layer F.Fab) (width 0.1))
    (fp_line (start 1 0) (end 1 13) (layer F.Fab) (width 0.1))
    (fp_line (start 0 -1) (end 1 0) (layer F.Fab) (width 0.1))
    (fp_line (start -3 -1) (end 0 -1) (layer F.Fab) (width 0.1))
    (pad 14 thru_hole oval (at -2 12 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 GND))
    (pad 13 thru_hole oval (at 0 12 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 GND))
    (pad 12 thru_hole oval (at -2 10 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 41 /SYS_DCIN2))
    (pad 11 thru_hole oval (at 0 10 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 42 /MIC_BIAS))
    (pad 10 thru_hole oval (at -2 8 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 41 /SYS_DCIN2))
    (pad 9 thru_hole oval (at 0 8 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 43 /MIC2_IN))
    (pad 8 thru_hole oval (at -2 6 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 7 +5V))
    (pad 7 thru_hole oval (at 0 6 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 44 /MIC1_IN))
    (pad 6 thru_hole oval (at -2 4 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 45 /HP_DET))
    (pad 5 thru_hole oval (at 0 4 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 GND))
    (pad 4 thru_hole oval (at -2 2 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 46 /HP_L))
    (pad 3 thru_hole oval (at 0 2 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 47 /SPK_N))
    (pad 2 thru_hole oval (at -2 0 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 48 /HP_P))
    (pad 1 thru_hole rect (at 0 0 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 49 /SPK_P))
    (model ${KISYS3DMOD}/Connector_PinHeader_2.00mm.3dshapes/PinHeader_2x07_P2.00mm_Vertical.step
      (offset (xyz 0 0 -2))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 180 0))
    )
  )

  (module Connector_PinSocket_2.00mm:PinSocket_2x20_P2.00mm_Vertical (layer F.Cu) (tedit 5A19A430) (tstamp 606F59C8)
    (at 80 79 90)
    (descr "Through hole straight socket strip, 2x20, 2.00mm pitch, double cols (from Kicad 4.0.7), script generated")
    (tags "Through hole socket strip THT 2x20 2.00mm double row")
    (path /606EB704)
    (fp_text reference J3 (at -1 -2.5 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Conn_02x20_Odd_Even (at -1 40.5 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at -4 19) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -3.5 39.5) (end -3.5 -1.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.5 39.5) (end -3.5 39.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.5 -1.5) (end 1.5 39.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start -3.5 -1.5) (end 1.5 -1.5) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0 -1.06) (end 1.06 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.06 -1.06) (end 1.06 0) (layer F.SilkS) (width 0.12))
    (fp_line (start -1 -1.06) (end -1 1) (layer F.SilkS) (width 0.12))
    (fp_line (start -1 1) (end 1.06 1) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.06 1) (end 1.06 39.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.06 39.06) (end 1.06 39.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.06 -1.06) (end -3.06 39.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3.06 -1.06) (end -1 -1.06) (layer F.SilkS) (width 0.12))
    (fp_line (start -3 39) (end -3 -1) (layer F.Fab) (width 0.1))
    (fp_line (start 1 39) (end -3 39) (layer F.Fab) (width 0.1))
    (fp_line (start 1 0) (end 1 39) (layer F.Fab) (width 0.1))
    (fp_line (start 0 -1) (end 1 0) (layer F.Fab) (width 0.1))
    (fp_line (start -3 -1) (end 0 -1) (layer F.Fab) (width 0.1))
    (pad 40 thru_hole oval (at -2 38 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 GND))
    (pad 39 thru_hole oval (at 0 38 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 GND))
    (pad 38 thru_hole oval (at -2 36 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 6 /SYS_DCIN))
    (pad 37 thru_hole oval (at 0 36 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 7 +5V))
    (pad 36 thru_hole oval (at -2 34 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 6 /SYS_DCIN))
    (pad 35 thru_hole oval (at 0 34 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 8 +1V8))
    (pad 34 thru_hole oval (at -2 32 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 9 /GPIO-L))
    (pad 33 thru_hole oval (at 0 32 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 10 /GPIO-K))
    (pad 32 thru_hole oval (at -2 30 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 11 /GPIO-J))
    (pad 31 thru_hole oval (at 0 30 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 12 /GPIO-I))
    (pad 30 thru_hole oval (at -2 28 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 13 /GPIO-H))
    (pad 29 thru_hole oval (at 0 28 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 14 /GPIO-G))
    (pad 28 thru_hole oval (at -2 26 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 15 /GPIO-F))
    (pad 27 thru_hole oval (at 0 26 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 16 /GPIO-E))
    (pad 26 thru_hole oval (at -2 24 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 17 /GPIO-D))
    (pad 25 thru_hole oval (at 0 24 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 18 /GPIO-C))
    (pad 24 thru_hole oval (at -2 22 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 19 /GPIO-B))
    (pad 23 thru_hole oval (at 0 22 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 20 /GPIO-A))
    (pad 22 thru_hole oval (at -2 20 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 21 /PCM_DI))
    (pad 21 thru_hole oval (at 0 20 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 22 /I2C1_SDA))
    (pad 20 thru_hole oval (at -2 18 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 23 /PCM_DO))
    (pad 19 thru_hole oval (at 0 18 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 24 /I2C1_SCL))
    (pad 18 thru_hole oval (at -2 16 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 25 /PCM_CLK))
    (pad 17 thru_hole oval (at 0 16 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 26 /I2C0_SDA))
    (pad 16 thru_hole oval (at -2 14 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 27 /PCM_FS))
    (pad 15 thru_hole oval (at 0 14 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 28 /I2C0_SCL))
    (pad 14 thru_hole oval (at -2 12 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 29 /SPI0_DOUT))
    (pad 13 thru_hole oval (at 0 12 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 30 /UART1_RXD))
    (pad 12 thru_hole oval (at -2 10 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 31 /SPI0_CS))
    (pad 11 thru_hole oval (at 0 10 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 32 /UART1_TXD))
    (pad 10 thru_hole oval (at -2 8 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 33 /SPI0_DIN))
    (pad 9 thru_hole oval (at 0 8 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 34 /UART0_RTS))
    (pad 8 thru_hole oval (at -2 6 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 35 /SPI0_SCLK))
    (pad 7 thru_hole oval (at 0 6 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 36 /UART0_RXD))
    (pad 6 thru_hole oval (at -2 4 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 37 /RST_BTN_N))
    (pad 5 thru_hole oval (at 0 4 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 38 /UART0_TXD))
    (pad 4 thru_hole oval (at -2 2 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 39 /PWR_BTN_N))
    (pad 3 thru_hole oval (at 0 2 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 40 /UART0_CTS))
    (pad 2 thru_hole oval (at -2 0 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 GND))
    (pad 1 thru_hole rect (at 0 0 90) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 GND))
    (model ${KISYS3DMOD}/Connector_PinHeader_2.00mm.3dshapes/PinHeader_2x20_P2.00mm_Vertical.step
      (offset (xyz 0 0 -2))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 -180 0))
    )
  )

  (module MountingHole:MountingHole_2.5mm_Pad (layer F.Cu) (tedit 56D1B4CB) (tstamp 606EE743)
    (at 151 111.5)
    (descr "Mounting Hole 2.5mm")
    (tags "mounting hole 2.5mm")
    (path /6070CD48)
    (attr virtual)
    (fp_text reference H4 (at 0 -3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MountingHole_Pad (at 0 3.5) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_circle (center 0 0) (end 2.75 0) (layer F.CrtYd) (width 0.05))
    (fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.15))
    (fp_text user %R (at 0.3 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 5 5) (drill 2.5) (layers *.Cu *.Mask)
      (net 4 "Net-(H4-Pad1)"))
  )

  (module MountingHole:MountingHole_2.5mm_Pad (layer F.Cu) (tedit 56D1B4CB) (tstamp 606EE73B)
    (at 151 80)
    (descr "Mounting Hole 2.5mm")
    (tags "mounting hole 2.5mm")
    (path /6070AFAA)
    (attr virtual)
    (fp_text reference H3 (at 0 -3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MountingHole_Pad (at 0 3.5) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_circle (center 0 0) (end 2.75 0) (layer F.CrtYd) (width 0.05))
    (fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.15))
    (fp_text user %R (at -0.6 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 5 5) (drill 2.5) (layers *.Cu *.Mask)
      (net 3 "Net-(H3-Pad1)"))
  )

  (module MountingHole:MountingHole_2.5mm_Pad (layer F.Cu) (tedit 56D1B4CB) (tstamp 606EE733)
    (at 74 80)
    (descr "Mounting Hole 2.5mm")
    (tags "mounting hole 2.5mm")
    (path /6070C57E)
    (attr virtual)
    (fp_text reference H2 (at 0 -3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MountingHole_Pad (at 0 3.5) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_circle (center 0 0) (end 2.75 0) (layer F.CrtYd) (width 0.05))
    (fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.15))
    (fp_text user %R (at 0.3 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 5 5) (drill 2.5) (layers *.Cu *.Mask)
      (net 2 "Net-(H2-Pad1)"))
  )

  (module MountingHole:MountingHole_2.5mm_Pad (layer F.Cu) (tedit 56D1B4CB) (tstamp 606EE72B)
    (at 74 111.5)
    (descr "Mounting Hole 2.5mm")
    (tags "mounting hole 2.5mm")
    (path /6070C888)
    (attr virtual)
    (fp_text reference H1 (at 0 -3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MountingHole_Pad (at 0 3.5) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_circle (center 0 0) (end 2.75 0) (layer F.CrtYd) (width 0.05))
    (fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.15))
    (fp_text user %R (at 0.3 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 5 5) (drill 2.5) (layers *.Cu *.Mask)
      (net 1 "Net-(H1-Pad1)"))
  )

  (gr_line (start 70 101.06) (end 155.01 101.06) (layer Dwgs.User) (width 0.15))
  (dimension 0.94 (width 0.15) (layer Dwgs.User)
    (gr_text "0,940 mm" (at 49.21 101.53 90) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 70 101.06) (xy 49.923579 101.06)))
    (feature2 (pts (xy 70 102) (xy 49.923579 102)))
    (crossbar (pts (xy 50.51 102) (xy 50.51 101.06)))
    (arrow1a (pts (xy 50.51 101.06) (xy 51.096421 102.186504)))
    (arrow1b (pts (xy 50.51 101.06) (xy 49.923579 102.186504)))
    (arrow2a (pts (xy 50.51 102) (xy 51.096421 100.873496)))
    (arrow2b (pts (xy 50.51 102) (xy 49.923579 100.873496)))
  )
  (dimension 28 (width 0.15) (layer Dwgs.User)
    (gr_text "28,000 mm" (at 52.7 116 90) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 70 102) (xy 53.413579 102)))
    (feature2 (pts (xy 70 130) (xy 53.413579 130)))
    (crossbar (pts (xy 54 130) (xy 54 102)))
    (arrow1a (pts (xy 54 102) (xy 54.586421 103.126504)))
    (arrow1b (pts (xy 54 102) (xy 53.413579 103.126504)))
    (arrow2a (pts (xy 54 130) (xy 54.586421 128.873496)))
    (arrow2b (pts (xy 54 130) (xy 53.413579 128.873496)))
  )
  (gr_line (start 91.15 130.05) (end 91.15 89.95) (layer Dwgs.User) (width 0.15))
  (dimension 21.15 (width 0.15) (layer Dwgs.User)
    (gr_text "21,150 mm" (at 80.575 136.25) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 91.15 130.05) (xy 91.15 135.536421)))
    (feature2 (pts (xy 70 130.05) (xy 70 135.536421)))
    (crossbar (pts (xy 70 134.95) (xy 91.15 134.95)))
    (arrow1a (pts (xy 91.15 134.95) (xy 90.023496 135.536421)))
    (arrow1b (pts (xy 91.15 134.95) (xy 90.023496 134.363579)))
    (arrow2a (pts (xy 70 134.95) (xy 71.126504 135.536421)))
    (arrow2b (pts (xy 70 134.95) (xy 71.126504 134.363579)))
  )
  (gr_line (start 70 114.55) (end 151 114.55) (layer Dwgs.User) (width 0.15))
  (dimension 15.45 (width 0.15) (layer Dwgs.User)
    (gr_text "15,450 mm" (at 66.72 122.275 90) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 70 114.55) (xy 67.433579 114.55)))
    (feature2 (pts (xy 70 130) (xy 67.433579 130)))
    (crossbar (pts (xy 68.02 130) (xy 68.02 114.55)))
    (arrow1a (pts (xy 68.02 114.55) (xy 68.606421 115.676504)))
    (arrow1b (pts (xy 68.02 114.55) (xy 67.433579 115.676504)))
    (arrow2a (pts (xy 68.02 130) (xy 68.606421 128.873496)))
    (arrow2b (pts (xy 68.02 130) (xy 67.433579 128.873496)))
  )
  (dimension 51.5 (width 0.15) (layer Dwgs.User)
    (gr_text "51,500 mm" (at 95.75 64.7) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 121.5 76) (xy 121.5 65.413579)))
    (feature2 (pts (xy 70 76) (xy 70 65.413579)))
    (crossbar (pts (xy 70 66) (xy 121.5 66)))
    (arrow1a (pts (xy 121.5 66) (xy 120.373496 66.586421)))
    (arrow1b (pts (xy 121.5 66) (xy 120.373496 65.413579)))
    (arrow2a (pts (xy 70 66) (xy 71.126504 66.586421)))
    (arrow2b (pts (xy 70 66) (xy 71.126504 65.413579)))
  )
  (gr_line (start 80 83.5) (end 80 87.5) (layer Dwgs.User) (width 0.15))
  (gr_line (start 80 76) (end 80 83.5) (layer Dwgs.User) (width 0.15))
  (dimension 6 (width 0.15) (layer Dwgs.User)
    (gr_text "6,000 mm" (at 77 73.2) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 80 76) (xy 80 73.913579)))
    (feature2 (pts (xy 74 76) (xy 74 73.913579)))
    (crossbar (pts (xy 74 74.5) (xy 80 74.5)))
    (arrow1a (pts (xy 80 74.5) (xy 78.873496 75.086421)))
    (arrow1b (pts (xy 80 74.5) (xy 78.873496 73.913579)))
    (arrow2a (pts (xy 74 74.5) (xy 75.126504 75.086421)))
    (arrow2b (pts (xy 74 74.5) (xy 75.126504 73.913579)))
  )
  (gr_line (start 151 88) (end 151 141) (layer Dwgs.User) (width 0.15))
  (gr_line (start 74 87) (end 74 138) (layer Dwgs.User) (width 0.15))
  (gr_line (start 70 111.5) (end 165 111.5) (layer Dwgs.User) (width 0.15))
  (gr_line (start 74 76) (end 74 87) (layer Dwgs.User) (width 0.15))
  (gr_line (start 151 76) (end 151 88) (layer Dwgs.User) (width 0.15))
  (gr_line (start 70 80) (end 167 80) (layer Dwgs.User) (width 0.15))
  (dimension 18.5 (width 0.15) (layer Dwgs.User)
    (gr_text "18,500 mm" (at 61.7 120.75 90) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 70 111.5) (xy 62.413579 111.5)))
    (feature2 (pts (xy 70 130) (xy 62.413579 130)))
    (crossbar (pts (xy 63 130) (xy 63 111.5)))
    (arrow1a (pts (xy 63 111.5) (xy 63.586421 112.626504)))
    (arrow1b (pts (xy 63 111.5) (xy 62.413579 112.626504)))
    (arrow2a (pts (xy 63 130) (xy 63.586421 128.873496)))
    (arrow2b (pts (xy 63 130) (xy 62.413579 128.873496)))
  )
  (dimension 4 (width 0.15) (layer Dwgs.User)
    (gr_text "4,000 mm" (at 153 68.7) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 151 76) (xy 151 69.413579)))
    (feature2 (pts (xy 155 76) (xy 155 69.413579)))
    (crossbar (pts (xy 155 70) (xy 151 70)))
    (arrow1a (pts (xy 151 70) (xy 152.126504 69.413579)))
    (arrow1b (pts (xy 151 70) (xy 152.126504 70.586421)))
    (arrow2a (pts (xy 155 70) (xy 153.873496 69.413579)))
    (arrow2b (pts (xy 155 70) (xy 153.873496 70.586421)))
  )
  (dimension 4 (width 0.15) (layer Dwgs.User)
    (gr_text "4,000 mm" (at 61.7 78 270) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 70 80) (xy 62.413579 80)))
    (feature2 (pts (xy 70 76) (xy 62.413579 76)))
    (crossbar (pts (xy 63 76) (xy 63 80)))
    (arrow1a (pts (xy 63 80) (xy 62.413579 78.873496)))
    (arrow1b (pts (xy 63 80) (xy 63.586421 78.873496)))
    (arrow2a (pts (xy 63 76) (xy 62.413579 77.126504)))
    (arrow2b (pts (xy 63 76) (xy 63.586421 77.126504)))
  )
  (dimension 4 (width 0.15) (layer Dwgs.User)
    (gr_text "4,000 mm" (at 72 68.7) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 74 76) (xy 74 69.413579)))
    (feature2 (pts (xy 70 76) (xy 70 69.413579)))
    (crossbar (pts (xy 70 70) (xy 74 70)))
    (arrow1a (pts (xy 74 70) (xy 72.873496 70.586421)))
    (arrow1b (pts (xy 74 70) (xy 72.873496 69.413579)))
    (arrow2a (pts (xy 70 70) (xy 71.126504 70.586421)))
    (arrow2b (pts (xy 70 70) (xy 71.126504 69.413579)))
  )
  (gr_line (start 70 130) (end 70 76) (layer Edge.Cuts) (width 0.05) (tstamp 606EE9DC))
  (gr_line (start 155 130) (end 70 130) (layer Edge.Cuts) (width 0.05))
  (gr_line (start 155 76) (end 155 130) (layer Edge.Cuts) (width 0.05))
  (gr_line (start 70 76) (end 155 76) (layer Edge.Cuts) (width 0.05))
  (dimension 54 (width 0.15) (layer Dwgs.User)
    (gr_text "54,000 mm" (at 63.7 103 270) (layer Dwgs.User)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 70 130) (xy 64.413579 130)))
    (feature2 (pts (xy 70 76) (xy 64.413579 76)))
    (crossbar (pts (xy 65 76) (xy 65 130)))
    (arrow1a (pts (xy 65 130) (xy 64.413579 128.873496)))
    (arrow1b (pts (xy 65 130) (xy 65.586421 128.873496)))
    (arrow2a (pts (xy 65 76) (xy 64.413579 77.126504)))
    (arrow2b (pts (xy 65 76) (xy 65.586421 77.126504)))
  )
  (dimension 85 (width 0.15) (layer Dwgs.User) (tstamp 606EE9C4)
    (gr_text "85,000 mm" (at 112.5 70.7) (layer Dwgs.User) (tstamp 606EE9C4)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 70 76) (xy 70 71.413579)))
    (feature2 (pts (xy 155 76) (xy 155 71.413579)))
    (crossbar (pts (xy 155 72) (xy 70 72)))
    (arrow1a (pts (xy 70 72) (xy 71.126504 71.413579)))
    (arrow1b (pts (xy 70 72) (xy 71.126504 72.586421)))
    (arrow2a (pts (xy 155 72) (xy 153.873496 71.413579)))
    (arrow2b (pts (xy 155 72) (xy 153.873496 72.586421)))
  )
  (dimension 54 (width 0.15) (layer Dwgs.User) (tstamp 606EE9D0)
    (gr_text "54,000 mm" (at 160.3 103 90) (layer Dwgs.User) (tstamp 606EE9D0)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 155 76) (xy 159.586421 76)))
    (feature2 (pts (xy 155 130) (xy 159.586421 130)))
    (crossbar (pts (xy 159 130) (xy 159 76)))
    (arrow1a (pts (xy 159 76) (xy 159.586421 77.126504)))
    (arrow1b (pts (xy 159 76) (xy 158.413579 77.126504)))
    (arrow2a (pts (xy 159 130) (xy 159.586421 128.873496)))
    (arrow2b (pts (xy 159 130) (xy 158.413579 128.873496)))
  )
  (dimension 85 (width 0.15) (layer Dwgs.User) (tstamp 606EE9CA)
    (gr_text "85,000 mm" (at 112.5 134.3) (layer Dwgs.User) (tstamp 606EE9CA)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (feature1 (pts (xy 155 130) (xy 155 133.586421)))
    (feature2 (pts (xy 70 130) (xy 70 133.586421)))
    (crossbar (pts (xy 70 133) (xy 155 133)))
    (arrow1a (pts (xy 155 133) (xy 153.873496 133.586421)))
    (arrow1b (pts (xy 155 133) (xy 153.873496 132.413579)))
    (arrow2a (pts (xy 70 133) (xy 71.126504 133.586421)))
    (arrow2b (pts (xy 70 133) (xy 71.126504 132.413579)))
  )

)
