<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/hal/platforms/STM32F0xx/stm32f0xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_ef0a6b7d63c1f4e6004e5ea956b42934.html">hal</a></li><li class="navelem"><a class="el" href="dir_8cdcfaf9c6bf82c091f53d562f90f3fd.html">platforms</a></li><li class="navelem"><a class="el" href="dir_a505bd9b1ef4f5c22ac76ddcee8ca344.html">STM32F0xx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f0xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f0xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#ifndef __STM32F0XX_H</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define __STM32F0XX_H</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#endif </span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Uncomment the line below according to the target STM32F0 device used in your </span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">   application </span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if !defined (STM32F0XX_LD)  &amp;&amp; !defined (STM32F0XX_MD) &amp;&amp; !defined (STM32F030)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="comment">/* #define STM32F0XX_LD */</span> </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">/* #define STM32F0XX_MD */</span>     </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">    #define STM32F030  </span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_gabbd47c2713b0d4eba7b5daf9d10d2e48.html#gabbd47c2713b0d4eba7b5daf9d10d2e48">   72</a></span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*  Tip: To avoid modifying this file each time you need to switch between these</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">        devices, you can define the device in your toolchain compiler preprocessor.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* Old STM32F0XX definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#if defined(STM32F0XX)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">  #define STM32F0XX_MD</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F0XX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Old STM32F030X6/X8 definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#if defined (STM32F030X8) || defined (STM32F030X6)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define    STM32F030</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F030X8 or  STM32F030X6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#if !defined (STM32F0XX_LD)  &amp;&amp; !defined (STM32F0XX_MD) &amp;&amp; !defined (STM32F030)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"> #error &quot;Please select first the target STM32F0xx device used in your application (in stm32f0xx.h file)&quot;</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#if !defined  USE_STDPERIPH_DRIVER</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">/*#define USE_STDPERIPH_DRIVER*/</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_STDPERIPH_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE)     </span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define HSE_VALUE    ((uint32_t)8000000) </span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_gaeafcff4f57440c60e64812dddd13e7cb.html#gaeafcff4f57440c60e64812dddd13e7cb">  109</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#if !defined  (HSE_STARTUP_TIMEOUT)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define HSE_STARTUP_TIMEOUT   ((uint16_t)0x5000) </span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">  117</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_STARTUP_TIMEOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#if !defined  (HSI_STARTUP_TIMEOUT)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define HSI_STARTUP_TIMEOUT   ((uint16_t)0x5000) </span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_ga83f109da654b670743786c6a45284b96.html#ga83f109da654b670743786c6a45284b96">  125</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_STARTUP_TIMEOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE) </span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define HSI_VALUE  ((uint32_t)8000000) </span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_gaaa8c76e274d0f6dd2cefb5d0b17fbc37.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">  131</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#if !defined  (HSI14_VALUE) </span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define HSI14_VALUE ((uint32_t)14000000) </span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_ga1d7e57535cc8aaa1c366229556ac4c43.html#ga1d7e57535cc8aaa1c366229556ac4c43">  137</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI14_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#if !defined  (LSI_VALUE) </span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define LSI_VALUE  ((uint32_t)40000)    </span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_ga4872023e65449c0506aac3ea6bec99e9.html#ga4872023e65449c0506aac3ea6bec99e9">  143</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#if !defined  (LSE_VALUE) </span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define LSE_VALUE  ((uint32_t)32768)    </span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_ga7bbb9d19e5189a6ccd0fb6fa6177d20d.html#ga7bbb9d19e5189a6ccd0fb6fa6177d20d">  147</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define __STM32F0XX_STDPERIPH_VERSION_MAIN   (0x01) </span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_ga4eb1497d2395a8d1c859c70bd063f648.html#ga4eb1497d2395a8d1c859c70bd063f648">  153</a></span>&#160;<span class="preprocessor">#define __STM32F0XX_STDPERIPH_VERSION_SUB1   (0x02) </span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_gaf99cea8ae422318645ea13a4897c52ab.html#gaf99cea8ae422318645ea13a4897c52ab">  154</a></span>&#160;<span class="preprocessor">#define __STM32F0XX_STDPERIPH_VERSION_SUB2   (0x01) </span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_ga99d989b321bda2cd83263b7c6b0615a3.html#ga99d989b321bda2cd83263b7c6b0615a3">  155</a></span>&#160;<span class="preprocessor">#define __STM32F0XX_STDPERIPH_VERSION_RC     (0x00) </span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__Library__configuration__section_ga20cae4a13efdc9306f6b1aa709d5e9be.html#ga20cae4a13efdc9306f6b1aa709d5e9be">  156</a></span>&#160;<span class="preprocessor">#define __STM32F0XX_STDPERIPH_VERSION        ((__STM32F0XX_STDPERIPH_VERSION_MAIN &lt;&lt; 24)\</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">                                             |(__STM32F0XX_STDPERIPH_VERSION_SUB1 &lt;&lt; 16)\</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">                                             |(__STM32F0XX_STDPERIPH_VERSION_SUB2 &lt;&lt; 8)\</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">                                             |(__STM32F0XX_STDPERIPH_VERSION_RC))</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define __CM0_REV                 0 </span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga905517438930a3f13cbc632e52990534.html#ga905517438930a3f13cbc632e52990534">  174</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             0 </span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga4127d1b31aaf336fab3d7329d117f448.html#ga4127d1b31aaf336fab3d7329d117f448">  175</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          2 </span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460.html#gae3fe3587d5100c787e02102ce3944460">  176</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0 </span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#ga666eb0caeb12ec0e281415592ae89083">  179</a></span>&#160;<span class="preprocessor">typedef enum IRQn</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/******  Cortex-M0 Processor Exceptions Numbers ******************************************************/</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  182</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">  183</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a59050edea936c20ef456024c900e71f9">  184</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a59050edea936c20ef456024c900e71f9">SVC_IRQn</a>                    = -5,     </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  185</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  186</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#if defined (STM32F0XX_MD)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/******  STM32F0XX_MD  specific Interrupt Numbers ****************************************************/</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 2,      </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 3,      </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 4,      </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a>                = 5,      </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a>                = 6,      </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a>               = 7,      </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  TS_IRQn                     = 8,      </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 9,      </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a>        = 10,     </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a>        = 11,     </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  ADC1_COMP_IRQn              = 12,     </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a>    = 13,     </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 14,     </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 15,     </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 16,     </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 17,     </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a>                  = 19,     </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a>                  = 20,     </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a>                  = 21,     </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a>                  = 22,     </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                   = 23,     </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>                   = 24,     </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 25,     </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 26,     </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 27,     </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 28,     </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a89f6adffcb926f8a420923833e3cbc7b">CEC_IRQn</a>                    = 30      </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#elif defined (STM32F0XX_LD)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/******  STM32F0XX_LD specific Interrupt Numbers *****************************************************/</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 2,      </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 3,      </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 4,      </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a>                = 5,      </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a>                = 6,      </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a>               = 7,      </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 9,      </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a>        = 10,     </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a>        = 11,     </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                   = 12,     </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a>    = 13,     </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 14,     </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 15,     </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 16,     </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a>                  = 19,     </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a>                  = 21,     </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a>                  = 22,     </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                   = 23,     </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 25,     </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 27      </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#elif defined (STM32F030)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/******  STM32F030 specific Interrupt Numbers ********************************************************/</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">  244</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  245</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 2,      </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">  246</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 3,      </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">  247</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 4,      </div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa192e935e6b7fc8089fc612477bf3a79">  248</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a>                = 5,      </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a78602dc46ee54b2c1f3e6f0ef8f59e5f">  249</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a>                = 6,      </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aec19518b6dd2358a8b78c2aa29e5d462">  250</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a>               = 7,      </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">  251</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 9,      </div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa9d5577443e46249121f0d7e2ad50e71">  252</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a>        = 10,     </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac482c79ad1cc214f715cb3fcbf0ba09c">  253</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a>        = 11,     </div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">  254</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                   = 12,     </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a82ac24e8e4e0df100fe48bc65524dbf5">  255</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a>    = 13,     </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">  256</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 14,     </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">  257</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 16,     </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad1f8257995120fd90b0d4c177a02de5f">  258</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a>                  = 19,     </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a26432264ae205fe79a9f9255f961bc84">  259</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a>                  = 20,     </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083affb53ebc9ffb3bdec7cb44ab642d32cb">  260</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a>                  = 21,     </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a35a4ce7d826d3458485265d1dea2b50d">  261</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a>                  = 22,     </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">  262</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                   = 23,     </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">  263</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>                   = 24,     </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  264</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 25,     </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">  265</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 26,     </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">  266</a></span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 27,     </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 28      </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F0XX_MD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">  269</a></span>&#160;} <a class="code" href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm0_8h.html">core_cm0.h</a>&quot;</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/* CHIBIOS FIX */</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/*#include &quot;system_stm32f0xx.h&quot;*/</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {RESET = 0, SET = !RESET} FlagStatus, ITStatus;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structADC__TypeDef.html">  299</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;{</div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__CMSIS_gadd06351bbb4cf771125247d62b145d75.html#gadd06351bbb4cf771125247d62b145d75">  301</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gadd06351bbb4cf771125247d62b145d75.html#gadd06351bbb4cf771125247d62b145d75">ISR</a>;          </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__CMSIS_ga78d24b9deed83e90a2ff96c95ba94934.html#ga78d24b9deed83e90a2ff96c95ba94934">  302</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga78d24b9deed83e90a2ff96c95ba94934.html#ga78d24b9deed83e90a2ff96c95ba94934">IER</a>;          </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__CMSIS_ga6126350919b341bfb13c0b24b30dc22a.html#ga6126350919b341bfb13c0b24b30dc22a">  303</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga6126350919b341bfb13c0b24b30dc22a.html#ga6126350919b341bfb13c0b24b30dc22a">CR</a>;           </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__CMSIS_gaaeb1a6623bedc6fc8a2b48bbfd82bbb8.html#gaaeb1a6623bedc6fc8a2b48bbfd82bbb8">  304</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaaeb1a6623bedc6fc8a2b48bbfd82bbb8.html#gaaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>;        </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__CMSIS_ga0a4c0d337b0e546e549678b77ea63246.html#ga0a4c0d337b0e546e549678b77ea63246">  305</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga0a4c0d337b0e546e549678b77ea63246.html#ga0a4c0d337b0e546e549678b77ea63246">CFGR2</a>;        </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__CMSIS_gacc2ee020956d58aa315d6b8a8bc0b60e.html#gacc2ee020956d58aa315d6b8a8bc0b60e">  306</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gacc2ee020956d58aa315d6b8a8bc0b60e.html#gacc2ee020956d58aa315d6b8a8bc0b60e">SMPR</a>;         </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__CMSIS_ga54d49ecc780f3fd305613ecf4f817f80.html#ga54d49ecc780f3fd305613ecf4f817f80">  307</a></span>&#160;  uint32_t   <a class="code" href="group__CMSIS_ga54d49ecc780f3fd305613ecf4f817f80.html#ga54d49ecc780f3fd305613ecf4f817f80">RESERVED1</a>;       </div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__CMSIS_ga30aca300e6a05f1afa16406770c0dd52.html#ga30aca300e6a05f1afa16406770c0dd52">  308</a></span>&#160;  uint32_t   <a class="code" href="group__CMSIS_ga30aca300e6a05f1afa16406770c0dd52.html#ga30aca300e6a05f1afa16406770c0dd52">RESERVED2</a>;       </div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__CMSIS_gab38d345f173abcb914c40d04a06ab468.html#gab38d345f173abcb914c40d04a06ab468">  309</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gab38d345f173abcb914c40d04a06ab468.html#gab38d345f173abcb914c40d04a06ab468">TR</a>;           </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__CMSIS_gad4ffd02fea1594fdd917132e217e466a.html#gad4ffd02fea1594fdd917132e217e466a">  310</a></span>&#160;  uint32_t   <a class="code" href="group__CMSIS_gad4ffd02fea1594fdd917132e217e466a.html#gad4ffd02fea1594fdd917132e217e466a">RESERVED3</a>;       </div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__CMSIS_gaf10e238d4a65578cae4a77332d54465a.html#gaf10e238d4a65578cae4a77332d54465a">  311</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaf10e238d4a65578cae4a77332d54465a.html#gaf10e238d4a65578cae4a77332d54465a">CHSELR</a>;       </div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__CMSIS_gab61fcbfa1496c77cabbfd28974e045c5.html#gab61fcbfa1496c77cabbfd28974e045c5">  312</a></span>&#160;  uint32_t   RESERVED4[5];    </div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__CMSIS_ga84114accead82bd11a0e12a429cdfed9.html#ga84114accead82bd11a0e12a429cdfed9">  313</a></span>&#160;   <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga84114accead82bd11a0e12a429cdfed9.html#ga84114accead82bd11a0e12a429cdfed9">DR</a>;          </div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;} <a class="code" href="structADC__TypeDef.html">ADC_TypeDef</a>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="structADC__Common__TypeDef.html">  316</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;{</div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__CMSIS_gaee6d4af7571a1bad2fec9e7b53733277.html#gaee6d4af7571a1bad2fec9e7b53733277">  318</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaee6d4af7571a1bad2fec9e7b53733277.html#gaee6d4af7571a1bad2fec9e7b53733277">CCR</a>;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;} <a class="code" href="structADC__Common__TypeDef.html">ADC_Common_TypeDef</a>;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="structCEC__TypeDef.html">  325</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;{</div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__CMSIS_gab272f34d3acb1edeaaeaf087b284d77f.html#gab272f34d3acb1edeaaeaf087b284d77f">  327</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gab272f34d3acb1edeaaeaf087b284d77f.html#gab272f34d3acb1edeaaeaf087b284d77f">CR</a>;           </div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__CMSIS_ga91a55cd277c20e5c5ad228fd9013d014.html#ga91a55cd277c20e5c5ad228fd9013d014">  328</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga91a55cd277c20e5c5ad228fd9013d014.html#ga91a55cd277c20e5c5ad228fd9013d014">CFGR</a>;         </div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__CMSIS_gab8d8a4703a2a87dcd4d1d7b1f38bd464.html#gab8d8a4703a2a87dcd4d1d7b1f38bd464">  329</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gab8d8a4703a2a87dcd4d1d7b1f38bd464.html#gab8d8a4703a2a87dcd4d1d7b1f38bd464">TXDR</a>;         </div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__CMSIS_gae2bc7566d4fe07776fc8e5b2ace32981.html#gae2bc7566d4fe07776fc8e5b2ace32981">  330</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gae2bc7566d4fe07776fc8e5b2ace32981.html#gae2bc7566d4fe07776fc8e5b2ace32981">RXDR</a>;         </div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__CMSIS_gae4e736a0aa1304172139d21b9d75c08a.html#gae4e736a0aa1304172139d21b9d75c08a">  331</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gae4e736a0aa1304172139d21b9d75c08a.html#gae4e736a0aa1304172139d21b9d75c08a">ISR</a>;          </div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__CMSIS_gacbba4df34183910fdc40fb2c4918e303.html#gacbba4df34183910fdc40fb2c4918e303">  332</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gacbba4df34183910fdc40fb2c4918e303.html#gacbba4df34183910fdc40fb2c4918e303">IER</a>;          </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;}<a class="code" href="structCEC__TypeDef.html">CEC_TypeDef</a>;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="structCOMP__TypeDef.html">  339</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;{</div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__CMSIS_gab894a4f70da24aa3c39b2c9a3790cbf8.html#gab894a4f70da24aa3c39b2c9a3790cbf8">  341</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gab894a4f70da24aa3c39b2c9a3790cbf8.html#gab894a4f70da24aa3c39b2c9a3790cbf8">CSR</a>;     </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;} <a class="code" href="structCOMP__TypeDef.html">COMP_TypeDef</a>;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160; </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html">  349</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;{</div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__CMSIS_ga50cb22870dbb9001241cec694994e5ef.html#ga50cb22870dbb9001241cec694994e5ef">  351</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga50cb22870dbb9001241cec694994e5ef.html#ga50cb22870dbb9001241cec694994e5ef">DR</a>;       </div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__CMSIS_gad84e8694cd4b5375ee533c2d875c3b5a.html#gad84e8694cd4b5375ee533c2d875c3b5a">  352</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code" href="group__CMSIS_gad84e8694cd4b5375ee533c2d875c3b5a.html#gad84e8694cd4b5375ee533c2d875c3b5a">IDR</a>;      </div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__CMSIS_ga70dfd1730dba65041550ef55a44db87c.html#ga70dfd1730dba65041550ef55a44db87c">  353</a></span>&#160;  uint8_t   <a class="code" href="group__CMSIS_ga70dfd1730dba65041550ef55a44db87c.html#ga70dfd1730dba65041550ef55a44db87c">RESERVED0</a>;    </div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__CMSIS_ga8b205c6e25b1808ac016db2356b3021d.html#ga8b205c6e25b1808ac016db2356b3021d">  354</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_ga8b205c6e25b1808ac016db2356b3021d.html#ga8b205c6e25b1808ac016db2356b3021d">RESERVED1</a>;    </div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__CMSIS_gaf33fa5c173e1c102e6d0242fe60e569f.html#gaf33fa5c173e1c102e6d0242fe60e569f">  355</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaf33fa5c173e1c102e6d0242fe60e569f.html#gaf33fa5c173e1c102e6d0242fe60e569f">CR</a>;       </div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4dd260a7d589d62975619a42f9a6abe4.html#ga4dd260a7d589d62975619a42f9a6abe4">  356</a></span>&#160;  uint32_t  <a class="code" href="group__CMSIS_ga4dd260a7d589d62975619a42f9a6abe4.html#ga4dd260a7d589d62975619a42f9a6abe4">RESERVED2</a>;    </div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__CMSIS_ga13639f272f5093e184d726ed5a8945a3.html#ga13639f272f5093e184d726ed5a8945a3">  357</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga13639f272f5093e184d726ed5a8945a3.html#ga13639f272f5093e184d726ed5a8945a3">INIT</a>;     </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;} <a class="code" href="structCRC__TypeDef.html">CRC_TypeDef</a>;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="structDAC__TypeDef.html">  365</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;{</div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__CMSIS_ga394324f0b573837ca15a87127b2a37ea.html#ga394324f0b573837ca15a87127b2a37ea">  367</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga394324f0b573837ca15a87127b2a37ea.html#ga394324f0b573837ca15a87127b2a37ea">CR</a>;           </div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4ccb66068a1ebee1179574dda20206b6.html#ga4ccb66068a1ebee1179574dda20206b6">  368</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga4ccb66068a1ebee1179574dda20206b6.html#ga4ccb66068a1ebee1179574dda20206b6">SWTRIGR</a>;      </div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__CMSIS_gafbfd2855cdb81939b4efc58e08aaf3e5.html#gafbfd2855cdb81939b4efc58e08aaf3e5">  369</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gafbfd2855cdb81939b4efc58e08aaf3e5.html#gafbfd2855cdb81939b4efc58e08aaf3e5">DHR12R1</a>;      </div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5eb63912e39085e3e13d64bdb0cf38bd.html#ga5eb63912e39085e3e13d64bdb0cf38bd">  370</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5eb63912e39085e3e13d64bdb0cf38bd.html#ga5eb63912e39085e3e13d64bdb0cf38bd">DHR12L1</a>;      </div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__CMSIS_ga3a382d341fb608a04390bacb8c00b0f0.html#ga3a382d341fb608a04390bacb8c00b0f0">  371</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga3a382d341fb608a04390bacb8c00b0f0.html#ga3a382d341fb608a04390bacb8c00b0f0">DHR8R1</a>;       </div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__CMSIS_ga3a4183a81ad6e52d380cfe9e4ac4f240.html#ga3a4183a81ad6e52d380cfe9e4ac4f240">  372</a></span>&#160;       uint32_t RESERVED[6];  </div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__CMSIS_ga50b4f0b0d2a376f729c8d7acf47864c3.html#ga50b4f0b0d2a376f729c8d7acf47864c3">  373</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga50b4f0b0d2a376f729c8d7acf47864c3.html#ga50b4f0b0d2a376f729c8d7acf47864c3">DOR1</a>;         </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__CMSIS_gac2e3aa39c94cd6f94f33dcef25ad28f5.html#gac2e3aa39c94cd6f94f33dcef25ad28f5">  374</a></span>&#160;       uint32_t <a class="code" href="group__CMSIS_gac2e3aa39c94cd6f94f33dcef25ad28f5.html#gac2e3aa39c94cd6f94f33dcef25ad28f5">RESERVED1</a>;    </div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__CMSIS_ga1d3fd83d6ed8b2d90b471db4509b0e70.html#ga1d3fd83d6ed8b2d90b471db4509b0e70">  375</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga1d3fd83d6ed8b2d90b471db4509b0e70.html#ga1d3fd83d6ed8b2d90b471db4509b0e70">SR</a>;           </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;} <a class="code" href="structDAC__TypeDef.html">DAC_TypeDef</a>;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160; </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structDBGMCU__TypeDef.html">  382</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;{</div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__CMSIS_ga0cc3561c124d06bb57dfa855e43ed99f.html#ga0cc3561c124d06bb57dfa855e43ed99f">  384</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga0cc3561c124d06bb57dfa855e43ed99f.html#ga0cc3561c124d06bb57dfa855e43ed99f">IDCODE</a>;       </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__CMSIS_ga15981828f2b915d38570cf6684e99a53.html#ga15981828f2b915d38570cf6684e99a53">  385</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga15981828f2b915d38570cf6684e99a53.html#ga15981828f2b915d38570cf6684e99a53">CR</a>;           </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__CMSIS_gaac341c7e09cd5224327eeb7d9f122bed.html#gaac341c7e09cd5224327eeb7d9f122bed">  386</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaac341c7e09cd5224327eeb7d9f122bed.html#gaac341c7e09cd5224327eeb7d9f122bed">APB1FZ</a>;       </div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__CMSIS_ga011f892d86367dbe786964b14bc515a6.html#ga011f892d86367dbe786964b14bc515a6">  387</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga011f892d86367dbe786964b14bc515a6.html#ga011f892d86367dbe786964b14bc515a6">APB2FZ</a>;       </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;}<a class="code" href="structDBGMCU__TypeDef.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="structDMA__Channel__TypeDef.html">  394</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;{</div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa4938d438293f76ff6d9a262715c23eb.html#gaa4938d438293f76ff6d9a262715c23eb">  396</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaa4938d438293f76ff6d9a262715c23eb.html#gaa4938d438293f76ff6d9a262715c23eb">CCR</a>;          </div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__CMSIS_gaf1c675e412fb96e38b6b4630b88c5676.html#gaf1c675e412fb96e38b6b4630b88c5676">  397</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaf1c675e412fb96e38b6b4630b88c5676.html#gaf1c675e412fb96e38b6b4630b88c5676">CNDTR</a>;        </div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__CMSIS_ga8ce1c9c2742eaaa0e97ddbb3a06154cc.html#ga8ce1c9c2742eaaa0e97ddbb3a06154cc">  398</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga8ce1c9c2742eaaa0e97ddbb3a06154cc.html#ga8ce1c9c2742eaaa0e97ddbb3a06154cc">CPAR</a>;         </div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__CMSIS_ga7a9886b5f9e0edaf5ced3d1870b33ad7.html#ga7a9886b5f9e0edaf5ced3d1870b33ad7">  399</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga7a9886b5f9e0edaf5ced3d1870b33ad7.html#ga7a9886b5f9e0edaf5ced3d1870b33ad7">CMAR</a>;         </div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;} <a class="code" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a>;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160; </div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="structDMA__TypeDef.html">  402</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;{</div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa341a859df2f59bf6c0f7a000ab8734b.html#gaa341a859df2f59bf6c0f7a000ab8734b">  404</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaa341a859df2f59bf6c0f7a000ab8734b.html#gaa341a859df2f59bf6c0f7a000ab8734b">ISR</a>;          </div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__CMSIS_ga30576220ca1968e61666d92092e8911e.html#ga30576220ca1968e61666d92092e8911e">  405</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga30576220ca1968e61666d92092e8911e.html#ga30576220ca1968e61666d92092e8911e">IFCR</a>;         </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;} <a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html">  412</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;{</div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__CMSIS_ga17d061db586d4a5aa646b68495a8e6a4.html#ga17d061db586d4a5aa646b68495a8e6a4">  414</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga17d061db586d4a5aa646b68495a8e6a4.html#ga17d061db586d4a5aa646b68495a8e6a4">IMR</a>;          </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__CMSIS_ga9c5bff67bf9499933959df7eb91a1bd6.html#ga9c5bff67bf9499933959df7eb91a1bd6">  415</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga9c5bff67bf9499933959df7eb91a1bd6.html#ga9c5bff67bf9499933959df7eb91a1bd6">EMR</a>;          </div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__CMSIS_gac019d211d8c880b327a1b90a06cc0675.html#gac019d211d8c880b327a1b90a06cc0675">  416</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gac019d211d8c880b327a1b90a06cc0675.html#gac019d211d8c880b327a1b90a06cc0675">RTSR</a>;         </div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__CMSIS_gaee667dc148250bbf37fdc66dc4a9874d.html#gaee667dc148250bbf37fdc66dc4a9874d">  417</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaee667dc148250bbf37fdc66dc4a9874d.html#gaee667dc148250bbf37fdc66dc4a9874d">FTSR</a>;         </div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5c1f538e64ee90918cd158b808f5d4de.html#ga5c1f538e64ee90918cd158b808f5d4de">  418</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5c1f538e64ee90918cd158b808f5d4de.html#ga5c1f538e64ee90918cd158b808f5d4de">SWIER</a>;        </div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__CMSIS_ga133294b87dbe6a01e8d9584338abc39a.html#ga133294b87dbe6a01e8d9584338abc39a">  419</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga133294b87dbe6a01e8d9584338abc39a.html#ga133294b87dbe6a01e8d9584338abc39a">PR</a>;           </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;}<a class="code" href="structEXTI__TypeDef.html">EXTI_TypeDef</a>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="structFLASH__TypeDef.html">  425</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;{</div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__CMSIS_gaaf432a8a8948613f4f66fcace5d2e5fe.html#gaaf432a8a8948613f4f66fcace5d2e5fe">  427</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaaf432a8a8948613f4f66fcace5d2e5fe.html#gaaf432a8a8948613f4f66fcace5d2e5fe">ACR</a>;          </div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__CMSIS_ga802e9a26a89b44decd2d32d97f729dd3.html#ga802e9a26a89b44decd2d32d97f729dd3">  428</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga802e9a26a89b44decd2d32d97f729dd3.html#ga802e9a26a89b44decd2d32d97f729dd3">KEYR</a>;         </div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__CMSIS_ga793cd13a4636c9785fdb99316f7fd7ab.html#ga793cd13a4636c9785fdb99316f7fd7ab">  429</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga793cd13a4636c9785fdb99316f7fd7ab.html#ga793cd13a4636c9785fdb99316f7fd7ab">OPTKEYR</a>;      </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__CMSIS_ga52c4943c64904227a559bf6f14ce4de6.html#ga52c4943c64904227a559bf6f14ce4de6">  430</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga52c4943c64904227a559bf6f14ce4de6.html#ga52c4943c64904227a559bf6f14ce4de6">SR</a>;           </div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__CMSIS_ga7919306d0e032a855200420a57f884d7.html#ga7919306d0e032a855200420a57f884d7">  431</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga7919306d0e032a855200420a57f884d7.html#ga7919306d0e032a855200420a57f884d7">CR</a>;           </div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__CMSIS_ga9cd77bc29038841798b4b63c5cecdb9d.html#ga9cd77bc29038841798b4b63c5cecdb9d">  432</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga9cd77bc29038841798b4b63c5cecdb9d.html#ga9cd77bc29038841798b4b63c5cecdb9d">AR</a>;           </div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__CMSIS_ga0fcd52ab6fff5b2e6843ad029509913a.html#ga0fcd52ab6fff5b2e6843ad029509913a">  433</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga0fcd52ab6fff5b2e6843ad029509913a.html#ga0fcd52ab6fff5b2e6843ad029509913a">RESERVED</a>;     </div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__CMSIS_ga24dece1e3b3185456afe34c3dc6add2e.html#ga24dece1e3b3185456afe34c3dc6add2e">  434</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga24dece1e3b3185456afe34c3dc6add2e.html#ga24dece1e3b3185456afe34c3dc6add2e">OBR</a>;          </div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__CMSIS_gac1889c0e17d868ab991f267ceb9dbb4b.html#gac1889c0e17d868ab991f267ceb9dbb4b">  435</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gac1889c0e17d868ab991f267ceb9dbb4b.html#gac1889c0e17d868ab991f267ceb9dbb4b">WRPR</a>;         </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;} <a class="code" href="structFLASH__TypeDef.html">FLASH_TypeDef</a>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160; </div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="structOB__TypeDef.html">  442</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;{</div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__CMSIS_gad9f9ae594003c39cc27f147e29a130bb.html#gad9f9ae594003c39cc27f147e29a130bb">  444</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gad9f9ae594003c39cc27f147e29a130bb.html#gad9f9ae594003c39cc27f147e29a130bb">RDP</a>;          </div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__CMSIS_gab0292062a80446c97dac24604bd8ed8e.html#gab0292062a80446c97dac24604bd8ed8e">  445</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gab0292062a80446c97dac24604bd8ed8e.html#gab0292062a80446c97dac24604bd8ed8e">USER</a>;         </div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__CMSIS_ga47e5d3b9fc64cb13b76935ce60798bf5.html#ga47e5d3b9fc64cb13b76935ce60798bf5">  446</a></span>&#160;  uint16_t <a class="code" href="group__CMSIS_ga47e5d3b9fc64cb13b76935ce60798bf5.html#ga47e5d3b9fc64cb13b76935ce60798bf5">RESERVED0</a>;         </div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__CMSIS_gac9f74fcb5eb1a543bc4ec85434bccb2f.html#gac9f74fcb5eb1a543bc4ec85434bccb2f">  447</a></span>&#160;  uint16_t <a class="code" href="group__CMSIS_gac9f74fcb5eb1a543bc4ec85434bccb2f.html#gac9f74fcb5eb1a543bc4ec85434bccb2f">RESERVED1</a>;         </div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__CMSIS_gacee93898f092604a871e52d64560e7a9.html#gacee93898f092604a871e52d64560e7a9">  448</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gacee93898f092604a871e52d64560e7a9.html#gacee93898f092604a871e52d64560e7a9">WRP0</a>;         </div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__CMSIS_gad397993d8c149a64e3f2a8bc7ecdf1c5.html#gad397993d8c149a64e3f2a8bc7ecdf1c5">  449</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gad397993d8c149a64e3f2a8bc7ecdf1c5.html#gad397993d8c149a64e3f2a8bc7ecdf1c5">WRP1</a>;         </div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;} <a class="code" href="structOB__TypeDef.html">OB_TypeDef</a>;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* CHIBIOS FIX */</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#if 0</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;{</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODER;        </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OTYPER;       </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  uint16_t RESERVED0;         </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSPEEDR;      </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUPDR;        </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t IDR;          </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  uint16_t RESERVED1;         </div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ODR;          </div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  uint16_t RESERVED2;         </div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR;         </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;         </div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];       </div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BRR;          </div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  uint16_t RESERVED3;         </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;}<a class="code" href="structGPIO__TypeDef.html">GPIO_TypeDef</a>;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="structSYSCFG__TypeDef.html">  481</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;{</div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5e0e229c223361eee4278d585787ace1.html#ga5e0e229c223361eee4278d585787ace1">  483</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5e0e229c223361eee4278d585787ace1.html#ga5e0e229c223361eee4278d585787ace1">CFGR1</a>;       </div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5163baa7563204840a69aee0543b76b7.html#ga5163baa7563204840a69aee0543b76b7">  484</a></span>&#160;       uint32_t <a class="code" href="group__CMSIS_ga5163baa7563204840a69aee0543b76b7.html#ga5163baa7563204840a69aee0543b76b7">RESERVED</a>;    </div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__CMSIS_ga348aafac7a09a6e93e73e5acbccc34d3.html#ga348aafac7a09a6e93e73e5acbccc34d3">  485</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];   </div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa643f1162e93489204200a465e11fd86.html#gaa643f1162e93489204200a465e11fd86">  486</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaa643f1162e93489204200a465e11fd86.html#gaa643f1162e93489204200a465e11fd86">CFGR2</a>;       </div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;} <a class="code" href="structSYSCFG__TypeDef.html">SYSCFG_TypeDef</a>;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160; </div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html">  493</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;{</div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__CMSIS_gad35ea0b199cefb757de20e9b78168534.html#gad35ea0b199cefb757de20e9b78168534">  495</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gad35ea0b199cefb757de20e9b78168534.html#gad35ea0b199cefb757de20e9b78168534">CR1</a>;      </div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__CMSIS_gac8bff45acc455489620d50e697a24c9d.html#gac8bff45acc455489620d50e697a24c9d">  496</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gac8bff45acc455489620d50e697a24c9d.html#gac8bff45acc455489620d50e697a24c9d">CR2</a>;      </div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__CMSIS_gad218fdcb9606477c1d63f8ee38d3c5c9.html#gad218fdcb9606477c1d63f8ee38d3c5c9">  497</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gad218fdcb9606477c1d63f8ee38d3c5c9.html#gad218fdcb9606477c1d63f8ee38d3c5c9">OAR1</a>;     </div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__CMSIS_ga03189e2a57c81ae5d103739b72f52c93.html#ga03189e2a57c81ae5d103739b72f52c93">  498</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga03189e2a57c81ae5d103739b72f52c93.html#ga03189e2a57c81ae5d103739b72f52c93">OAR2</a>;     </div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__CMSIS_ga92514ade6721d7c8e35d95c5b5810852.html#ga92514ade6721d7c8e35d95c5b5810852">  499</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga92514ade6721d7c8e35d95c5b5810852.html#ga92514ade6721d7c8e35d95c5b5810852">TIMINGR</a>;  </div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__CMSIS_ga95f1607b6254092066a3b6e35146e28a.html#ga95f1607b6254092066a3b6e35146e28a">  500</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga95f1607b6254092066a3b6e35146e28a.html#ga95f1607b6254092066a3b6e35146e28a">TIMEOUTR</a>; </div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__CMSIS_ga0f73f2b049d95841c54313f0cc949afe.html#ga0f73f2b049d95841c54313f0cc949afe">  501</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga0f73f2b049d95841c54313f0cc949afe.html#ga0f73f2b049d95841c54313f0cc949afe">ISR</a>;      </div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__CMSIS_ga790a1957ec69244915a9637f7d925cf7.html#ga790a1957ec69244915a9637f7d925cf7">  502</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga790a1957ec69244915a9637f7d925cf7.html#ga790a1957ec69244915a9637f7d925cf7">ICR</a>;      </div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__CMSIS_ga64c9036c1b58778cda97efa2e8a4be97.html#ga64c9036c1b58778cda97efa2e8a4be97">  503</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga64c9036c1b58778cda97efa2e8a4be97.html#ga64c9036c1b58778cda97efa2e8a4be97">PECR</a>;     </div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__CMSIS_ga43d30d8efd8e4606663c7cb8d2565e12.html#ga43d30d8efd8e4606663c7cb8d2565e12">  504</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga43d30d8efd8e4606663c7cb8d2565e12.html#ga43d30d8efd8e4606663c7cb8d2565e12">RXDR</a>;     </div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__CMSIS_gad243ba45c86b31cb271ccfc09c920628.html#gad243ba45c86b31cb271ccfc09c920628">  505</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gad243ba45c86b31cb271ccfc09c920628.html#gad243ba45c86b31cb271ccfc09c920628">TXDR</a>;     </div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;}<a class="code" href="structI2C__TypeDef.html">I2C_TypeDef</a>;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160; </div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="structIWDG__TypeDef.html">  512</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;{</div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__CMSIS_ga63089aaa5f4ad34ee2677ebcdee49cd9.html#ga63089aaa5f4ad34ee2677ebcdee49cd9">  514</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga63089aaa5f4ad34ee2677ebcdee49cd9.html#ga63089aaa5f4ad34ee2677ebcdee49cd9">KR</a>;   </div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5f2717885ff171e686e0347af9e6b68d.html#ga5f2717885ff171e686e0347af9e6b68d">  515</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5f2717885ff171e686e0347af9e6b68d.html#ga5f2717885ff171e686e0347af9e6b68d">PR</a>;   </div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa3703eaa40e447dcacc69c0827595532.html#gaa3703eaa40e447dcacc69c0827595532">  516</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaa3703eaa40e447dcacc69c0827595532.html#gaa3703eaa40e447dcacc69c0827595532">RLR</a>;  </div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__CMSIS_ga9bbfbe921f2acfaf58251849bd0a511c.html#ga9bbfbe921f2acfaf58251849bd0a511c">  517</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga9bbfbe921f2acfaf58251849bd0a511c.html#ga9bbfbe921f2acfaf58251849bd0a511c">SR</a>;   </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__CMSIS_ga88aff7f1de0043ecf1667bd40b8c99d1.html#ga88aff7f1de0043ecf1667bd40b8c99d1">  518</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga88aff7f1de0043ecf1667bd40b8c99d1.html#ga88aff7f1de0043ecf1667bd40b8c99d1">WINR</a>; </div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="structIWDG__TypeDef.html">IWDG_TypeDef</a>;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160; </div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="structPWR__TypeDef.html">  525</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;{</div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__CMSIS_gaeb6bcdb2b99d58b9a0ffd86deb606eac.html#gaeb6bcdb2b99d58b9a0ffd86deb606eac">  527</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaeb6bcdb2b99d58b9a0ffd86deb606eac.html#gaeb6bcdb2b99d58b9a0ffd86deb606eac">CR</a>;   </div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__CMSIS_gae17097e69c88b6c00033d6fb84a8182b.html#gae17097e69c88b6c00033d6fb84a8182b">  528</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gae17097e69c88b6c00033d6fb84a8182b.html#gae17097e69c88b6c00033d6fb84a8182b">CSR</a>;  </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;} <a class="code" href="structPWR__TypeDef.html">PWR_TypeDef</a>;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160; </div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html">  535</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;{</div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__CMSIS_gabcb9ff48b9afb990283fefad0554b5b3.html#gabcb9ff48b9afb990283fefad0554b5b3">  537</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gabcb9ff48b9afb990283fefad0554b5b3.html#gabcb9ff48b9afb990283fefad0554b5b3">CR</a>;         </div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__CMSIS_ga0721b1b729c313211126709559fad371.html#ga0721b1b729c313211126709559fad371">  538</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga0721b1b729c313211126709559fad371.html#ga0721b1b729c313211126709559fad371">CFGR</a>;       </div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__CMSIS_gaeadf3a69dd5795db4638f71938704ff0.html#gaeadf3a69dd5795db4638f71938704ff0">  539</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaeadf3a69dd5795db4638f71938704ff0.html#gaeadf3a69dd5795db4638f71938704ff0">CIR</a>;        </div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4491ab20a44b70bf7abd247791676a59.html#ga4491ab20a44b70bf7abd247791676a59">  540</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga4491ab20a44b70bf7abd247791676a59.html#ga4491ab20a44b70bf7abd247791676a59">APB2RSTR</a>;   </div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__CMSIS_ga600f4d6d592f43edb2fc653c5cba023a.html#ga600f4d6d592f43edb2fc653c5cba023a">  541</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga600f4d6d592f43edb2fc653c5cba023a.html#ga600f4d6d592f43edb2fc653c5cba023a">APB1RSTR</a>;   </div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__CMSIS_gabaebc9204bbc1708356435a5a01e70eb.html#gabaebc9204bbc1708356435a5a01e70eb">  542</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gabaebc9204bbc1708356435a5a01e70eb.html#gabaebc9204bbc1708356435a5a01e70eb">AHBENR</a>;     </div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__CMSIS_ga619b4c22f630a269dfd0c331f90f6868.html#ga619b4c22f630a269dfd0c331f90f6868">  543</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga619b4c22f630a269dfd0c331f90f6868.html#ga619b4c22f630a269dfd0c331f90f6868">APB2ENR</a>;    </div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__CMSIS_gaec7622ba90341c9faf843d9ee54a759f.html#gaec7622ba90341c9faf843d9ee54a759f">  544</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaec7622ba90341c9faf843d9ee54a759f.html#gaec7622ba90341c9faf843d9ee54a759f">APB1ENR</a>;    </div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__CMSIS_ga05be375db50e8c9dd24fb3bcf42d7cf1.html#ga05be375db50e8c9dd24fb3bcf42d7cf1">  545</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga05be375db50e8c9dd24fb3bcf42d7cf1.html#ga05be375db50e8c9dd24fb3bcf42d7cf1">BDCR</a>;       </div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__CMSIS_ga7e913b8bf59d4351e1f3d19387bd05b9.html#ga7e913b8bf59d4351e1f3d19387bd05b9">  546</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga7e913b8bf59d4351e1f3d19387bd05b9.html#ga7e913b8bf59d4351e1f3d19387bd05b9">CSR</a>;        </div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__CMSIS_ga46a098b026c5e85770e7a7f05a35d49c.html#ga46a098b026c5e85770e7a7f05a35d49c">  547</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga46a098b026c5e85770e7a7f05a35d49c.html#ga46a098b026c5e85770e7a7f05a35d49c">AHBRSTR</a>;    </div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__CMSIS_gaf4b0f200c36cbfd1a449e2a85b372ef9.html#gaf4b0f200c36cbfd1a449e2a85b372ef9">  548</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaf4b0f200c36cbfd1a449e2a85b372ef9.html#gaf4b0f200c36cbfd1a449e2a85b372ef9">CFGR2</a>;      </div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__CMSIS_gaefff89d2cb0047b1fbd254a034404acf.html#gaefff89d2cb0047b1fbd254a034404acf">  549</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaefff89d2cb0047b1fbd254a034404acf.html#gaefff89d2cb0047b1fbd254a034404acf">CFGR3</a>;      </div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__CMSIS_ga673eda416602a1514875fd5461cbf8ae.html#ga673eda416602a1514875fd5461cbf8ae">  550</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga673eda416602a1514875fd5461cbf8ae.html#ga673eda416602a1514875fd5461cbf8ae">CR2</a>;        </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;} <a class="code" href="structRCC__TypeDef.html">RCC_TypeDef</a>;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160; </div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="structRTC__TypeDef.html">  557</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;{                           </div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__CMSIS_ga2e8783857f8644a4eb80ebc51e1cba42.html#ga2e8783857f8644a4eb80ebc51e1cba42">  559</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga2e8783857f8644a4eb80ebc51e1cba42.html#ga2e8783857f8644a4eb80ebc51e1cba42">TR</a>;         </div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__CMSIS_ga8750eae683cb3d382476dc7cdcd92b96.html#ga8750eae683cb3d382476dc7cdcd92b96">  560</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga8750eae683cb3d382476dc7cdcd92b96.html#ga8750eae683cb3d382476dc7cdcd92b96">DR</a>;         </div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__CMSIS_ga731d9209ce40dce6ea61fcc6f818c892.html#ga731d9209ce40dce6ea61fcc6f818c892">  561</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga731d9209ce40dce6ea61fcc6f818c892.html#ga731d9209ce40dce6ea61fcc6f818c892">CR</a>;         </div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5a7b104d80b48b5708b50cdc487d6a78.html#ga5a7b104d80b48b5708b50cdc487d6a78">  562</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5a7b104d80b48b5708b50cdc487d6a78.html#ga5a7b104d80b48b5708b50cdc487d6a78">ISR</a>;        </div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5f43a11e0873212f598e41db5f2dcf6a.html#ga5f43a11e0873212f598e41db5f2dcf6a">  563</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5f43a11e0873212f598e41db5f2dcf6a.html#ga5f43a11e0873212f598e41db5f2dcf6a">PRER</a>;       </div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__CMSIS_ga150d3ec74c7a8884d87bc15b9e878055.html#ga150d3ec74c7a8884d87bc15b9e878055">  564</a></span>&#160;       uint32_t <a class="code" href="group__CMSIS_ga150d3ec74c7a8884d87bc15b9e878055.html#ga150d3ec74c7a8884d87bc15b9e878055">RESERVED0</a>;  </div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__CMSIS_ga761d5a0c208032613dad3fcc674907b7.html#ga761d5a0c208032613dad3fcc674907b7">  565</a></span>&#160;       uint32_t <a class="code" href="group__CMSIS_ga761d5a0c208032613dad3fcc674907b7.html#ga761d5a0c208032613dad3fcc674907b7">RESERVED1</a>;  </div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__CMSIS_gad7e54d5c5a4b9fd1e26aca85b1e36c7f.html#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">  566</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gad7e54d5c5a4b9fd1e26aca85b1e36c7f.html#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">ALRMAR</a>;     </div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__CMSIS_gafddb6b2f393c94ea6c68780fe04f298f.html#gafddb6b2f393c94ea6c68780fe04f298f">  567</a></span>&#160;       uint32_t <a class="code" href="group__CMSIS_gafddb6b2f393c94ea6c68780fe04f298f.html#gafddb6b2f393c94ea6c68780fe04f298f">RESERVED2</a>;  </div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__CMSIS_gad54765af56784498a3ae08686b79a1ff.html#gad54765af56784498a3ae08686b79a1ff">  568</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gad54765af56784498a3ae08686b79a1ff.html#gad54765af56784498a3ae08686b79a1ff">WPR</a>;        </div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__CMSIS_gaefbd38be87117d1fced289bf9c534414.html#gaefbd38be87117d1fced289bf9c534414">  569</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaefbd38be87117d1fced289bf9c534414.html#gaefbd38be87117d1fced289bf9c534414">SSR</a>;        </div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__CMSIS_ga6082856c9191f5003b6163c0d3afcaff.html#ga6082856c9191f5003b6163c0d3afcaff">  570</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga6082856c9191f5003b6163c0d3afcaff.html#ga6082856c9191f5003b6163c0d3afcaff">SHIFTR</a>;     </div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__CMSIS_ga1ddbb2a5eaa54ff43835026dec99ae1c.html#ga1ddbb2a5eaa54ff43835026dec99ae1c">  571</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga1ddbb2a5eaa54ff43835026dec99ae1c.html#ga1ddbb2a5eaa54ff43835026dec99ae1c">TSTR</a>;       </div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa4633dbcdb5dd41a714020903fd67c82.html#gaa4633dbcdb5dd41a714020903fd67c82">  572</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaa4633dbcdb5dd41a714020903fd67c82.html#gaa4633dbcdb5dd41a714020903fd67c82">TSDR</a>;       </div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__CMSIS_ga1e8b4b987496ee1c0c6f16b0a94ea1a1.html#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">  573</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga1e8b4b987496ee1c0c6f16b0a94ea1a1.html#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">TSSSR</a>;      </div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__CMSIS_gab48a6f127baacf912bf12846bce15f17.html#gab48a6f127baacf912bf12846bce15f17">  574</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gab48a6f127baacf912bf12846bce15f17.html#gab48a6f127baacf912bf12846bce15f17">CAL</a>;        </div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__CMSIS_ga498ecce9715c916dd09134fddd0072c0.html#ga498ecce9715c916dd09134fddd0072c0">  575</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga498ecce9715c916dd09134fddd0072c0.html#ga498ecce9715c916dd09134fddd0072c0">TAFCR</a>;      </div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__CMSIS_gac5b2e3c0dcdcb569f3fe15dfe3794bc1.html#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">  576</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gac5b2e3c0dcdcb569f3fe15dfe3794bc1.html#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">ALRMASSR</a>;   </div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__CMSIS_gab8970cf003966d22733fd660df6e74d7.html#gab8970cf003966d22733fd660df6e74d7">  577</a></span>&#160;       uint32_t <a class="code" href="group__CMSIS_gab8970cf003966d22733fd660df6e74d7.html#gab8970cf003966d22733fd660df6e74d7">RESERVED3</a>;  </div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__CMSIS_ga541e93bdbd07770ebc448412f3456877.html#ga541e93bdbd07770ebc448412f3456877">  578</a></span>&#160;       uint32_t <a class="code" href="group__CMSIS_ga541e93bdbd07770ebc448412f3456877.html#ga541e93bdbd07770ebc448412f3456877">RESERVED4</a>;  </div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__CMSIS_gab32c76ca1f3bd0f0f46d42c2dfa74524.html#gab32c76ca1f3bd0f0f46d42c2dfa74524">  579</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gab32c76ca1f3bd0f0f46d42c2dfa74524.html#gab32c76ca1f3bd0f0f46d42c2dfa74524">BKP0R</a>;      </div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5439bfca3708c6b8be6a74626f06111f.html#ga5439bfca3708c6b8be6a74626f06111f">  580</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5439bfca3708c6b8be6a74626f06111f.html#ga5439bfca3708c6b8be6a74626f06111f">BKP1R</a>;      </div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa845c401b24d2ef1049f489f26d35626.html#gaa845c401b24d2ef1049f489f26d35626">  581</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaa845c401b24d2ef1049f489f26d35626.html#gaa845c401b24d2ef1049f489f26d35626">BKP2R</a>;      </div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group__CMSIS_gac3802c3b17482a0667fb34ddd1863434.html#gac3802c3b17482a0667fb34ddd1863434">  582</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gac3802c3b17482a0667fb34ddd1863434.html#gac3802c3b17482a0667fb34ddd1863434">BKP3R</a>;      </div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__CMSIS_ga6131b2f2896c122cf223206e4cfd2bd0.html#ga6131b2f2896c122cf223206e4cfd2bd0">  583</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga6131b2f2896c122cf223206e4cfd2bd0.html#ga6131b2f2896c122cf223206e4cfd2bd0">BKP4R</a>;      </div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;} <a class="code" href="structRTC__TypeDef.html">RTC_TypeDef</a>;</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160; </div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html">  591</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;{</div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__CMSIS_ga1e398155ddd013fcdd41309b4bd0bd5f.html#ga1e398155ddd013fcdd41309b4bd0bd5f">  593</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga1e398155ddd013fcdd41309b4bd0bd5f.html#ga1e398155ddd013fcdd41309b4bd0bd5f">CR1</a>;      </div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__CMSIS_ga7f16c40933b8a713085436be72d30a46.html#ga7f16c40933b8a713085436be72d30a46">  594</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_ga7f16c40933b8a713085436be72d30a46.html#ga7f16c40933b8a713085436be72d30a46">RESERVED0</a>;    </div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__CMSIS_gac891e34644b8dc27bacc906cfd18b235.html#gac891e34644b8dc27bacc906cfd18b235">  595</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gac891e34644b8dc27bacc906cfd18b235.html#gac891e34644b8dc27bacc906cfd18b235">CR2</a>;      </div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__CMSIS_ga1b7a800c0f56532a431b19cf868e4102.html#ga1b7a800c0f56532a431b19cf868e4102">  596</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_ga1b7a800c0f56532a431b19cf868e4102.html#ga1b7a800c0f56532a431b19cf868e4102">RESERVED1</a>;    </div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__CMSIS_ga017d7d54a7bf1925facea6b5e02fec83.html#ga017d7d54a7bf1925facea6b5e02fec83">  597</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga017d7d54a7bf1925facea6b5e02fec83.html#ga017d7d54a7bf1925facea6b5e02fec83">SR</a>;       </div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__CMSIS_ga09ce56649bb5477e2fcf3e92bca8f735.html#ga09ce56649bb5477e2fcf3e92bca8f735">  598</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_ga09ce56649bb5477e2fcf3e92bca8f735.html#ga09ce56649bb5477e2fcf3e92bca8f735">RESERVED2</a>;    </div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__CMSIS_gae192c943732b6ab5e5611e860cc05544.html#gae192c943732b6ab5e5611e860cc05544">  599</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gae192c943732b6ab5e5611e860cc05544.html#gae192c943732b6ab5e5611e860cc05544">DR</a>;       </div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__CMSIS_gaeb1d1d561f1d51232369197fa7acb53a.html#gaeb1d1d561f1d51232369197fa7acb53a">  600</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_gaeb1d1d561f1d51232369197fa7acb53a.html#gaeb1d1d561f1d51232369197fa7acb53a">RESERVED3</a>;    </div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__CMSIS_ga353c64e49ec9ae93b950668941f41175.html#ga353c64e49ec9ae93b950668941f41175">  601</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga353c64e49ec9ae93b950668941f41175.html#ga353c64e49ec9ae93b950668941f41175">CRCPR</a>;    </div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__CMSIS_ga20e3ac1445ed1e7a9792ca492c46a73a.html#ga20e3ac1445ed1e7a9792ca492c46a73a">  602</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_ga20e3ac1445ed1e7a9792ca492c46a73a.html#ga20e3ac1445ed1e7a9792ca492c46a73a">RESERVED4</a>;    </div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group__CMSIS_gab53da6fb851d911ae0b1166be2cfe48a.html#gab53da6fb851d911ae0b1166be2cfe48a">  603</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gab53da6fb851d911ae0b1166be2cfe48a.html#gab53da6fb851d911ae0b1166be2cfe48a">RXCRCR</a>;   </div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__CMSIS_gab63440e38c7872a8ed11fb2d8d94714e.html#gab63440e38c7872a8ed11fb2d8d94714e">  604</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_gab63440e38c7872a8ed11fb2d8d94714e.html#gab63440e38c7872a8ed11fb2d8d94714e">RESERVED5</a>;    </div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__CMSIS_ga3c0c1be66bc0a1846274a7511f4a36f5.html#ga3c0c1be66bc0a1846274a7511f4a36f5">  605</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga3c0c1be66bc0a1846274a7511f4a36f5.html#ga3c0c1be66bc0a1846274a7511f4a36f5">TXCRCR</a>;   </div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group__CMSIS_ga0870177921541602a44f744f1b66e823.html#ga0870177921541602a44f744f1b66e823">  606</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_ga0870177921541602a44f744f1b66e823.html#ga0870177921541602a44f744f1b66e823">RESERVED6</a>;    </div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__CMSIS_ga20a4775ce461eec0d9a437bed464c0a5.html#ga20a4775ce461eec0d9a437bed464c0a5">  607</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga20a4775ce461eec0d9a437bed464c0a5.html#ga20a4775ce461eec0d9a437bed464c0a5">I2SCFGR</a>;  </div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__CMSIS_ga98df0a538eb077b2cfc5194eda200f1b.html#ga98df0a538eb077b2cfc5194eda200f1b">  608</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_ga98df0a538eb077b2cfc5194eda200f1b.html#ga98df0a538eb077b2cfc5194eda200f1b">RESERVED7</a>;    </div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__CMSIS_gaecee11b0d2e534b5243e9db6a0e10026.html#gaecee11b0d2e534b5243e9db6a0e10026">  609</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gaecee11b0d2e534b5243e9db6a0e10026.html#gaecee11b0d2e534b5243e9db6a0e10026">I2SPR</a>;    </div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__CMSIS_ga0ffe762827b71caff20c75bf105387f6.html#ga0ffe762827b71caff20c75bf105387f6">  610</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_ga0ffe762827b71caff20c75bf105387f6.html#ga0ffe762827b71caff20c75bf105387f6">RESERVED8</a>;    </div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;} <a class="code" href="structSPI__TypeDef.html">SPI_TypeDef</a>;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160; </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="structTIM__TypeDef.html">  617</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;{</div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__CMSIS_ga410988826004fdd21d55071215144ba9.html#ga410988826004fdd21d55071215144ba9">  619</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga410988826004fdd21d55071215144ba9.html#ga410988826004fdd21d55071215144ba9">CR1</a>;             </div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__CMSIS_ga88caad1e82960cc6df99d935ece26c1b.html#ga88caad1e82960cc6df99d935ece26c1b">  620</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_ga88caad1e82960cc6df99d935ece26c1b.html#ga88caad1e82960cc6df99d935ece26c1b">RESERVED0</a>;       </div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__CMSIS_ga954eb69fd4e2e6b43ba6c80986f691d8.html#ga954eb69fd4e2e6b43ba6c80986f691d8">  621</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga954eb69fd4e2e6b43ba6c80986f691d8.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a>;             </div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__CMSIS_ga59c46ac3a56c6966a7f8f379a2fd1e3e.html#ga59c46ac3a56c6966a7f8f379a2fd1e3e">  622</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_ga59c46ac3a56c6966a7f8f379a2fd1e3e.html#ga59c46ac3a56c6966a7f8f379a2fd1e3e">RESERVED1</a>;       </div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__CMSIS_ga476012f1b4567ffc21ded0b5fd50985e.html#ga476012f1b4567ffc21ded0b5fd50985e">  623</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga476012f1b4567ffc21ded0b5fd50985e.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a>;            </div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__CMSIS_gaf62f86f55f2a387518f3de10d916eb7c.html#gaf62f86f55f2a387518f3de10d916eb7c">  624</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_gaf62f86f55f2a387518f3de10d916eb7c.html#gaf62f86f55f2a387518f3de10d916eb7c">RESERVED2</a>;       </div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__CMSIS_ga25b145e57a694bb384eee08fcd107c3a.html#ga25b145e57a694bb384eee08fcd107c3a">  625</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga25b145e57a694bb384eee08fcd107c3a.html#ga25b145e57a694bb384eee08fcd107c3a">DIER</a>;            </div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__CMSIS_ga8f952613a22049f3ea2b50b7e0d10472.html#ga8f952613a22049f3ea2b50b7e0d10472">  626</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_ga8f952613a22049f3ea2b50b7e0d10472.html#ga8f952613a22049f3ea2b50b7e0d10472">RESERVED3</a>;       </div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group__CMSIS_gaf686e22c1792dc59dfeffe451d47cf13.html#gaf686e22c1792dc59dfeffe451d47cf13">  627</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gaf686e22c1792dc59dfeffe451d47cf13.html#gaf686e22c1792dc59dfeffe451d47cf13">SR</a>;              </div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__CMSIS_ga36afe894c9b0878347d0c038c80e4c22.html#ga36afe894c9b0878347d0c038c80e4c22">  628</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_ga36afe894c9b0878347d0c038c80e4c22.html#ga36afe894c9b0878347d0c038c80e4c22">RESERVED4</a>;       </div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group__CMSIS_ga724fd21b7131fb9ac78c1b661dee3a8d.html#ga724fd21b7131fb9ac78c1b661dee3a8d">  629</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga724fd21b7131fb9ac78c1b661dee3a8d.html#ga724fd21b7131fb9ac78c1b661dee3a8d">EGR</a>;             </div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__CMSIS_ga15944db86d7a7a69db35512f68eca15c.html#ga15944db86d7a7a69db35512f68eca15c">  630</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_ga15944db86d7a7a69db35512f68eca15c.html#ga15944db86d7a7a69db35512f68eca15c">RESERVED5</a>;       </div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__CMSIS_ga9094f9bb312461d2fc1499f5f8d91c64.html#ga9094f9bb312461d2fc1499f5f8d91c64">  631</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga9094f9bb312461d2fc1499f5f8d91c64.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;           </div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__CMSIS_ga7fd09a4911f813464a454b507832a0b9.html#ga7fd09a4911f813464a454b507832a0b9">  632</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_ga7fd09a4911f813464a454b507832a0b9.html#ga7fd09a4911f813464a454b507832a0b9">RESERVED6</a>;       </div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__CMSIS_ga22bb9f39aae46365d3ec3c5973f90039.html#ga22bb9f39aae46365d3ec3c5973f90039">  633</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga22bb9f39aae46365d3ec3c5973f90039.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;           </div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4157fa8f6e188281292f019ea24f5599.html#ga4157fa8f6e188281292f019ea24f5599">  634</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_ga4157fa8f6e188281292f019ea24f5599.html#ga4157fa8f6e188281292f019ea24f5599">RESERVED7</a>;       </div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__CMSIS_ga2a7ebf9d3041dc20da591668d916f5bc.html#ga2a7ebf9d3041dc20da591668d916f5bc">  635</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga2a7ebf9d3041dc20da591668d916f5bc.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;            </div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__CMSIS_gac708e4f0f142ac14d7e1c46778ed6f96.html#gac708e4f0f142ac14d7e1c46778ed6f96">  636</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_gac708e4f0f142ac14d7e1c46778ed6f96.html#gac708e4f0f142ac14d7e1c46778ed6f96">RESERVED8</a>;       </div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__CMSIS_ga6fdd2a7fb88d28670b472aaac0d9d262.html#ga6fdd2a7fb88d28670b472aaac0d9d262">  637</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga6fdd2a7fb88d28670b472aaac0d9d262.html#ga6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>;             </div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__CMSIS_gad58e05db30d309608402a69d87c36505.html#gad58e05db30d309608402a69d87c36505">  638</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gad58e05db30d309608402a69d87c36505.html#gad58e05db30d309608402a69d87c36505">PSC</a>;             </div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__CMSIS_gab0e228ff39a37b472aa48ba3afd18333.html#gab0e228ff39a37b472aa48ba3afd18333">  639</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_gab0e228ff39a37b472aa48ba3afd18333.html#gab0e228ff39a37b472aa48ba3afd18333">RESERVED10</a>;      </div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group__CMSIS_ga6a42766a6ca3c7fe10a810ebd6b9d627.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">  640</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga6a42766a6ca3c7fe10a810ebd6b9d627.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>;             </div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa6957ece6ee709031ab5241d6019fcce.html#gaa6957ece6ee709031ab5241d6019fcce">  641</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gaa6957ece6ee709031ab5241d6019fcce.html#gaa6957ece6ee709031ab5241d6019fcce">RCR</a>;             </div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__CMSIS_ga994061b8b26ae9b2e8ddb981cb3eec11.html#ga994061b8b26ae9b2e8ddb981cb3eec11">  642</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_ga994061b8b26ae9b2e8ddb981cb3eec11.html#ga994061b8b26ae9b2e8ddb981cb3eec11">RESERVED12</a>;      </div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__CMSIS_ga0dd9c06729a5eb6179c6d0d60faca7ed.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">  643</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga0dd9c06729a5eb6179c6d0d60faca7ed.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>;            </div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4d1171e9a61538424b8ef1f2571986d0.html#ga4d1171e9a61538424b8ef1f2571986d0">  644</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga4d1171e9a61538424b8ef1f2571986d0.html#ga4d1171e9a61538424b8ef1f2571986d0">CCR2</a>;            </div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__CMSIS_gac83441bfb8d0287080dcbd945a272a74.html#gac83441bfb8d0287080dcbd945a272a74">  645</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gac83441bfb8d0287080dcbd945a272a74.html#gac83441bfb8d0287080dcbd945a272a74">CCR3</a>;            </div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5ba381c3f312fdf5e0b4119641b3b0aa.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">  646</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5ba381c3f312fdf5e0b4119641b3b0aa.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>;            </div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__CMSIS_ga32bbedb8b418359c6873375ec949cf8b.html#ga32bbedb8b418359c6873375ec949cf8b">  647</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga32bbedb8b418359c6873375ec949cf8b.html#ga32bbedb8b418359c6873375ec949cf8b">BDTR</a>;            </div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group__CMSIS_gaad6f1eb74535c7cda84b8ad8cb76d65e.html#gaad6f1eb74535c7cda84b8ad8cb76d65e">  648</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_gaad6f1eb74535c7cda84b8ad8cb76d65e.html#gaad6f1eb74535c7cda84b8ad8cb76d65e">RESERVED17</a>;      </div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__CMSIS_gad3186a43824621f049e7eff37c88ad4e.html#gad3186a43824621f049e7eff37c88ad4e">  649</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gad3186a43824621f049e7eff37c88ad4e.html#gad3186a43824621f049e7eff37c88ad4e">DCR</a>;             </div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5f03da5369c7b0bf10fd480011b12718.html#ga5f03da5369c7b0bf10fd480011b12718">  650</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_ga5f03da5369c7b0bf10fd480011b12718.html#ga5f03da5369c7b0bf10fd480011b12718">RESERVED18</a>;      </div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c.html#ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c">  651</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c.html#ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c">DMAR</a>;            </div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__CMSIS_ga58477bdaaf8fcbcd9c8411729daaf535.html#ga58477bdaaf8fcbcd9c8411729daaf535">  652</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_ga58477bdaaf8fcbcd9c8411729daaf535.html#ga58477bdaaf8fcbcd9c8411729daaf535">RESERVED19</a>;      </div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__CMSIS_ga145760563b46fcdeedddf7c92ee68d61.html#ga145760563b46fcdeedddf7c92ee68d61">  653</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga145760563b46fcdeedddf7c92ee68d61.html#ga145760563b46fcdeedddf7c92ee68d61">OR</a>;              </div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__CMSIS_gaebe8039568a704dc6193fe0aaa795813.html#gaebe8039568a704dc6193fe0aaa795813">  654</a></span>&#160;  uint16_t      <a class="code" href="group__CMSIS_gaebe8039568a704dc6193fe0aaa795813.html#gaebe8039568a704dc6193fe0aaa795813">RESERVED20</a>;      </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;} <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a>;</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160; </div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="structTSC__TypeDef.html">  660</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;{</div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5242c0f547b4c65ad619dae5cf670b17.html#ga5242c0f547b4c65ad619dae5cf670b17">  662</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5242c0f547b4c65ad619dae5cf670b17.html#ga5242c0f547b4c65ad619dae5cf670b17">CR</a>;        </div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__CMSIS_ga6d83a90d85e3b545cf29e98eac11765e.html#ga6d83a90d85e3b545cf29e98eac11765e">  663</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga6d83a90d85e3b545cf29e98eac11765e.html#ga6d83a90d85e3b545cf29e98eac11765e">IER</a>;       </div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__CMSIS_ga447b91de2a50d7ebde5716a8e7eda3ee.html#ga447b91de2a50d7ebde5716a8e7eda3ee">  664</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga447b91de2a50d7ebde5716a8e7eda3ee.html#ga447b91de2a50d7ebde5716a8e7eda3ee">ICR</a>;       </div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group__CMSIS_ga7d65e605788d739a9b23a9b4a45fd10b.html#ga7d65e605788d739a9b23a9b4a45fd10b">  665</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga7d65e605788d739a9b23a9b4a45fd10b.html#ga7d65e605788d739a9b23a9b4a45fd10b">ISR</a>;       </div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__CMSIS_ga715fd9205b604d1dda5046a31996296a.html#ga715fd9205b604d1dda5046a31996296a">  666</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga715fd9205b604d1dda5046a31996296a.html#ga715fd9205b604d1dda5046a31996296a">IOHCR</a>;     </div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__CMSIS_ga27f20ff0eccdc070477448b973ca8df7.html#ga27f20ff0eccdc070477448b973ca8df7">  667</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga27f20ff0eccdc070477448b973ca8df7.html#ga27f20ff0eccdc070477448b973ca8df7">RESERVED1</a>; </div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__CMSIS_gaf8a7f56b952ec2aba979eb8301e5800c.html#gaf8a7f56b952ec2aba979eb8301e5800c">  668</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaf8a7f56b952ec2aba979eb8301e5800c.html#gaf8a7f56b952ec2aba979eb8301e5800c">IOASCR</a>;    </div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__CMSIS_ga7ff59eaa0f8c9e69e6736dddc514a037.html#ga7ff59eaa0f8c9e69e6736dddc514a037">  669</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga7ff59eaa0f8c9e69e6736dddc514a037.html#ga7ff59eaa0f8c9e69e6736dddc514a037">RESERVED2</a>; </div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__CMSIS_ga95191a7f002c8738f835ffbb356e28c6.html#ga95191a7f002c8738f835ffbb356e28c6">  670</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga95191a7f002c8738f835ffbb356e28c6.html#ga95191a7f002c8738f835ffbb356e28c6">IOSCR</a>;     </div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__CMSIS_ga0d47873260f8f0c16b8ec77e1edc8789.html#ga0d47873260f8f0c16b8ec77e1edc8789">  671</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga0d47873260f8f0c16b8ec77e1edc8789.html#ga0d47873260f8f0c16b8ec77e1edc8789">RESERVED3</a>; </div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__CMSIS_gad468fece7d1f454e0f8967edc9068c73.html#gad468fece7d1f454e0f8967edc9068c73">  672</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gad468fece7d1f454e0f8967edc9068c73.html#gad468fece7d1f454e0f8967edc9068c73">IOCCR</a>;     </div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__CMSIS_ga75a37e293ded1627c94cf521df950e31.html#ga75a37e293ded1627c94cf521df950e31">  673</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga75a37e293ded1627c94cf521df950e31.html#ga75a37e293ded1627c94cf521df950e31">RESERVED4</a>; </div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa166b00195900a37903238cc8d50ba36.html#gaa166b00195900a37903238cc8d50ba36">  674</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gaa166b00195900a37903238cc8d50ba36.html#gaa166b00195900a37903238cc8d50ba36">IOGCSR</a>;    </div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__CMSIS_ga602de457d721c1c086223ca18abafc3f.html#ga602de457d721c1c086223ca18abafc3f">  675</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGXCR[6]; </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;} <a class="code" href="structTSC__TypeDef.html">TSC_TypeDef</a>;</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160; </div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html">  682</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;{</div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5de50313b1437f7f926093f00902d37a.html#ga5de50313b1437f7f926093f00902d37a">  684</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5de50313b1437f7f926093f00902d37a.html#ga5de50313b1437f7f926093f00902d37a">CR1</a>;    </div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__CMSIS_ga2a494156d185762e4596696796c393bc.html#ga2a494156d185762e4596696796c393bc">  685</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga2a494156d185762e4596696796c393bc.html#ga2a494156d185762e4596696796c393bc">CR2</a>;    </div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__CMSIS_ga2b9d1df38cb1d745305c8190a8707a0f.html#ga2b9d1df38cb1d745305c8190a8707a0f">  686</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga2b9d1df38cb1d745305c8190a8707a0f.html#ga2b9d1df38cb1d745305c8190a8707a0f">CR3</a>;    </div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__CMSIS_ga2044eb2a0a8a731400d309741bceb2f7.html#ga2044eb2a0a8a731400d309741bceb2f7">  687</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga2044eb2a0a8a731400d309741bceb2f7.html#ga2044eb2a0a8a731400d309741bceb2f7">BRR</a>;    </div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__CMSIS_ga6d78680272a465db0ee43eba4e9c54f3.html#ga6d78680272a465db0ee43eba4e9c54f3">  688</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_ga6d78680272a465db0ee43eba4e9c54f3.html#ga6d78680272a465db0ee43eba4e9c54f3">RESERVED1</a>;  </div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group__CMSIS_gabe51502097b1fd281d0a2a1b157d769e.html#gabe51502097b1fd281d0a2a1b157d769e">  689</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gabe51502097b1fd281d0a2a1b157d769e.html#gabe51502097b1fd281d0a2a1b157d769e">GTPR</a>;   </div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__CMSIS_gaf2b7924854e56d0ebd3e8699dfd0e369.html#gaf2b7924854e56d0ebd3e8699dfd0e369">  690</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_gaf2b7924854e56d0ebd3e8699dfd0e369.html#gaf2b7924854e56d0ebd3e8699dfd0e369">RESERVED2</a>;  </div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__CMSIS_ga5732c379e1ce532552e80392db4eabf8.html#ga5732c379e1ce532552e80392db4eabf8">  691</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga5732c379e1ce532552e80392db4eabf8.html#ga5732c379e1ce532552e80392db4eabf8">RTOR</a>;   </div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa542aad2cd39707d95389a2bffc74083.html#gaa542aad2cd39707d95389a2bffc74083">  692</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gaa542aad2cd39707d95389a2bffc74083.html#gaa542aad2cd39707d95389a2bffc74083">RQR</a>;    </div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__CMSIS_ga158066c974911c14efd7ea492ea31137.html#ga158066c974911c14efd7ea492ea31137">  693</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_ga158066c974911c14efd7ea492ea31137.html#ga158066c974911c14efd7ea492ea31137">RESERVED3</a>;  </div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__CMSIS_ga79ce09e9fbedb2d169b3a584ed003b02.html#ga79ce09e9fbedb2d169b3a584ed003b02">  694</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga79ce09e9fbedb2d169b3a584ed003b02.html#ga79ce09e9fbedb2d169b3a584ed003b02">ISR</a>;    </div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__CMSIS_gab6d6dd2af5463e9e3df458557e09f6cf.html#gab6d6dd2af5463e9e3df458557e09f6cf">  695</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gab6d6dd2af5463e9e3df458557e09f6cf.html#gab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>;    </div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__CMSIS_gab38dd649c7ec25ed70fe49791d45668d.html#gab38dd649c7ec25ed70fe49791d45668d">  696</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_gab38dd649c7ec25ed70fe49791d45668d.html#gab38dd649c7ec25ed70fe49791d45668d">RDR</a>;    </div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__CMSIS_ga6ac527c7428ad8807a7740c1f33f0351.html#ga6ac527c7428ad8807a7740c1f33f0351">  697</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_ga6ac527c7428ad8807a7740c1f33f0351.html#ga6ac527c7428ad8807a7740c1f33f0351">RESERVED4</a>;  </div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__CMSIS_ga010c9ef83a8236947a3bfaab1ed29df4.html#ga010c9ef83a8236947a3bfaab1ed29df4">  698</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group__CMSIS_ga010c9ef83a8236947a3bfaab1ed29df4.html#ga010c9ef83a8236947a3bfaab1ed29df4">TDR</a>;    </div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__CMSIS_gaa893512291681dfbecc5baa899cfafbf.html#gaa893512291681dfbecc5baa899cfafbf">  699</a></span>&#160;  uint16_t  <a class="code" href="group__CMSIS_gaa893512291681dfbecc5baa899cfafbf.html#gaa893512291681dfbecc5baa899cfafbf">RESERVED5</a>;  </div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;} <a class="code" href="structUSART__TypeDef.html">USART_TypeDef</a>;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160; </div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="structWWDG__TypeDef.html">  706</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;{</div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__CMSIS_ga4caf530d45f7428c9700d9c0057135f8.html#ga4caf530d45f7428c9700d9c0057135f8">  708</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga4caf530d45f7428c9700d9c0057135f8.html#ga4caf530d45f7428c9700d9c0057135f8">CR</a>;   </div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__CMSIS_gadcd6a7e5d75022e46ce60291f4b8544c.html#gadcd6a7e5d75022e46ce60291f4b8544c">  709</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_gadcd6a7e5d75022e46ce60291f4b8544c.html#gadcd6a7e5d75022e46ce60291f4b8544c">CFR</a>;  </div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group__CMSIS_ga15655cda4854cc794db1f27b3c0bba38.html#ga15655cda4854cc794db1f27b3c0bba38">  710</a></span>&#160;  <a class="code" href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__CMSIS_ga15655cda4854cc794db1f27b3c0bba38.html#ga15655cda4854cc794db1f27b3c0bba38">SR</a>;   </div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;} <a class="code" href="structWWDG__TypeDef.html">WWDG_TypeDef</a>;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160; </div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000) </span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  723</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             ((uint32_t)0x20000000) </span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc.html#ga05e8f3d2e5868754a7cd88614955aecc">  724</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000) </span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0.html#ga9171f49478fa86d932f89e78e73b88b0">  727</a></span>&#160;<span class="preprocessor">#define APBPERIPH_BASE        PERIPH_BASE</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000)</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x08000000)</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160; </div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define TIM2_BASE             (APBPERIPH_BASE + 0x00000000)</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400)</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000)</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define RTC_BASE              (APBPERIPH_BASE + 0x00002800)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000)</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800)</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define USART2_BASE           (APBPERIPH_BASE + 0x00004400)</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800)</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define PWR_BASE              (APBPERIPH_BASE + 0x00007000)</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define DAC_BASE              (APBPERIPH_BASE + 0x00007400)</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define CEC_BASE              (APBPERIPH_BASE + 0x00007800)</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160; </div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000)</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define COMP_BASE             (APBPERIPH_BASE + 0x0001001C)</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define EXTI_BASE             (APBPERIPH_BASE + 0x00010400)</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define ADC_BASE              (APBPERIPH_BASE + 0x00012708)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000)</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define USART1_BASE           (APBPERIPH_BASE + 0x00013800)</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define TIM15_BASE            (APBPERIPH_BASE + 0x00014000)</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400)</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define DBGMCU_BASE           (APBPERIPH_BASE + 0x00015800)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x00000000)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001C)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000)</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000) </span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b.html#ga8e21f4845015730c5731763169ec0e9b">  767</a></span>&#160;<span class="preprocessor">#define OB_BASE               ((uint32_t)0x1FFFF800)        </span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__Peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926.html#gab5b5fb155f9ee15dfb6d757da1adc926">  768</a></span>&#160;<span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define TSC_BASE              (AHBPERIPH_BASE + 0x00004000)</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160; </div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHB2PERIPH_BASE + 0x00000000)</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHB2PERIPH_BASE + 0x00000400)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHB2PERIPH_BASE + 0x00000800)</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHB2PERIPH_BASE + 0x00000C00)</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define GPIOF_BASE            (AHB2PERIPH_BASE + 0x00001400)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160; </div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define TIM14               ((TIM_TypeDef *) TIM14_BASE)</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define CEC                 ((CEC_TypeDef *) CEC_BASE)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160; </div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define COMP                ((COMP_TypeDef *) COMP_BASE)</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE)</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define TIM15               ((TIM_TypeDef *) TIM15_BASE)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define TIM16               ((TIM_TypeDef *) TIM16_BASE)</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define TIM17               ((TIM_TypeDef *) TIM17_BASE)</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160; </div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE) </span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define TSC                 ((TSC_TypeDef *) TSC_BASE)</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160; </div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160; </div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">/*                         Peripheral Registers Bits Definition               */</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">/********************  Bits definition for ADC_ISR register  ******************/</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD                          ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7e6b127a64fba5b26f7e118f2c1bc461.html#ga7e6b127a64fba5b26f7e118f2c1bc461">  853</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR                          ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga66f58970a53712eed20aaac04c6a6f61.html#ga66f58970a53712eed20aaac04c6a6f61">  854</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSEQ                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2250856b1a5661a7e778b90ca52e92c1.html#ga2250856b1a5661a7e778b90ca52e92c1">  855</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC                          ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga949681e78b978c1ccd680f11137a1550.html#ga949681e78b978c1ccd680f11137a1550">  856</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0e8d87957a25e701a13575d635628d11.html#ga0e8d87957a25e701a13575d635628d11">  857</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old EOSEQ bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define ADC_ISR_EOS                          ADC_ISR_EOSEQ</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">/********************  Bits definition for ADC_IER register  ******************/</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define ADC_IER_AWDIE                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab5e3e81e48728060a8815256bb7e555d.html#gab5e3e81e48728060a8815256bb7e555d">  864</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga150e154d48f6069e324aa642ec30f107.html#ga150e154d48f6069e324aa642ec30f107">  865</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSEQIE                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa35cb3b8d136e2f793e02ecf91f6fc05.html#gaa35cb3b8d136e2f793e02ecf91f6fc05">  866</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga367429f3a07068668ffefd84c7c60985.html#ga367429f3a07068668ffefd84c7c60985">  867</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE                      ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe38c621f1e8239fefbb8585911d2138.html#gafe38c621f1e8239fefbb8585911d2138">  868</a></span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE                      ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old EOSEQIE bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE                        ADC_IER_EOSEQIE</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160; </div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">/********************  Bits definition for ADC_CR register  *******************/</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL                         ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga87c66f671af3241a20d7dfa2a048b40a.html#ga87c66f671af3241a20d7dfa2a048b40a">  875</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP                         ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga56c924ba75bdb8b75aa9130b75effbe5.html#ga56c924ba75bdb8b75aa9130b75effbe5">  876</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga25021284fb6bfad3e8448edc6ef81218.html#ga25021284fb6bfad3e8448edc6ef81218">  877</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS                         ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad99494f414a25f32a5f00ea39ea2150a.html#gad99494f414a25f32a5f00ea39ea2150a">  878</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADEN                          ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bits definition for ADC_CFGR1 register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define  ADC_CFGR1_AWDCH                      ((uint32_t)0x7C000000)       </span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf2eb115721c8054f7a2ba23c21bc68e1.html#gaf2eb115721c8054f7a2ba23c21bc68e1">  882</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_AWDCH_0                    ((uint32_t)0x04000000)       </span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae55f1b109f8a2cc3f9dcd9e37cd455a4.html#gae55f1b109f8a2cc3f9dcd9e37cd455a4">  883</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_AWDCH_1                    ((uint32_t)0x08000000)       </span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaccd0138148d02fe1d1d5b42ac69cfc2f.html#gaccd0138148d02fe1d1d5b42ac69cfc2f">  884</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_AWDCH_2                    ((uint32_t)0x10000000)       </span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga509379e152bb99b3f2337e205b015b0c.html#ga509379e152bb99b3f2337e205b015b0c">  885</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_AWDCH_3                    ((uint32_t)0x20000000)       </span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8016aaa2a77a3613067b46c41ecbc1d7.html#ga8016aaa2a77a3613067b46c41ecbc1d7">  886</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_AWDCH_4                    ((uint32_t)0x40000000)       </span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga373b490a8080d933fb8e0e77bd06d396.html#ga373b490a8080d933fb8e0e77bd06d396">  887</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_AWDEN                      ((uint32_t)0x00800000)       </span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafee9f0fa04e0201a43856080e37c4508.html#gafee9f0fa04e0201a43856080e37c4508">  888</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_AWDSGL                     ((uint32_t)0x00400000)       </span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabfab18aa9b57f8ed8979f62d5d3900d2.html#gabfab18aa9b57f8ed8979f62d5d3900d2">  889</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_DISCEN                     ((uint32_t)0x00010000)       </span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae26a4779335193192049e1d58e3b2718.html#gae26a4779335193192049e1d58e3b2718">  890</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_AUTOFF                     ((uint32_t)0x00008000)       </span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2ff56271bc473179a89b075fda664512.html#ga2ff56271bc473179a89b075fda664512">  891</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_WAIT                       ((uint32_t)0x00004000)       </span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2fe986e2a65282b01053839f8c0877a3.html#ga2fe986e2a65282b01053839f8c0877a3">  892</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_CONT                       ((uint32_t)0x00002000)       </span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2a68ef1ef5f97552db10e8a4303eb0a2.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">  893</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_OVRMOD                     ((uint32_t)0x00001000)       </span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadbd980c2b24383afb370bfe69860064f.html#gadbd980c2b24383afb370bfe69860064f">  894</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_EXTEN                      ((uint32_t)0x00000C00)       </span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafc48e957d935d791a767c763b9225832.html#gafc48e957d935d791a767c763b9225832">  895</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_EXTEN_0                    ((uint32_t)0x00000400)       </span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7bd587c78699a50b76f5e33f867285c2.html#ga7bd587c78699a50b76f5e33f867285c2">  896</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_EXTEN_1                    ((uint32_t)0x00000800)       </span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf280aa8043f44ba5af39f6d9381169a1.html#gaf280aa8043f44ba5af39f6d9381169a1">  897</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_EXTSEL                     ((uint32_t)0x000001C0)       </span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga01460f832e7bd04e150f86425aa922dd.html#ga01460f832e7bd04e150f86425aa922dd">  898</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_EXTSEL_0                   ((uint32_t)0x00000040)       </span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6b23e26a7ff780ae4a913f9eb3c4fafb.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">  899</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_EXTSEL_1                   ((uint32_t)0x00000080)       </span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabd08752ec8996d12b0dbf1b555f4a67f.html#gabd08752ec8996d12b0dbf1b555f4a67f">  900</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_EXTSEL_2                   ((uint32_t)0x00000100)       </span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf417f2e3a6ca8d741d074fc2734e3b9d.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">  901</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_ALIGN                      ((uint32_t)0x00000020)       </span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga48d91913f0fe8acb7a07de52505a1fa7.html#ga48d91913f0fe8acb7a07de52505a1fa7">  902</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_RES                        ((uint32_t)0x00000018)       </span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9d5676c559f66561a86e6236ba803f98.html#ga9d5676c559f66561a86e6236ba803f98">  903</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_RES_0                      ((uint32_t)0x00000008)       </span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa09ba21ff2817d7633982748c7afe8ff.html#gaa09ba21ff2817d7633982748c7afe8ff">  904</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_RES_1                      ((uint32_t)0x00000010)       </span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3540c4cec0b318ccc71dfa1317b4f659.html#ga3540c4cec0b318ccc71dfa1317b4f659">  905</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_SCANDIR                    ((uint32_t)0x00000004)       </span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga138c4d67e5735326ffc922409f3fc8f4.html#ga138c4d67e5735326ffc922409f3fc8f4">  906</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_DMACFG                     ((uint32_t)0x00000002)       </span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab698a32d964b2c094ba4d42931c21068.html#gab698a32d964b2c094ba4d42931c21068">  907</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR1_DMAEN                      ((uint32_t)0x00000001)       </span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old WAIT bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define  ADC_CFGR1_AUTDLY                     ADC_CFGR1_WAIT</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160; </div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">/*******************  Bits definition for ADC_CFGR2 register  *****************/</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define  ADC_CFGR2_JITOFFDIV4                 ((uint32_t)0x80000000)       </span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadcd2fcfbed5ce42f548598253e2760be.html#gadcd2fcfbed5ce42f548598253e2760be">  914</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR2_JITOFFDIV2                 ((uint32_t)0x40000000)       </span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR                      ((uint32_t)0x00000007)        </span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga29b01bfd0523da47456ba831cc68dc95.html#ga29b01bfd0523da47456ba831cc68dc95">  918</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR_0                    ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaec9cd8ff8dfaf9d4abd8151d213cae78.html#gaec9cd8ff8dfaf9d4abd8151d213cae78">  919</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR_1                    ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0f428f0a1aa53d93766479a36951db97.html#ga0f428f0a1aa53d93766479a36951db97">  920</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR_2                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define  ADC_HTR_HT                          ((uint32_t)0x00000FFF)        </span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define  ADC_LTR_LT                          ((uint32_t)0x00000FFF)        </span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_CHSELR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL18                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8056645767f844ce037f2a45fdb54ca6.html#ga8056645767f844ce037f2a45fdb54ca6">  930</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL17                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaec0461a534becec3c117d67abeb386b4.html#gaec0461a534becec3c117d67abeb386b4">  931</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL16                   ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8dfc51c25f28841ceffb83ba992d07c5.html#ga8dfc51c25f28841ceffb83ba992d07c5">  932</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL15                   ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab84928f30f310c5995fda17d09356caa.html#gab84928f30f310c5995fda17d09356caa">  933</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL14                   ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab5b84d83a703faf41021f5aed1b08d1f.html#gab5b84d83a703faf41021f5aed1b08d1f">  934</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL13                   ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad9615a92dc5d719eda04efc0fbcc2274.html#gad9615a92dc5d719eda04efc0fbcc2274">  935</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL12                   ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga835b5a1068e5b4746a61a637831a6add.html#ga835b5a1068e5b4746a61a637831a6add">  936</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL11                   ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0c74cdf4888bb431e36aa8f636c66e75.html#ga0c74cdf4888bb431e36aa8f636c66e75">  937</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL10                   ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac6252eddc09ac86f0ba2fc34e9973b52.html#gac6252eddc09ac86f0ba2fc34e9973b52">  938</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL9                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaacfdf93021c4aa68f312f6f58c437091.html#gaacfdf93021c4aa68f312f6f58c437091">  939</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL8                    ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga01e1d27f5eba18a59660d7b32611f068.html#ga01e1d27f5eba18a59660d7b32611f068">  940</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL7                    ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4f9b146cfe8e9ca180676f8e9af40b8b.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">  941</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL6                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">  942</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL5                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1bb861455b1d4bcfc419e7a5d76655ec.html#ga1bb861455b1d4bcfc419e7a5d76655ec">  943</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL4                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae71a9b3ba55c541de0fd39ce647ba619.html#gae71a9b3ba55c541de0fd39ce647ba619">  944</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL3                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga697a712147bfa61fd786ae5ce3ca2bfa.html#ga697a712147bfa61fd786ae5ce3ca2bfa">  945</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL2                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga828269a978a7bee65fc836de87b422d7.html#ga828269a978a7bee65fc836de87b422d7">  946</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL1                    ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2617214deca9d2d1fe358e7012de53b7.html#ga2617214deca9d2d1fe358e7012de53b7">  947</a></span>&#160;<span class="preprocessor">#define  ADC_CHSELR_CHSEL0                    ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFF)        </span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define  ADC_CCR_VBATEN                       ((uint32_t)0x01000000)       </span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaeefa6f00268db0df10fb97112a9f456.html#gaaeefa6f00268db0df10fb97112a9f456">  954</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_TSEN                         ((uint32_t)0x00800000)       </span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaec05330012f52f35421531c72819fada.html#gaec05330012f52f35421531c72819fada">  955</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_VREFEN                       ((uint32_t)0x00400000)       </span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">/*                                 HDMI-CEC (CEC)                             */</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160; </div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">/*******************  Bit definition for CEC_CR register  *********************/</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define  CEC_CR_CECEN                        ((uint32_t)0x00000001)       </span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad07454cc787f44ad132784c9b582a687.html#gad07454cc787f44ad132784c9b582a687">  965</a></span>&#160;<span class="preprocessor">#define  CEC_CR_TXSOM                        ((uint32_t)0x00000002)       </span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac82eb7571b7a6c4b08ec2eb6be00d992.html#gac82eb7571b7a6c4b08ec2eb6be00d992">  966</a></span>&#160;<span class="preprocessor">#define  CEC_CR_TXEOM                        ((uint32_t)0x00000004)       </span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_CFGR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define  CEC_CFGR_SFT                        ((uint32_t)0x00000007)       </span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7fda3c859ea19941be7995dc9c737e4b.html#ga7fda3c859ea19941be7995dc9c737e4b">  970</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_RXTOL                      ((uint32_t)0x00000008)       </span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23f2ff713a7f2fc5a4113b1bdb275db3.html#ga23f2ff713a7f2fc5a4113b1bdb275db3">  971</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_BRESTP                     ((uint32_t)0x00000010)       </span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4cab9c1757c7f27e80d5cd60542c6242.html#ga4cab9c1757c7f27e80d5cd60542c6242">  972</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_BREGEN                     ((uint32_t)0x00000020)       </span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacc75911736a14a5af35c1972e38c0630.html#gacc75911736a14a5af35c1972e38c0630">  973</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_LREGEN                     ((uint32_t)0x00000040)       </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadca53cd0a2434e378bcc2ad02b168209.html#gadca53cd0a2434e378bcc2ad02b168209">  974</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_BRDNOGEN                   ((uint32_t)0x00000080)       </span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad2a6dc5400356ca22bfbcf50976ae7c6.html#gad2a6dc5400356ca22bfbcf50976ae7c6">  975</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_SFTOPT                     ((uint32_t)0x00000100)       </span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeede6a98c5742dec1da00c5a0f0e2eef.html#gaeede6a98c5742dec1da00c5a0f0e2eef">  976</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_OAR                        ((uint32_t)0x7FFF0000)       </span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga213f76c79bba2ae209f80e4a27bfe714.html#ga213f76c79bba2ae209f80e4a27bfe714">  977</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_LSTN                       ((uint32_t)0x80000000)       </span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_TXDR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define  CEC_TXDR_TXD                        ((uint32_t)0x000000FF)       </span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_RXDR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define  CEC_TXDR_RXD                        ((uint32_t)0x000000FF)       </span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_ISR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define  CEC_ISR_RXBR                        ((uint32_t)0x00000001)       </span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8392ffce27c7e83421cbf020935ceefb.html#ga8392ffce27c7e83421cbf020935ceefb">  987</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_RXEND                       ((uint32_t)0x00000002)       </span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9ea7f53b864b19a3205bd19917bd3037.html#ga9ea7f53b864b19a3205bd19917bd3037">  988</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_RXOVR                       ((uint32_t)0x00000004)       </span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga87abe06cd76beefee3da896c063813d4.html#ga87abe06cd76beefee3da896c063813d4">  989</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_BRE                         ((uint32_t)0x00000008)       </span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacfcf0cdc619594d308868633a9bb34cc.html#gacfcf0cdc619594d308868633a9bb34cc">  990</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_SBPE                        ((uint32_t)0x00000010)       </span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabdf8878e81f0b2d9bafc030902c14aa5.html#gabdf8878e81f0b2d9bafc030902c14aa5">  991</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_LBPE                        ((uint32_t)0x00000020)       </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5a7f8deb9ed20b386b08d2c4356fd857.html#ga5a7f8deb9ed20b386b08d2c4356fd857">  992</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_RXACKE                      ((uint32_t)0x00000040)       </span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4bbf3902511d8e44ce5b68e6dea017f3.html#ga4bbf3902511d8e44ce5b68e6dea017f3">  993</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_ARBLST                      ((uint32_t)0x00000080)       </span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafeb233d5135afbab6a46bba0dbfeeef4.html#gafeb233d5135afbab6a46bba0dbfeeef4">  994</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_TXBR                        ((uint32_t)0x00000100)       </span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8732e4e9aa818b694f9b65e13d9ccc62.html#ga8732e4e9aa818b694f9b65e13d9ccc62">  995</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_TXEND                       ((uint32_t)0x00000200)       </span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga371572b0aa30cb782f5cc84357370222.html#ga371572b0aa30cb782f5cc84357370222">  996</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_TXUDR                       ((uint32_t)0x00000400)       </span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0bf66fd9ec42869f8a61d1515a3551a7.html#ga0bf66fd9ec42869f8a61d1515a3551a7">  997</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_TXERR                       ((uint32_t)0x00000800)       </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae66a06121fc545cb8ec5a1c2ada0a138.html#gae66a06121fc545cb8ec5a1c2ada0a138">  998</a></span>&#160;<span class="preprocessor">#define  CEC_ISR_TXACKE                      ((uint32_t)0x00001000)       </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_IER register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define  CEC_IER_RXBRIE                      ((uint32_t)0x00000001)       </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9813cba2c5a4b58b07f9bbf6551ea00.html#gae9813cba2c5a4b58b07f9bbf6551ea00"> 1002</a></span>&#160;<span class="preprocessor">#define  CEC_IER_RXENDIE                     ((uint32_t)0x00000002)       </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga09c76604ef22d67a6ed9209ad2989070.html#ga09c76604ef22d67a6ed9209ad2989070"> 1003</a></span>&#160;<span class="preprocessor">#define  CEC_IER_RXOVRIE                     ((uint32_t)0x00000004)       </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d7437e3b41768abceaa3b17bb1ed3c0.html#ga2d7437e3b41768abceaa3b17bb1ed3c0"> 1004</a></span>&#160;<span class="preprocessor">#define  CEC_IER_BREIEIE                     ((uint32_t)0x00000008)       </span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga92fe91f5893c4e794537edd5f57544f0.html#ga92fe91f5893c4e794537edd5f57544f0"> 1005</a></span>&#160;<span class="preprocessor">#define  CEC_IER_SBPEIE                      ((uint32_t)0x00000010)       </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37a690355b9ad58c6450aa1b074a9e00.html#ga37a690355b9ad58c6450aa1b074a9e00"> 1006</a></span>&#160;<span class="preprocessor">#define  CEC_IER_LBPEIE                      ((uint32_t)0x00000020)       </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad062f53e7de36f1d36629edbe6a0ac0a.html#gad062f53e7de36f1d36629edbe6a0ac0a"> 1007</a></span>&#160;<span class="preprocessor">#define  CEC_IER_RXACKEIE                    ((uint32_t)0x00000040)       </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac3a47896655d7b828d14c2e02b1166cd.html#gac3a47896655d7b828d14c2e02b1166cd"> 1008</a></span>&#160;<span class="preprocessor">#define  CEC_IER_ARBLSTIE                    ((uint32_t)0x00000080)       </span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8be887f1e0529b2500342302ce6fa9ab.html#ga8be887f1e0529b2500342302ce6fa9ab"> 1009</a></span>&#160;<span class="preprocessor">#define  CEC_IER_TXBRIE                      ((uint32_t)0x00000100)       </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga57e187c65212322673ccf7c4a221f7db.html#ga57e187c65212322673ccf7c4a221f7db"> 1010</a></span>&#160;<span class="preprocessor">#define  CEC_IER_TXENDIE                     ((uint32_t)0x00000200)       </span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2e04209a3863d7dbab0f06f76bf282fd.html#ga2e04209a3863d7dbab0f06f76bf282fd"> 1011</a></span>&#160;<span class="preprocessor">#define  CEC_IER_TXUDRIE                     ((uint32_t)0x00000400)       </span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga997c4e3dafb4f37953f060590b17e4ef.html#ga997c4e3dafb4f37953f060590b17e4ef"> 1012</a></span>&#160;<span class="preprocessor">#define  CEC_IER_TXERRIE                     ((uint32_t)0x00000800)       </span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga422be1fb8f29baf93ecdc5d2466f0592.html#ga422be1fb8f29baf93ecdc5d2466f0592"> 1013</a></span>&#160;<span class="preprocessor">#define  CEC_IER_TXACKEIE                    ((uint32_t)0x00001000)       </span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">/*                      Analog Comparators (COMP)                             */</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">/***********************  Bit definition for COMP_CSR register  ***************/</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">/* COMP1 bits definition */</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1EN               ((uint32_t)0x00000001) </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga189a12739f9eb7eb29d96b62b2473c3c.html#ga189a12739f9eb7eb29d96b62b2473c3c"> 1023</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1SW1              ((uint32_t)0x00000002) </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga258f29de9f52f18d94b5d15f73cebc75.html#ga258f29de9f52f18d94b5d15f73cebc75"> 1024</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1MODE             ((uint32_t)0x0000000C) </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga777ceba7bc174da7957c8fa93e2677df.html#ga777ceba7bc174da7957c8fa93e2677df"> 1025</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1MODE_0           ((uint32_t)0x00000004) </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e0ac36b9af161b8fe5c174c9ce2e4e7.html#ga1e0ac36b9af161b8fe5c174c9ce2e4e7"> 1026</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1MODE_1           ((uint32_t)0x00000008) </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9e35a1dd751721046a57a67e9733e17.html#gab9e35a1dd751721046a57a67e9733e17"> 1027</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INSEL            ((uint32_t)0x00000070) </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa81476a488ea67413036c3f9f4c71924.html#gaa81476a488ea67413036c3f9f4c71924"> 1028</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INSEL_0          ((uint32_t)0x00000010) </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9a4a6dc37c71b792a672c9d352646b19.html#ga9a4a6dc37c71b792a672c9d352646b19"> 1029</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INSEL_1          ((uint32_t)0x00000020) </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga26040eb92ba6cf9879e8d7440508faca.html#ga26040eb92ba6cf9879e8d7440508faca"> 1030</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INSEL_2          ((uint32_t)0x00000040) </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga461ba512a5cdd69c7c2e04c29f3bd6e3.html#ga461ba512a5cdd69c7c2e04c29f3bd6e3"> 1031</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUTSEL           ((uint32_t)0x00000700) </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ce195c0db3b5d01ff6b662806d88d44.html#ga7ce195c0db3b5d01ff6b662806d88d44"> 1032</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUTSEL_0         ((uint32_t)0x00000100) </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaafb4dff36fee24f67ac46f98620aa000.html#gaafb4dff36fee24f67ac46f98620aa000"> 1033</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUTSEL_1         ((uint32_t)0x00000200) </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga90166d1216f22f02bba853d02af2d1b8.html#ga90166d1216f22f02bba853d02af2d1b8"> 1034</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUTSEL_2         ((uint32_t)0x00000400) </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4f3103e27a41d30f95c8350b68421cc0.html#ga4f3103e27a41d30f95c8350b68421cc0"> 1035</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1POL              ((uint32_t)0x00000800) </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga584eca8dbda02dc6cecf0717ea4bdae2.html#ga584eca8dbda02dc6cecf0717ea4bdae2"> 1036</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1HYST             ((uint32_t)0x00003000) </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3a0d4addf5f2391eea3f3571dc5ebed9.html#ga3a0d4addf5f2391eea3f3571dc5ebed9"> 1037</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1HYST_0           ((uint32_t)0x00001000) </span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeb36314ca9460b3a8837c251599be3b8.html#gaeb36314ca9460b3a8837c251599be3b8"> 1038</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1HYST_1           ((uint32_t)0x00002000) </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae36c775605fcc21131e30017cab5650e.html#gae36c775605fcc21131e30017cab5650e"> 1039</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUT              ((uint32_t)0x00004000) </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga52b6e52d90360093d8f5b416d9403e77.html#ga52b6e52d90360093d8f5b416d9403e77"> 1040</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1LOCK             ((uint32_t)0x00008000) </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadea194683429416dd8e2855567d90508.html#gadea194683429416dd8e2855567d90508"> 1041</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* COMP2 bits definition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2EN               ((uint32_t)0x00010000) </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacc6c4a6c601e572cea18d4e14ede5651.html#gacc6c4a6c601e572cea18d4e14ede5651"> 1043</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2MODE             ((uint32_t)0x000C0000) </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7e7bcfd283f74466cf2e6674fad32724.html#ga7e7bcfd283f74466cf2e6674fad32724"> 1044</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2MODE_0           ((uint32_t)0x00040000) </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac42e567d04af196cf6feb93236c7d83c.html#gac42e567d04af196cf6feb93236c7d83c"> 1045</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2MODE_1           ((uint32_t)0x00080000) </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7debabc9d774b5d8c59f20d6bc914c93.html#ga7debabc9d774b5d8c59f20d6bc914c93"> 1046</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INSEL            ((uint32_t)0x00700000) </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3b8bc2d33892fd6513d05a2f96fec562.html#ga3b8bc2d33892fd6513d05a2f96fec562"> 1047</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INSEL_0          ((uint32_t)0x00100000) </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae28ecec4d15464adb9a79a60f21c285b.html#gae28ecec4d15464adb9a79a60f21c285b"> 1048</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INSEL_1          ((uint32_t)0x00200000) </span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8d4c8fa0748a193a5ae3451820d12793.html#ga8d4c8fa0748a193a5ae3451820d12793"> 1049</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INSEL_2          ((uint32_t)0x00400000) </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga12f24c574d20f16dc6b3f183336cfeb4.html#ga12f24c574d20f16dc6b3f183336cfeb4"> 1050</a></span>&#160;<span class="preprocessor">#define COMP_CSR_WNDWEN                ((uint32_t)0x00800000) </span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab5482fc96fe89aee16d2f52baf68f29b.html#gab5482fc96fe89aee16d2f52baf68f29b"> 1051</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUTSEL           ((uint32_t)0x07000000) </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2750efa772c6b192bb7751152a41ae6d.html#ga2750efa772c6b192bb7751152a41ae6d"> 1052</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUTSEL_0         ((uint32_t)0x01000000) </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8b9f768efd2f6d78ebab15f9a33fda85.html#ga8b9f768efd2f6d78ebab15f9a33fda85"> 1053</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUTSEL_1         ((uint32_t)0x02000000) </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7f28e269d3b365915bcd144bdfa4b79b.html#ga7f28e269d3b365915bcd144bdfa4b79b"> 1054</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUTSEL_2         ((uint32_t)0x04000000) </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga29d9f72805cadc86f8f93f0ae71b9b0b.html#ga29d9f72805cadc86f8f93f0ae71b9b0b"> 1055</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2POL              ((uint32_t)0x08000000) </span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga566719a9b0958ecfd08993cb251ae5c5.html#ga566719a9b0958ecfd08993cb251ae5c5"> 1056</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2HYST             ((uint32_t)0x30000000) </span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ec5ad72b52f0e4e4d84ac355d847f0f.html#ga7ec5ad72b52f0e4e4d84ac355d847f0f"> 1057</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2HYST_0           ((uint32_t)0x10000000) </span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf40bad455f0b6cbcc3d8540013244966.html#gaf40bad455f0b6cbcc3d8540013244966"> 1058</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2HYST_1           ((uint32_t)0x20000000) </span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga69191201273a07b71f02148bc9441fc3.html#ga69191201273a07b71f02148bc9441fc3"> 1059</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUT              ((uint32_t)0x40000000) </span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac7cb04028099b6ee912472dc94415d00.html#gac7cb04028099b6ee912472dc94415d00"> 1060</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LOCK             ((uint32_t)0x80000000) </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">/*                       CRC calculation unit (CRC)                           */</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFF) </span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define  CRC_IDR_IDR                         ((uint8_t)0xFF)        </span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define  CRC_CR_RESET                        ((uint32_t)0x00000001) </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d57481fb891a0964b40f721354c56d7.html#ga7d57481fb891a0964b40f721354c56d7"> 1075</a></span>&#160;<span class="preprocessor">#define  CRC_CR_REV_IN                       ((uint32_t)0x00000060) </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a"> 1076</a></span>&#160;<span class="preprocessor">#define  CRC_CR_REV_IN_0                     ((uint32_t)0x00000020) </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga92fda6ff4d3290ee41e59a13e2e8037b.html#ga92fda6ff4d3290ee41e59a13e2e8037b"> 1077</a></span>&#160;<span class="preprocessor">#define  CRC_CR_REV_IN_1                     ((uint32_t)0x00000040) </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3ffd71a81205713ba49123a7c4e7a7ef.html#ga3ffd71a81205713ba49123a7c4e7a7ef"> 1078</a></span>&#160;<span class="preprocessor">#define  CRC_CR_REV_OUT                      ((uint32_t)0x00000080) </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define  CRC_INIT_INIT                       ((uint32_t)0xFFFFFFFF) </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">/*                    Digital to Analog Converter (DAC)                       */</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 1090</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 1091</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038)        </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf951c1a57a1a19e356df57d908f09c6c.html#gaf951c1a57a1a19e356df57d908f09c6c"> 1094</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8dfa13ec123c583136e24b7890add45b.html#ga8dfa13ec123c583136e24b7890add45b"> 1095</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga265e32c4fc43310acdf3ebea01376766.html#ga265e32c4fc43310acdf3ebea01376766"> 1096</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga995c19d8c8de9ee09057ec6151154e17.html#ga995c19d8c8de9ee09057ec6151154e17"> 1099</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAUDRIE1                    ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacbb0585e1053abf18cd129ad76a66bea.html#gacbb0585e1053abf18cd129ad76a66bea"> 1100</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint32_t)0x00000FFF)        </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint32_t)0x0000FFF0)        </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint32_t)0x000000FF)         </span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint32_t)0x00000FFF)        </span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR1                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">/*                           Debug MCU (DBGMCU)                               */</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160; </div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFF)        </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000)        </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga887eb26364a8693355024ca203323165.html#ga887eb26364a8693355024ca203323165"> 1129</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_0              ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga223ec71b13697d1d94ac910d74dda1a4.html#ga223ec71b13697d1d94ac910d74dda1a4"> 1130</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_1              ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c43be5f3bf427d9e5c5cb53c71c56c5.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5"> 1131</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_2              ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafd0c09bab9658d492fadbb6d8e926ead.html#gafd0c09bab9658d492fadbb6d8e926ead"> 1132</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_3              ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1591e5e3e0ac1cf9a677e4ee7de14736.html#ga1591e5e3e0ac1cf9a677e4ee7de14736"> 1133</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_4              ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae6c2934497d6e9611d0f0de63705a45d.html#gae6c2934497d6e9611d0f0de63705a45d"> 1134</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_5              ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c2b20d6c7ba5ec12ed0aa8aacade921.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921"> 1135</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_6              ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga777e36bfca8dbb754b1407be5d0f712b.html#ga777e36bfca8dbb754b1407be5d0f712b"> 1136</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_7              ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ebea4db4ccddeeacfecb181ec8763e3.html#ga7ebea4db4ccddeeacfecb181ec8763e3"> 1137</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_8              ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1fb637a05555ad0cf9f1308184822c0a.html#ga1fb637a05555ad0cf9f1308184822c0a"> 1138</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_9              ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf24a517f96a59284e5b7c27c521050f7.html#gaf24a517f96a59284e5b7c27c521050f7"> 1139</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_10             ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0770975f537cee88759c533cce1985c7.html#ga0770975f537cee88759c533cce1985c7"> 1140</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_11             ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga217da836fc3089b44a9d9c3daff40c75.html#ga217da836fc3089b44a9d9c3daff40c75"> 1141</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_12             ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae27909354dd0b18756072ab3a3939e91.html#gae27909354dd0b18756072ab3a3939e91"> 1142</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_13             ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga300efe7db3358b63a83133901ab507ac.html#ga300efe7db3358b63a83133901ab507ac"> 1143</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_14             ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf7664e599c06b8f00398d9c84deec607.html#gaf7664e599c06b8f00398d9c84deec607"> 1144</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_15             ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf511f21a8de5b0b66c862915eee8bf75.html#gaf511f21a8de5b0b66c862915eee8bf75"> 1148</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB1_FZ register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaae3c5b87084934a18748f5ec168f5aef.html#gaae3c5b87084934a18748f5ec168f5aef"> 1152</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2fea6834f4ef9fc6b403cd079a001cec.html#ga2fea6834f4ef9fc6b403cd079a001cec"> 1153</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadea6a1e90739bcf1d0723a0566c66de7.html#gadea6a1e90739bcf1d0723a0566c66de7"> 1154</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafd3acb3e632c74e326da7016073c7871.html#gafd3acb3e632c74e326da7016073c7871"> 1155</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_RTC_STOP         ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e20246d389229ff46006b405bb56b1d.html#ga1e20246d389229ff46006b405bb56b1d"> 1156</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP        ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8a49d5e849185d09ee6c7594512ffe88.html#ga8a49d5e849185d09ee6c7594512ffe88"> 1157</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP        ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gada8989cb96dd5d6dbdaaf16e1f127c6a.html#gada8989cb96dd5d6dbdaaf16e1f127c6a"> 1158</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT    ((uint32_t)0x00200000)   </span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB2_FZ register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP        ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3eb7be194b6ffb258b9e9f5ed08a931e.html#ga3eb7be194b6ffb258b9e9f5ed08a931e"> 1162</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2a2c98b99d85fbfdf94b9d81a1e408de.html#ga2a2c98b99d85fbfdf94b9d81a1e408de"> 1163</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab3d13128d2d698508c1b5f1a4d1fa48c.html#gab3d13128d2d698508c1b5f1a4d1fa48c"> 1164</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">/*                           DMA Controller (DMA)                             */</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160; </div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF1                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3475228c998897d0f408a4c5da066186.html#ga3475228c998897d0f408a4c5da066186"> 1174</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1a1522414af27c7fff2cc27edac1d680.html#ga1a1522414af27c7fff2cc27edac1d680"> 1175</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF1                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5f83359698adf05854b55705f78d8a5c.html#ga5f83359698adf05854b55705f78d8a5c"> 1176</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF1                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga26bfd55e965445ae253a5c5fa8f1769a.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 1177</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF2                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga44fa823dbb15b829621961efc60d6a95.html#ga44fa823dbb15b829621961efc60d6a95"> 1178</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF2                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga631741eb4843eda3578808a3d8b527b2.html#ga631741eb4843eda3578808a3d8b527b2"> 1179</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF2                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8ee1947aef188f437f37d3ff444f8646.html#ga8ee1947aef188f437f37d3ff444f8646"> 1180</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF2                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5bcd07efcadd5fef598edec1cca70e38.html#ga5bcd07efcadd5fef598edec1cca70e38"> 1181</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF3                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacb0bd8fb0e580688c5cf617b618bbc17.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 1182</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF3                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga28664595df654d9d8052fb6f9cc48495.html#ga28664595df654d9d8052fb6f9cc48495"> 1183</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF3                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga53bb9a00737c52faffaaa91ff08b34a1.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 1184</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF3                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa624379143a2535d7a60d87d59834d10.html#gaa624379143a2535d7a60d87d59834d10"> 1185</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF4                        ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf4f69823d44810c353af1f0a89eaf180.html#gaf4f69823d44810c353af1f0a89eaf180"> 1186</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF4                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad7d4e46949a35cf037a303bd65a0c87a.html#gad7d4e46949a35cf037a303bd65a0c87a"> 1187</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF4                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga684cf326c770f1ab21c604a5f62907ad.html#ga684cf326c770f1ab21c604a5f62907ad"> 1188</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF4                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga12fcc1471918f3e7b293b2d825177253.html#ga12fcc1471918f3e7b293b2d825177253"> 1189</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF5                        ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga83d4d9cba635d1e33e3477b773379cfd.html#ga83d4d9cba635d1e33e3477b773379cfd"> 1190</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF5                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5ea57d09f13edbd6ad8afe9465e0fa70.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 1191</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF5                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3d1f2b8c82b1e20b4311af8ca9576736.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 1192</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF5                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF1                      ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga75ad797334d9fb70750ace14b16e0122.html#ga75ad797334d9fb70750ace14b16e0122"> 1196</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF1                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga60085fa798cf77f80365839e7d88c8f1.html#ga60085fa798cf77f80365839e7d88c8f1"> 1197</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF1                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga66e9aa2475130fbf63db304ceea019eb.html#ga66e9aa2475130fbf63db304ceea019eb"> 1198</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF1                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga989699cace2fa87efa867b825c1deb29.html#ga989699cace2fa87efa867b825c1deb29"> 1199</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF2                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab907e446bbf1e1400dc5fdbd929d0e5f.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 1200</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF2                     ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8505b947a04834750e164dc320dfae09.html#ga8505b947a04834750e164dc320dfae09"> 1201</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF2                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3e769c78024a22b4d1f528ce03ccc760.html#ga3e769c78024a22b4d1f528ce03ccc760"> 1202</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF2                     ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4abb0afb7dbe362c150bf80c4c751a67.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 1203</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF3                      ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0d98e88c334091e20e931372646a6b0d.html#ga0d98e88c334091e20e931372646a6b0d"> 1204</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF3                     ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 1205</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF3                     ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2dea86ca2ec8aa945b840f2c1866e1f6.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 1206</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF3                     ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga59bad79f1ae37b69b048834808e8d067.html#ga59bad79f1ae37b69b048834808e8d067"> 1207</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF4                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga73d22139e4567c89e2afcb4aef71104c.html#ga73d22139e4567c89e2afcb4aef71104c"> 1208</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF4                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga34b431fd4e034f8333e44594712f75eb.html#ga34b431fd4e034f8333e44594712f75eb"> 1209</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF4                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga950664b81ec2d4d843f89ef102107d7b.html#ga950664b81ec2d4d843f89ef102107d7b"> 1210</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF4                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6fdda8f7f2507c1d3988c7310a35d46c.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 1211</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF5                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga943245d2a8300854d53fd07bb957a6fc.html#ga943245d2a8300854d53fd07bb957a6fc"> 1212</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF5                     ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaae4c7d1d10beb535aec39de9a8bdc327.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 1213</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF5                     ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3c23c727a4dbbc45a356c8418299275d.html#ga3c23c727a4dbbc45a356c8418299275d"> 1214</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF5                     ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define  DMA_CCR_EN                          ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gababa3817d21a78079be76bc26b2c10f2.html#gababa3817d21a78079be76bc26b2c10f2"> 1218</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_TCIE                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaba9cd82cab0cca23de038e946f81c6a.html#gaaba9cd82cab0cca23de038e946f81c6a"> 1219</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_HTIE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0f0fae31377ab1d33e36cead97b1811b.html#ga0f0fae31377ab1d33e36cead97b1811b"> 1220</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_TEIE                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3dd2204c9046500140e3c720fb5a415f.html#ga3dd2204c9046500140e3c720fb5a415f"> 1221</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_DIR                         ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8f1ece172cf3c3e696b86d401d7345a2.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 1222</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_CIRC                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga445471396e741418bcd6f63404f4052c.html#ga445471396e741418bcd6f63404f4052c"> 1223</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PINC                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga028cb96357bd24868a74ee1134a35b7e.html#ga028cb96357bd24868a74ee1134a35b7e"> 1224</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MINC                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define  DMA_CCR_PSIZE                       ((uint32_t)0x00000300)        </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1a8d824b9bff520523fccfbe57b07516.html#ga1a8d824b9bff520523fccfbe57b07516"> 1227</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PSIZE_0                     ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b3726c7d0fd3b00e33637f163c79128.html#ga4b3726c7d0fd3b00e33637f163c79128"> 1228</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PSIZE_1                     ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define  DMA_CCR_MSIZE                       ((uint32_t)0x00000C00)        </span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga492495253fe3f05ea83dd3c3dbb5dddf.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 1231</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MSIZE_0                     ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga600d3f8200fc42ea6e1c7c8abbd327ad.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 1232</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_MSIZE_1                     ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define  DMA_CCR_PL                          ((uint32_t)0x00003000)        </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga97726688157629243aa59bb60e33c284.html#ga97726688157629243aa59bb60e33c284"> 1235</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PL_0                        ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa935d7f115297c5e9e10a62efd065247.html#gaa935d7f115297c5e9e10a62efd065247"> 1236</a></span>&#160;<span class="preprocessor">#define  DMA_CCR_PL_1                        ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define  DMA_CCR_MEM2MEM                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define  DMA_CNDTR_NDT                       ((uint32_t)0x0000FFFF)        </span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define  DMA_CPAR_PA                         ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define  DMA_CMAR_MA                         ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">/*                 External Interrupt/Event Controller (EXTI)                 */</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad03b2ba6cde99065627fccabd54ac097.html#gad03b2ba6cde99065627fccabd54ac097"> 1256</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaaf3f9a86c620149893db38c83f8ba58.html#gaaaf3f9a86c620149893db38c83f8ba58"> 1257</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga71604d1c29973c5e2bf69c8e94e89f67.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 1258</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5edd42f9b2129c18cfa3c3598dcd1134.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 1259</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23e920ad334439cd2ad4d683054914e3.html#ga23e920ad334439cd2ad4d683054914e3"> 1260</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 1261</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5533c8ec796e3bbc9dc4474376056e06.html#ga5533c8ec796e3bbc9dc4474376056e06"> 1262</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab620165d3fea1c564fcf1016805a1a8e.html#gab620165d3fea1c564fcf1016805a1a8e"> 1263</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga88e8b274e4398fdcb1c68da2b6320d5b.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 1264</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf4d177dcf33bb9a34f8590ec509746e8.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 1265</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5fd7db9a1ce82c152ca7bc6fddf31366.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 1266</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 1267</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad21caf923d2083fb106852493667c16e.html#gad21caf923d2083fb106852493667c16e"> 1268</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e1938a063c48d7d6504cb32f7965c0e.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 1269</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab8827cee06670f256bc8f6301bea9cab.html#gab8827cee06670f256bc8f6301bea9cab"> 1270</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga88d9990be7f8f9e530a9f930a365fa44.html#ga88d9990be7f8f9e530a9f930a365fa44"> 1271</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7419f78ed9044bdd237b452ef49e1b7f.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 1272</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4489fa85d1552b8f40faed93483a5d35.html#ga4489fa85d1552b8f40faed93483a5d35"> 1273</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad47f7a023cbba165dfb95845d3c8c55c.html#gad47f7a023cbba165dfb95845d3c8c55c"> 1274</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3cc7e64c45d273ca7396ac1e0ce38c36.html#ga3cc7e64c45d273ca7396ac1e0ce38c36"> 1275</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2aec84941d816be18a1607b6ee25acb1.html#ga2aec84941d816be18a1607b6ee25acb1"> 1276</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaad03e0ffe4e9aba719518244adfd7a96.html#gaad03e0ffe4e9aba719518244adfd7a96"> 1277</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaec6a806640f6f51fdb6d63e370ff7957.html#gaec6a806640f6f51fdb6d63e370ff7957"> 1278</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_EMR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga515c0dc6d2472e06a89e4bb19725e8f3.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 1282</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 1283</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga460d5d4c0b53bcc04d5804e1204ded21.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 1284</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga73944983ce5a6bde9dc172b4f483898c.html#ga73944983ce5a6bde9dc172b4f483898c"> 1285</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab80f809ead83e747677a31c80c6aae03.html#gab80f809ead83e747677a31c80c6aae03"> 1286</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga65976f75b703f740dea3562ba3b8db59.html#ga65976f75b703f740dea3562ba3b8db59"> 1287</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaea480bd932cd1fa0904f5eb1caee9a12.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 1288</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadbb27ff8664928994ef96f87052d14be.html#gadbb27ff8664928994ef96f87052d14be"> 1289</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4ed4b371da871ffd0cc12ee00147282f.html#ga4ed4b371da871ffd0cc12ee00147282f"> 1290</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga109af342179fff1fccfdde582834867a.html#ga109af342179fff1fccfdde582834867a"> 1291</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf342d34ed1b8e4aa916bf49e30c2a234.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 1292</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9ec516af1de770c82c3c9c458cbc0172.html#ga9ec516af1de770c82c3c9c458cbc0172"> 1293</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga15732553e5b0de9f58180a0b024d4cad.html#ga15732553e5b0de9f58180a0b024d4cad"> 1294</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9fd2ec6472e46869956acb28f5e1b55f.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 1295</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaecf5890ea71eea034ec1cd9e96284f89.html#gaecf5890ea71eea034ec1cd9e96284f89"> 1296</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7a7bacc32351a36aefcd5614abc76ae3.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 1297</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga34b1a6934265da759bc061f73d5d1374.html#ga34b1a6934265da759bc061f73d5d1374"> 1298</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6a30aa20cf475eecf7e15171e83035e4.html#ga6a30aa20cf475eecf7e15171e83035e4"> 1299</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaeababa85e5ebe6aa93d011d83fd7994.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 1300</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR21                       ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga935956e41524c1f96d208f63a699377a.html#ga935956e41524c1f96d208f63a699377a"> 1301</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR22                       ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8fbc202d80be3899d867a0b74abad813.html#ga8fbc202d80be3899d867a0b74abad813"> 1302</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR23                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab08ac6b29d8a15fc593950600753b8ee.html#gab08ac6b29d8a15fc593950600753b8ee"> 1303</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR25                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf83323666df3b07f137a295d12a23832.html#gaf83323666df3b07f137a295d12a23832"> 1304</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR27                       ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_RTSR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb1823a87cd797a6066681a3256cecc6.html#gadb1823a87cd797a6066681a3256cecc6"> 1308</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1c42cc3763c52d1061b32219fc441566.html#ga1c42cc3763c52d1061b32219fc441566"> 1309</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1c073b519f09b130e4ab4039823e290c.html#ga1c073b519f09b130e4ab4039823e290c"> 1310</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga090f295579a774c215585a55e5066b11.html#ga090f295579a774c215585a55e5066b11"> 1311</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabce4722e99e3f44d40bfb6afb63444cc.html#gabce4722e99e3f44d40bfb6afb63444cc"> 1312</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac57b970ebc88f7bb015119ece9dd32de.html#gac57b970ebc88f7bb015119ece9dd32de"> 1313</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaccc2212ce653d34cf48446ae0a68bed6.html#gaccc2212ce653d34cf48446ae0a68bed6"> 1314</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad380a0bc59524f4a0846a0b91d3c65c1.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 1315</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga26cd6a5115b0bbe113f39545bff1ee39.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 1316</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3127246b2db3571b00c6af2453941d17.html#ga3127246b2db3571b00c6af2453941d17"> 1317</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa29df7ddbd067889992eb60ecddce0e4.html#gaa29df7ddbd067889992eb60ecddce0e4"> 1318</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 1319</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0423be12bfb13f34eec9656d6d274e04.html#ga0423be12bfb13f34eec9656d6d274e04"> 1320</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 1321</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga95b0d883fa0fbc49105bda5596463cda.html#ga95b0d883fa0fbc49105bda5596463cda"> 1322</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4fe54b09102a18676829c0bafb0aead2.html#ga4fe54b09102a18676829c0bafb0aead2"> 1323</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae8e4fb52990f0fa3fb9bed5b74f1a589.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 1324</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad0a8fcb63516a4ed0d91b556f696f806.html#gad0a8fcb63516a4ed0d91b556f696f806"> 1325</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_FTSR register *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 1329</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac287be3bd3bad84aed48603dbe8bd4ed.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 1330</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9c4503803cbe1933cd35519cfc809041.html#ga9c4503803cbe1933cd35519cfc809041"> 1331</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23593d2b8a9ec0147bab28765af30e1f.html#ga23593d2b8a9ec0147bab28765af30e1f"> 1332</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa77211bfa8f4d77cf373296954dad6b2.html#gaa77211bfa8f4d77cf373296954dad6b2"> 1333</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga903f9b080c5971dd5d7935e5b87886e2.html#ga903f9b080c5971dd5d7935e5b87886e2"> 1334</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae8527cce22f69e02a08ed67a67f8e5ca.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 1335</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf408315e497b902922a9bf40a4c6f567.html#gaf408315e497b902922a9bf40a4c6f567"> 1336</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga00f1bded4d121e21116627b8e80784fc.html#ga00f1bded4d121e21116627b8e80784fc"> 1337</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga89f0c4de2b6acb75302d206b697f83ef.html#ga89f0c4de2b6acb75302d206b697f83ef"> 1338</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac9a2b80699a213f0d2b03658f21ad643.html#gac9a2b80699a213f0d2b03658f21ad643"> 1339</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6c74d4d520406a14c517784cdd5fc6ef.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 1340</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3992511ec1785bdf107873b139d74245.html#ga3992511ec1785bdf107873b139d74245"> 1341</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0714519a1edcba4695f92f1bba70e825.html#ga0714519a1edcba4695f92f1bba70e825"> 1342</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5b92577e64a95ef2069f1a56176d35ff.html#ga5b92577e64a95ef2069f1a56176d35ff"> 1343</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2a6cc515f13ffe1a3620d06fa08addc7.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 1344</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa1b4b850094ccc48790a1e4616ceebd2.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 1345</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga009e618c9563b3a8dcaec493006115c7.html#ga009e618c9563b3a8dcaec493006115c7"> 1346</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor"></span><span class="comment">/******************* Bit definition for EXTI_SWIER register *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa6df16d2e8010a2897888a4acf19cee3.html#gaa6df16d2e8010a2897888a4acf19cee3"> 1350</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeb0c3fa5a03204d743ae92ff925421ae.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 1351</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6bea1dbaf71e830dd357135524166f4c.html#ga6bea1dbaf71e830dd357135524166f4c"> 1352</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37395ac6729647ab5ee1fa4ca086c08a.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 1353</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab051808f7a1ed9aaf43a3df90fc6a575.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 1354</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa5b4ace22acacac13ce106b2063a3977.html#gaa5b4ace22acacac13ce106b2063a3977"> 1355</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad8ad0142288597993852e4cf350f61ed.html#gad8ad0142288597993852e4cf350f61ed"> 1356</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabdf8eab3e32cc03ca71f519a9111e28f.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 1357</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e83a373926804449d500b115e9090ce.html#ga5e83a373926804449d500b115e9090ce"> 1358</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab102aa929ffe463ffe9f2db651704a61.html#gab102aa929ffe463ffe9f2db651704a61"> 1359</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9d8691936b6cd80ff8e18c0bfe271d7.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 1360</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 1361</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5d67869db50c848f57633ebf00566539.html#ga5d67869db50c848f57633ebf00566539"> 1362</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga930a1d03fe3c32bd65a336ccee418826.html#ga930a1d03fe3c32bd65a336ccee418826"> 1363</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad5d645db667cd63d1a9b91963c543a4b.html#gad5d645db667cd63d1a9b91963c543a4b"> 1364</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b9e64d5a1779371fa4678713ab18e08.html#ga0b9e64d5a1779371fa4678713ab18e08"> 1365</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga55b528743b11f4ab93ae97ee2e639b5b.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 1366</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0da944251419887af3a87c86080fb455.html#ga0da944251419887af3a87c86080fb455"> 1367</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_PR register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6da1c8a465606de1f90a74d369fbf25a.html#ga6da1c8a465606de1f90a74d369fbf25a"> 1371</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b9b5f97edeccf442998a65b19e77f25.html#ga4b9b5f97edeccf442998a65b19e77f25"> 1372</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga085d2105381752a0aadc9be5a93ea665.html#ga085d2105381752a0aadc9be5a93ea665"> 1373</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga064dab3e0d5689b92125713100555ce0.html#ga064dab3e0d5689b92125713100555ce0"> 1374</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga14f73b3693b3353a006d360cb8fd2ddc.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 1375</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga319e167fa6e112061997d9a8d79f02f8.html#ga319e167fa6e112061997d9a8d79f02f8"> 1376</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf6f47cd1f602692258985784ed5e8e76.html#gaf6f47cd1f602692258985784ed5e8e76"> 1377</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa17ea7e3fb89e98fd6a232f453fcff9e.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 1378</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa82e0dcb4961a32a9b7ebdf30493156d.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 1379</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2fcc64f03d79af531febc077f45c48eb.html#ga2fcc64f03d79af531febc077f45c48eb"> 1380</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1ef8e9c691b95763007ed228e98fa108.html#ga1ef8e9c691b95763007ed228e98fa108"> 1381</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga144f1a41abb7b87a1619c15ba5fb548b.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 1382</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae1a68025056b8c84bb13635af5e2a07c.html#gae1a68025056b8c84bb13635af5e2a07c"> 1383</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3471c79d5b19813785387504a1a5f0c4.html#ga3471c79d5b19813785387504a1a5f0c4"> 1384</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae5396ec2dbbee9d7585224fa12273598.html#gae5396ec2dbbee9d7585224fa12273598"> 1385</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga149f9d9d6c1aab867734b59db1117c41.html#ga149f9d9d6c1aab867734b59db1117c41"> 1386</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa47e5b07d5a407198e09f05262f18bba.html#gaa47e5b07d5a407198e09f05262f18bba"> 1387</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadbc7d82eb61e2adf0a955ef0cc97690f.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 1388</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">/*                      FLASH and Option Bytes Registers                      */</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160; </div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define  FLASH_ACR_PRFTBE                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5285ab198307213dce0629f9b7c6fc86.html#ga5285ab198307213dce0629f9b7c6fc86"> 1400</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_PRFTBS                    ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define  FLASH_KEYR_FKEYR                    ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define  FLASH_OPTKEYR_OPTKEYR               ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  FLASH Keys  **********************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define FLASH_FKEY1                          ((uint32_t)0x45670123)        </span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga13875005f68d2560df79aed2546a1ce1.html#ga13875005f68d2560df79aed2546a1ce1"> 1410</a></span>&#160;<span class="preprocessor">#define FLASH_FKEY2                          ((uint32_t)0xCDEF89AB)        </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define FLASH_OPTKEY1                        ((uint32_t)0x45670123)        </span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1630c4f338daf2741daa1273f657164f.html#ga1630c4f338daf2741daa1273f657164f"> 1414</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEY2                        ((uint32_t)0xCDEF89AB)        </span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define  FLASH_SR_BSY                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b86181a96fd2f1cc3828e9d8d83d368.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 1419</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_PGERR                      ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga60f40ca765714598a62aa216a5ccd8e4.html#ga60f40ca765714598a62aa216a5ccd8e4"> 1420</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_WRPERR                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabf6f52f59b01530928d747cf32bd4d01.html#gabf6f52f59b01530928d747cf32bd4d01"> 1421</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_EOP                        ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define  FLASH_CR_PG                         ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga47754b39bd7a7c79c251d6376f97f661.html#ga47754b39bd7a7c79c251d6376f97f661"> 1425</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_PER                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad845355ade49d56cf70ad0ff09595a23.html#gad845355ade49d56cf70ad0ff09595a23"> 1426</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_MER                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4a287aa5a625125301306a02fb69c53a.html#ga4a287aa5a625125301306a02fb69c53a"> 1427</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTPG                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6736a5478a87f35a6a0cb66d8784a5ab.html#ga6736a5478a87f35a6a0cb66d8784a5ab"> 1428</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTER                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga19fbf5dc4339b1ec8630675f03ad6fe0.html#ga19fbf5dc4339b1ec8630675f03ad6fe0"> 1429</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_STRT                       ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe4dd28134f93f52b1d4ec5b36a99864.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 1430</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_LOCK                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab25f1fa4127fa015361b61a6f3180784.html#gab25f1fa4127fa015361b61a6f3180784"> 1431</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTWRE                     ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga27d44bc9617cc430de9413b385dfe0c3.html#ga27d44bc9617cc430de9413b385dfe0c3"> 1432</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_ERRIE                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga930897cecdaa9dbef8c640b84acbd8c2.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 1433</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_EOPIE                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9e69856f654ec430a42791a34799db0.html#gab9e69856f654ec430a42791a34799db0"> 1434</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OBL_LAUNCH                 ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define  FLASH_AR_FAR                        ((uint32_t)0xFFFFFFFF)        </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define  FLASH_OBR_OPTERR                    ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab52c27d6657bd72f1860fa25a1faf8e3.html#gab52c27d6657bd72f1860fa25a1faf8e3"> 1441</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_RDPRT1                    ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf1987d73729b5b293d3f5dce12083700.html#gaf1987d73729b5b293d3f5dce12083700"> 1442</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_RDPRT2                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define  FLASH_OBR_USER                      ((uint32_t)0x00003700)        </span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1585552c59923cb1e1979cdfdc77b991.html#ga1585552c59923cb1e1979cdfdc77b991"> 1445</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_IWDG_SW                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaecbb0d905783c45eedfcc51230f9226b.html#gaecbb0d905783c45eedfcc51230f9226b"> 1446</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_nRST_STOP                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8e84d6c706420de2335619043a06760d.html#ga8e84d6c706420de2335619043a06760d"> 1447</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_nRST_STDBY                ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3d863a776a1d5a136e267bac209f6a85.html#ga3d863a776a1d5a136e267bac209f6a85"> 1448</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_nBOOT1                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga59ebc84ae17c1bd9ca7a31f0439f85ae.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae"> 1449</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_VDDA_MONITOR              ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old BOOT1 bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define FLASH_OBR_BOOT1                      FLASH_OBR_nBOOT1</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160; </div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">/* Old OBR_VDDA bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_ANALOG                FLASH_OBR_VDDA_MONITOR</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160; </div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define  FLASH_WRPR_WRP                      ((uint32_t)0x0000FFFF)        </span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160; </div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">/******************  Bit definition for OB_RDP register  **********************/</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define  OB_RDP_RDP                          ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadc9664a6f63a277c45008301ba1ab81c.html#gadc9664a6f63a277c45008301ba1ab81c"> 1464</a></span>&#160;<span class="preprocessor">#define  OB_RDP_nRDP                         ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_USER register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define  OB_USER_USER                        ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6fe138dd9cd811a22c9365dfe84abf43.html#ga6fe138dd9cd811a22c9365dfe84abf43"> 1468</a></span>&#160;<span class="preprocessor">#define  OB_USER_nUSER                       ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_WRP0 register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define  OB_WRP0_WRP0                        ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d25a495ebadbcf4f71978ccf0d0ca99.html#ga7d25a495ebadbcf4f71978ccf0d0ca99"> 1472</a></span>&#160;<span class="preprocessor">#define  OB_WRP0_nWRP0                       ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_WRP1 register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define  OB_WRP1_WRP1                        ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga92019c6c65ee52c192c604c9d9a3046f.html#ga92019c6c65ee52c192c604c9d9a3046f"> 1476</a></span>&#160;<span class="preprocessor">#define  OB_WRP1_nWRP1                       ((uint32_t)0xFF000000)        </span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">/*                       General Purpose IOs (GPIO)                           */</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0          ((uint32_t)0x00000003)</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0        ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1        ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1          ((uint32_t)0x0000000C)</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0        ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1        ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2          ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0        ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1        ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3          ((uint32_t)0x000000C0)</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0        ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1        ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4          ((uint32_t)0x00000300)</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0        ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1        ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5          ((uint32_t)0x00000C00)</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0        ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1        ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6          ((uint32_t)0x00003000)</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0        ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1        ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7          ((uint32_t)0x0000C000)</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0        ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1        ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8          ((uint32_t)0x00030000)</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0        ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1        ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9          ((uint32_t)0x000C0000)</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0        ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1        ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10         ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0       ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1       ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11         ((uint32_t)0x00C00000)</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0       ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1       ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12         ((uint32_t)0x03000000)</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0       ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1       ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13         ((uint32_t)0x0C000000)</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0       ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1       ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14         ((uint32_t)0x30000000)</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0       ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1       ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15         ((uint32_t)0xC0000000)</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0       ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1       ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160; </div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">/******************  Bit definition for GPIO_OTYPER register  *****************/</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0           ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1           ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2           ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3           ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4           ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5           ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6           ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7           ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8           ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9           ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10          ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11          ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12          ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13          ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14          ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15          ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160; </div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">/****************  Bit definition for GPIO_OSPEEDR register  ******************/</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0     ((uint32_t)0x00000003)</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0   ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1   ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1     ((uint32_t)0x0000000C)</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0   ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1   ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2     ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0   ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1   ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3     ((uint32_t)0x000000C0)</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0   ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1   ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4     ((uint32_t)0x00000300)</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0   ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1   ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5     ((uint32_t)0x00000C00)</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0   ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1   ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6     ((uint32_t)0x00003000)</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0   ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1   ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7     ((uint32_t)0x0000C000)</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0   ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1   ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8     ((uint32_t)0x00030000)</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0   ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1   ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9     ((uint32_t)0x000C0000)</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0   ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1   ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10    ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0  ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1  ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11    ((uint32_t)0x00C00000)</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0  ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1  ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12    ((uint32_t)0x03000000)</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0  ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1  ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13    ((uint32_t)0x0C000000)</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0  ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1  ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14    ((uint32_t)0x30000000)</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0  ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1  ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15    ((uint32_t)0xC0000000)</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0  ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1  ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160; </div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_PUPDR register ******************/</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0          ((uint32_t)0x00000003)</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0        ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1        ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1          ((uint32_t)0x0000000C)</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0        ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1        ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2          ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0        ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1        ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3          ((uint32_t)0x000000C0)</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0        ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1        ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4          ((uint32_t)0x00000300)</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0        ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1        ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5          ((uint32_t)0x00000C00)</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0        ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1        ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6          ((uint32_t)0x00003000)</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0        ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1        ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7          ((uint32_t)0x0000C000)</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0        ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1        ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8          ((uint32_t)0x00030000)</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0        ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1        ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9          ((uint32_t)0x000C0000)</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0        ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1        ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10         ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0       ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1       ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11         ((uint32_t)0x00C00000)</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0       ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1       ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12         ((uint32_t)0x03000000)</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0       ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1       ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13         ((uint32_t)0x0C000000)</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0       ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1       ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14         ((uint32_t)0x30000000)</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0       ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1       ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15         ((uint32_t)0xC0000000)</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0       ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1       ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160; </div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define GPIO_IDR_0                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define GPIO_IDR_1                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define GPIO_IDR_2                 ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define GPIO_IDR_3                 ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define GPIO_IDR_4                 ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define GPIO_IDR_5                 ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define GPIO_IDR_6                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define GPIO_IDR_7                 ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define GPIO_IDR_8                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define GPIO_IDR_9                 ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define GPIO_IDR_10                ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define GPIO_IDR_11                ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define GPIO_IDR_12                ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define GPIO_IDR_13                ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define GPIO_IDR_14                ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define GPIO_IDR_15                ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160; </div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">/******************  Bit definition for GPIO_ODR register  ********************/</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define GPIO_ODR_0                 ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define GPIO_ODR_1                 ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define GPIO_ODR_2                 ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define GPIO_ODR_3                 ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define GPIO_ODR_4                 ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define GPIO_ODR_5                 ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define GPIO_ODR_6                 ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define GPIO_ODR_7                 ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define GPIO_ODR_8                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define GPIO_ODR_9                 ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define GPIO_ODR_10                ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define GPIO_ODR_11                ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define GPIO_ODR_12                ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define GPIO_ODR_13                ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define GPIO_ODR_14                ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define GPIO_ODR_15                ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160; </div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BSRR register  ********************/</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0             ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1             ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2             ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3             ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4             ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5             ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6             ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7             ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8             ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9             ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10            ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11            ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12            ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13            ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14            ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15            ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0             ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1             ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2             ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3             ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4             ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5             ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6             ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7             ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8             ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9             ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10            ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11            ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12            ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13            ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14            ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15            ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160; </div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register  ********************/</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0             ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1             ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2             ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3             ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4             ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5             ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6             ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7             ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8             ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9             ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10            ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11            ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12            ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13            ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14            ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15            ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK             ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160; </div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRL register  ********************/</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0            ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1            ((uint32_t)0x000000F0)</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2            ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3            ((uint32_t)0x0000F000)</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4            ((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5            ((uint32_t)0x00F00000)</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6            ((uint32_t)0x0F000000)</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7            ((uint32_t)0xF0000000)</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160; </div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRH register  ********************/</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0            ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1            ((uint32_t)0x000000F0)</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2            ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3            ((uint32_t)0x0000F000)</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4            ((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5            ((uint32_t)0x00F00000)</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6            ((uint32_t)0x0F000000)</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7            ((uint32_t)0xF0000000)</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160; </div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BRR register  *********************/</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_0              ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_1              ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_2              ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_3              ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_4              ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_5              ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_6              ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_7              ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_8              ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_9              ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_10             ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_11             ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_12             ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_13             ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_14             ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_15             ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160; </div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/*                   Inter-integrated Circuit Interface (I2C)                 */</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160; </div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define  I2C_CR1_PE                          ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga953b0d38414808db79da116842ed3262.html#ga953b0d38414808db79da116842ed3262"> 1786</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_TXIE                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8bd36da8f72bc91040e63af07dd6b5a4.html#ga8bd36da8f72bc91040e63af07dd6b5a4"> 1787</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_RXIE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf1fc89bf142bfc08ee78763e6e27cd80.html#gaf1fc89bf142bfc08ee78763e6e27cd80"> 1788</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ADDRIE                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga275e85befdb3d7ea7b5eb402cec574ec.html#ga275e85befdb3d7ea7b5eb402cec574ec"> 1789</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_NACKIE                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae3f71f7a55e13a467b2a5ed639e0fe18.html#gae3f71f7a55e13a467b2a5ed639e0fe18"> 1790</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_STOPIE                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1f1576cb1a2cd847f55fe2a0820bb166.html#ga1f1576cb1a2cd847f55fe2a0820bb166"> 1791</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_TCIE                        ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6b37e64bdf6399ef12c3df77bcb1634f.html#ga6b37e64bdf6399ef12c3df77bcb1634f"> 1792</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ERRIE                       ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga75e971012a02f9dad47a1629c6f5d956.html#ga75e971012a02f9dad47a1629c6f5d956"> 1793</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_DFN                         ((uint32_t)0x00000F00)        </span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga427139b91908d245b0bb846bed3fd859.html#ga427139b91908d245b0bb846bed3fd859"> 1794</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ANFOFF                      ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b33b8e33fa18fd49d6d1d8a69777289.html#ga4b33b8e33fa18fd49d6d1d8a69777289"> 1795</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8dc661ef13da02e5bcb943f2003d576d.html#ga8dc661ef13da02e5bcb943f2003d576d"> 1796</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_TXDMAEN                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1da363db8ccde4108cf707cf86170650.html#ga1da363db8ccde4108cf707cf86170650"> 1797</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_RXDMAEN                     ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga85a60efaeebfb879bec280f46beb30ea.html#ga85a60efaeebfb879bec280f46beb30ea"> 1798</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SBC                         ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga973b09b232a3f758409353fd6ed765a2.html#ga973b09b232a3f758409353fd6ed765a2"> 1799</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga197aaca79f64e832af3a0a0864c2a08c.html#ga197aaca79f64e832af3a0a0864c2a08c"> 1800</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_WUPEN                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga75a226d059143573fab07f866853ce75.html#ga75a226d059143573fab07f866853ce75"> 1801</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_GCEN                        ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac28d4f433e501e727c91097dccc4616c.html#gac28d4f433e501e727c91097dccc4616c"> 1802</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBHEN                      ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaca44767df3368d7f0a9a17c20c55d27b.html#gaca44767df3368d7f0a9a17c20c55d27b"> 1803</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBDEN                      ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga656e66b079528ed6d5c282010e51a263.html#ga656e66b079528ed6d5c282010e51a263"> 1804</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ALERTEN                     ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2062e827a9d1d14c8c1b58ad6dbbf762.html#ga2062e827a9d1d14c8c1b58ad6dbbf762"> 1805</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PECEN                       ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define  I2C_CR2_SADD                        ((uint32_t)0x000003FF)        </span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1a0478d3d85fc6aba608390ee2ea2d1c.html#ga1a0478d3d85fc6aba608390ee2ea2d1c"> 1809</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_RD_WRN                      ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga268ec714bbe4a75ea098c0e230a87697.html#ga268ec714bbe4a75ea098c0e230a87697"> 1810</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ADD10                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5454de5709c0e68a0068f9f5d39e5674.html#ga5454de5709c0e68a0068f9f5d39e5674"> 1811</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_HEAD10R                     ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2de0f12e6fb297c2c29bee5504e54377.html#ga2de0f12e6fb297c2c29bee5504e54377"> 1812</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_START                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5ac78b87a12a9eaf564f5a3f99928478.html#ga5ac78b87a12a9eaf564f5a3f99928478"> 1813</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_STOP                        ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37007be453dd8a637be2d793d3b5f2a2.html#ga37007be453dd8a637be2d793d3b5f2a2"> 1814</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_NACK                        ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f"> 1815</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_NBYTES                      ((uint32_t)0x00FF0000)        </span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23a58895a897ccc34a8cbbe36b412b69.html#ga23a58895a897ccc34a8cbbe36b412b69"> 1816</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_RELOAD                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga21a796045451013c964ef8b12ca6c9bb.html#ga21a796045451013c964ef8b12ca6c9bb"> 1817</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_AUTOEND                     ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabcf789c74e217ec8967bcabc156a6c54.html#gabcf789c74e217ec8967bcabc156a6c54"> 1818</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_PECBYTE                     ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define  I2C_OAR1_OA1                        ((uint32_t)0x000003FF)        </span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabb954a9a0e3e3898574643b6d725a70f.html#gabb954a9a0e3e3898574643b6d725a70f"> 1822</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_OA1MODE                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5edd56eaa7593073d586caef6f90ef09.html#ga5edd56eaa7593073d586caef6f90ef09"> 1823</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_OA1EN                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define  I2C_OAR2_OA2                        ((uint32_t)0x000000FE)        </span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4627c5a89a3cbe9546321418f8cb9da2.html#ga4627c5a89a3cbe9546321418f8cb9da2"> 1827</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_OA2MSK                     ((uint32_t)0x00000700)        </span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d9fa47c0b7a4b893e1a1d8ab891b0e5.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"> 1828</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_OA2EN                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define  I2C_TIMINGR_SCLL                    ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad2d52eba6adbdaa16094d8241aeb2b20.html#gad2d52eba6adbdaa16094d8241aeb2b20"> 1832</a></span>&#160;<span class="preprocessor">#define  I2C_TIMINGR_SCLH                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1eb185e660b02392b3faac65bae0c8df.html#ga1eb185e660b02392b3faac65bae0c8df"> 1833</a></span>&#160;<span class="preprocessor">#define  I2C_TIMINGR_SDADEL                  ((uint32_t)0x000F0000)        </span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga40f8fd2508d3b30a732c759443b306e6.html#ga40f8fd2508d3b30a732c759443b306e6"> 1834</a></span>&#160;<span class="preprocessor">#define  I2C_TIMINGR_SCLDEL                  ((uint32_t)0x00F00000)        </span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga952e8751cb0c5f6be6c14cf97d9530d0.html#ga952e8751cb0c5f6be6c14cf97d9530d0"> 1835</a></span>&#160;<span class="preprocessor">#define  I2C_TIMINGR_PRESC                   ((uint32_t)0xF0000000)        </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor"></span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define  I2C_TIMEOUTR_TIMEOUTA               ((uint32_t)0x00000FFF)        </span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac5a924e7fc2b71c82158224870f9d453.html#gac5a924e7fc2b71c82158224870f9d453"> 1839</a></span>&#160;<span class="preprocessor">#define  I2C_TIMEOUTR_TIDLE                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab0f7b6650f592e9ddc482648a1ea91f2.html#gab0f7b6650f592e9ddc482648a1ea91f2"> 1840</a></span>&#160;<span class="preprocessor">#define  I2C_TIMEOUTR_TIMOUTEN               ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga48d81bce8d2faf7acbef9a38510a8542.html#ga48d81bce8d2faf7acbef9a38510a8542"> 1841</a></span>&#160;<span class="preprocessor">#define  I2C_TIMEOUTR_TIMEOUTB               ((uint32_t)0x0FFF0000)        </span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5defcd355ce513e94e5f040b2dad75a6.html#ga5defcd355ce513e94e5f040b2dad75a6"> 1842</a></span>&#160;<span class="preprocessor">#define  I2C_TIMEOUTR_TEXTEN                 ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define  I2C_ISR_TXE                         ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1dfec198395c0f88454a86bacff60351.html#ga1dfec198395c0f88454a86bacff60351"> 1846</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_TXIS                        ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa848ab3d120a27401203329941c9dcb5.html#gaa848ab3d120a27401203329941c9dcb5"> 1847</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_RXNE                        ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0afd4e99e26dcec57a0f3be4dae2c022.html#ga0afd4e99e26dcec57a0f3be4dae2c022"> 1848</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_ADDR                        ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0c1a844fb3e55ca9db318d0bc2db4a07.html#ga0c1a844fb3e55ca9db318d0bc2db4a07"> 1849</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_NACKF                       ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad2fb99c13292fc510cfe85bf45ac6b77.html#gad2fb99c13292fc510cfe85bf45ac6b77"> 1850</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_STOPF                       ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga24dee623aba3059485449f8ce7d061b7.html#ga24dee623aba3059485449f8ce7d061b7"> 1851</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_TC                          ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac47bed557caa744aa763e1a8d0eba04d.html#gac47bed557caa744aa763e1a8d0eba04d"> 1852</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_TCR                         ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga76008be670a9a4829aaf3753c79b3bbd.html#ga76008be670a9a4829aaf3753c79b3bbd"> 1853</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_BERR                        ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0dd0d8fdc41303a1c31fc7466301be07.html#ga0dd0d8fdc41303a1c31fc7466301be07"> 1854</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_ARLO                        ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga54ae33fec99aa351621ba6b483fbead3.html#ga54ae33fec99aa351621ba6b483fbead3"> 1855</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_OVR                         ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf5976110d93d2f36f50c4c6467510914.html#gaf5976110d93d2f36f50c4c6467510914"> 1856</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_PECERR                      ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8b1d42968194fb42f9cc9bb2c2806281.html#ga8b1d42968194fb42f9cc9bb2c2806281"> 1857</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_TIMEOUT                     ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga63fc8ce165c42d0d719c45e58a82f574.html#ga63fc8ce165c42d0d719c45e58a82f574"> 1858</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_ALERT                       ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4c6c779bca999450c595fc797a1fdeec.html#ga4c6c779bca999450c595fc797a1fdeec"> 1859</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_BUSY                        ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga12ba21dc10ca08a2063a1c4672ffb886.html#ga12ba21dc10ca08a2063a1c4672ffb886"> 1860</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_DIR                         ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa4890d7deb94106f946b28a7309e22aa.html#gaa4890d7deb94106f946b28a7309e22aa"> 1861</a></span>&#160;<span class="preprocessor">#define  I2C_ISR_ADDCODE                     ((uint32_t)0x00FE0000)        </span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define  I2C_ICR_ADDRCF                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac46e27edee02106eec30ede46a143e92.html#gac46e27edee02106eec30ede46a143e92"> 1865</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_NACKCF                      ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab68515e7c5c0796da616c92943a17472.html#gab68515e7c5c0796da616c92943a17472"> 1866</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_STOPCF                      ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabe59e51ed40569ab397e2cf9da3a347f.html#gabe59e51ed40569ab397e2cf9da3a347f"> 1867</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_BERRCF                      ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9a64f0841ce0f5d234a72b968705c416.html#ga9a64f0841ce0f5d234a72b968705c416"> 1868</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_ARLOCF                      ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1bc8765152bfd75d343a06e3b696805d.html#ga1bc8765152bfd75d343a06e3b696805d"> 1869</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_OVRCF                       ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5d46a31811a8b9489ca63f1c8e4c1021.html#ga5d46a31811a8b9489ca63f1c8e4c1021"> 1870</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_PECCF                       ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b8f2f138f5a1dea3c54801a2750ef9d.html#ga7b8f2f138f5a1dea3c54801a2750ef9d"> 1871</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_TIMOUTCF                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9a76993c176007a7353a33b53e7d3136.html#ga9a76993c176007a7353a33b53e7d3136"> 1872</a></span>&#160;<span class="preprocessor">#define  I2C_ICR_ALERTCF                     ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_PECR register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define  I2C_PECR_PEC                        ((uint32_t)0x000000FF)       </span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define  I2C_RXDR_RXDATA                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define  I2C_TXDR_TXDATA                     ((uint32_t)0x000000FF)        </span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">/*                        Independent WATCHDOG (IWDG)                         */</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define  IWDG_KR_KEY                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define  IWDG_PR_PR                          ((uint8_t)0x07)               </span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4de39c5672f17d326fceb5adc9adc090.html#ga4de39c5672f17d326fceb5adc9adc090"> 1893</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9b727e7882603df1684cbf230520ca76.html#ga9b727e7882603df1684cbf230520ca76"> 1894</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafba2551b90c68d95c736a116224b473e.html#gafba2551b90c68d95c736a116224b473e"> 1895</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define  IWDG_RLR_RL                         ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define  IWDG_SR_PVU                         ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga269bd5618ba773d32275b93be004c554.html#ga269bd5618ba773d32275b93be004c554"> 1902</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_RVU                         ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadffb8339e556a3b10120b15f0dacc232.html#gadffb8339e556a3b10120b15f0dacc232"> 1903</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_WVU                         ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define  IWDG_WINR_WIN                         ((uint16_t)0x0FFF)            </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">/*                          Power Control (PWR)                               */</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160; </div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define  PWR_CR_LPSDSR                       ((uint16_t)0x0001)     </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4e3d6a1e77ba526a2bc43343916f0e79.html#ga4e3d6a1e77ba526a2bc43343916f0e79"> 1916</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PDDS                         ((uint16_t)0x0002)     </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8c8075e98772470804c9e3fe74984115.html#ga8c8075e98772470804c9e3fe74984115"> 1917</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CWUF                         ((uint16_t)0x0004)     </span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3928de64f633b84770b1cfecea702fa7.html#ga3928de64f633b84770b1cfecea702fa7"> 1918</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CSBF                         ((uint16_t)0x0008)     </span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab44484cacc35c80cf82eb011d6cbe13a.html#gab44484cacc35c80cf82eb011d6cbe13a"> 1919</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PVDE                         ((uint16_t)0x0010)     </span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define  PWR_CR_PLS                          ((uint16_t)0x00E0)     </span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac73c24d43953c7598e42acdd4c4e7435.html#gac73c24d43953c7598e42acdd4c4e7435"> 1922</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint16_t)0x0020)     </span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacef447510818c468c202e3b4991ea08e.html#gacef447510818c468c202e3b4991ea08e"> 1923</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint16_t)0x0040)     </span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafcd19d78943514a2f695a39b45594623.html#gafcd19d78943514a2f695a39b45594623"> 1924</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint16_t)0x0080)     </span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1a8986ee557f443d4a8eebf68026bd52.html#ga1a8986ee557f443d4a8eebf68026bd52"> 1927</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV0                     ((uint16_t)0x0000)     </span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacb6b904b20d7e4fff958c75748861216.html#gacb6b904b20d7e4fff958c75748861216"> 1928</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV1                     ((uint16_t)0x0020)     </span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga15b71263f73f0c4e53ca91fc8d096818.html#ga15b71263f73f0c4e53ca91fc8d096818"> 1929</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV2                     ((uint16_t)0x0040)     </span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2ea128abc2fc4252b53d09ca2850e69e.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 1930</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV3                     ((uint16_t)0x0060)     </span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9c1782980a2fb12de80058729a74f174.html#ga9c1782980a2fb12de80058729a74f174"> 1931</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV4                     ((uint16_t)0x0080)     </span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0fe79f097ea6c30a4ccf69ed3e177f85.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 1932</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV5                     ((uint16_t)0x00A0)     </span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga326781d09a07b4d215424fbbae11b7b2.html#ga326781d09a07b4d215424fbbae11b7b2"> 1933</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV6                     ((uint16_t)0x00C0)     </span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 1934</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV7                     ((uint16_t)0x00E0)     </span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define  PWR_CR_DBP                          ((uint16_t)0x0100)     </span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define  PWR_CSR_WUF                         ((uint16_t)0x0001)     </span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9465bb7ad9ca936688344e2a077539e6.html#ga9465bb7ad9ca936688344e2a077539e6"> 1940</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_SBF                         ((uint16_t)0x0002)     </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab4fd42f153660593cad6f4fe22ff76bb.html#gab4fd42f153660593cad6f4fe22ff76bb"> 1941</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint16_t)0x0004)     </span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3535ce181895cc00afeb28dcac68d04c.html#ga3535ce181895cc00afeb28dcac68d04c"> 1942</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_VREFINTRDYF                 ((uint16_t)0x0008)     </span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP1                       ((uint16_t)0x0100)     </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2a92d9adb125e24ab1cd1a58a73efe19.html#ga2a92d9adb125e24ab1cd1a58a73efe19"> 1945</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP2                       ((uint16_t)0x0200)     </span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160; </div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf4fcacf94a97f7d49a70e089b39cf474.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 1955</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 1956</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM                      ((uint32_t)0x000000F8)        </span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5cb4397b2095c31660a01b748386aa70.html#ga5cb4397b2095c31660a01b748386aa70"> 1957</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL                       ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga67ae770db9851f14ad7c14a693f0f6d3.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 1958</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb8228c9020595b4cf9995137b8c9a7d.html#gadb8228c9020595b4cf9995137b8c9a7d"> 1959</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga86a34e00182c83409d89ff566cb02cc4.html#ga86a34e00182c83409d89ff566cb02cc4"> 1960</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa3288090671af5a959aae4d7f7696d55.html#gaa3288090671af5a959aae4d7f7696d55"> 1961</a></span>&#160;<span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacc05308869ad055e1e6f2c32d738aecd.html#gacc05308869ad055e1e6f2c32d738aecd"> 1962</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad0e73d5b0a4883e074d40029b49ee47e.html#gad0e73d5b0a4883e074d40029b49ee47e"> 1963</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160; </div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003)        </span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0eea5e5f7743a7e8995b8beeb18355c1.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 1968</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga99f08d86fd41824058a7fdf817f7e2fd.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 1969</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacbac8bae4f0808b3c3a5185aa10081fb.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 1972</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb563f217242d969f4355d0818fde705.html#gafb563f217242d969f4355d0818fde705"> 1973</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga87389cacb2eaf53730da13a2a33cd487.html#ga87389cacb2eaf53730da13a2a33cd487"> 1976</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga15bf2269500dc97e137315f44aa015c9.html#ga15bf2269500dc97e137315f44aa015c9"> 1977</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1eae59112c51def51979e31e8695b39f.html#ga1eae59112c51def51979e31e8695b39f"> 1978</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6764639cf221e1ebc0b5448dcaed590a.html#ga6764639cf221e1ebc0b5448dcaed590a"> 1981</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae09a0202f441c1a43e69c62331d50a08.html#gae09a0202f441c1a43e69c62331d50a08"> 1982</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2c67e2279804a83ef24438267d9d4a6c.html#ga2c67e2279804a83ef24438267d9d4a6c"> 1985</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe10e66938644ee8054a2426ff23efea.html#gafe10e66938644ee8054a2426ff23efea"> 1986</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga88ece6ca270b3ecf6f63bf20893bc172.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 1987</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacbdd3a02814178ba02b8ebbaccd91599.html#gacbdd3a02814178ba02b8ebbaccd91599"> 1988</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadac734bddb507eed4a62a0af4cef74a3.html#gadac734bddb507eed4a62a0af4cef74a3"> 1989</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2b7d7f29b09a49c31404fc0d44645c84.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 1992</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa9eeb5e38e53e79b08a4ac438497ebea.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 1993</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090)        </span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaffe860867ae4b1b6d28473ded1546d91.html#gaffe860867ae4b1b6d28473ded1546d91"> 1994</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0)        </span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaca71d6b42bdb83b5ff5320578869a058.html#gaca71d6b42bdb83b5ff5320578869a058"> 1995</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0)        </span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3806da4f1afc9e5be0fca001c8c57815.html#ga3806da4f1afc9e5be0fca001c8c57815"> 1996</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0)        </span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1caeba8dc2b4c0bb11be600e983e3370.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 1997</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0)        </span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga280da821f0da1bec1f4c0e132ddf8eab.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 1998</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0)        </span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga089930cedd5b2cb201e717438f29d25b.html#ga089930cedd5b2cb201e717438f29d25b"> 1999</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0)        </span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae5088dcbaefc55d4b6693e9b1e595ed0.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 2002</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE                       ((uint32_t)0x00000700)        </span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23ea8e58acd3be7449d44ac374fc74c9.html#ga23ea8e58acd3be7449d44ac374fc74c9"> 2003</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE_0                     ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad4c209254b4d64fed532dc3b1b225cad.html#gad4c209254b4d64fed532dc3b1b225cad"> 2004</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE_1                     ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga739d2ec3ef025971724c56bd441a028c.html#ga739d2ec3ef025971724c56bd441a028c"> 2005</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE_2                     ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE_DIV1                  ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga96b327debdecc8d7cb1348bffa10f449.html#ga96b327debdecc8d7cb1348bffa10f449"> 2008</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE_DIV2                  ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga291734798fe9cc096b93d0798562a888.html#ga291734798fe9cc096b93d0798562a888"> 2009</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE_DIV4                  ((uint32_t)0x00000500)        </span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab6669f4d4c82666c4d36e9ee381af3f7.html#gab6669f4d4c82666c4d36e9ee381af3f7"> 2010</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE_DIV8                  ((uint32_t)0x00000600)        </span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf392829682cb0d80bbccbced1ffb95f2.html#gaf392829682cb0d80bbccbced1ffb95f2"> 2011</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE_DIV16                 ((uint32_t)0x00000700)        </span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b8c69e27ab07c9a7219d2c746616ab2.html#ga7b8c69e27ab07c9a7219d2c746616ab2"> 2014</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE                     ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV2                ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9514a85f55de77d1c7d7be1f2f1f9665.html#ga9514a85f55de77d1c7d7be1f2f1f9665"> 2017</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV4                ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLXTPRE                   ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga39cb6bd06fb93eed1e2fe9da0297810a.html#ga39cb6bd06fb93eed1e2fe9da0297810a"> 2024</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL                    ((uint32_t)0x003C0000)        </span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9735c088436b547fff3baae2bbaa0426.html#ga9735c088436b547fff3baae2bbaa0426"> 2025</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_0                  ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb6ca064b9e67d2b5b9b432e34784af5.html#gafb6ca064b9e67d2b5b9b432e34784af5"> 2026</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_1                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga81c7cc1ebda470255592844cbd05ee1c.html#ga81c7cc1ebda470255592844cbd05ee1c"> 2027</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_2                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab26410b868aa7b07921560f91852a791.html#gab26410b868aa7b07921560f91852a791"> 2028</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_3                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC_HSI_Div2            ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga58bda37be3c298f91ff14a2840639f11.html#ga58bda37be3c298f91ff14a2840639f11"> 2031</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC_PREDIV1             ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLXTPRE_PREDIV1           ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf9d2d9d44d5f48fb0c87d074b41c5303.html#gaf9d2d9d44d5f48fb0c87d074b41c5303"> 2034</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2      ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL2                   ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa19a3c7d27836012150a86fd9c950cdf.html#gaa19a3c7d27836012150a86fd9c950cdf"> 2037</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL3                   ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeb4c410e818f5a68d58a723e7355e6e8.html#gaeb4c410e818f5a68d58a723e7355e6e8"> 2038</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL4                   ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6066f758a13c7686d1dc709ac0a7d976.html#ga6066f758a13c7686d1dc709ac0a7d976"> 2039</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL5                   ((uint32_t)0x000C0000)        </span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf2290e27c9c1b64d2dd076652db40a68.html#gaf2290e27c9c1b64d2dd076652db40a68"> 2040</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL6                   ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5ea3b717fd226bc6ff5a78b711c051eb.html#ga5ea3b717fd226bc6ff5a78b711c051eb"> 2041</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL7                   ((uint32_t)0x00140000)        </span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6ff8d8dcf3876d1c85657680a64c1696.html#ga6ff8d8dcf3876d1c85657680a64c1696"> 2042</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL8                   ((uint32_t)0x00180000)        </span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga95d6580b1595ff2d5c3383218370cfca.html#ga95d6580b1595ff2d5c3383218370cfca"> 2043</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL9                   ((uint32_t)0x001C0000)        </span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga384c396ec051b958c9a5781c13faf7e5.html#ga384c396ec051b958c9a5781c13faf7e5"> 2044</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL10                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae07bb87d09d30874a5eebb32510f647f.html#gae07bb87d09d30874a5eebb32510f647f"> 2045</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL11                  ((uint32_t)0x00240000)        </span></div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad338c178459b97d617398dca92b2a699.html#gad338c178459b97d617398dca92b2a699"> 2046</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL12                  ((uint32_t)0x00280000)        </span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga79000f4e48edc56ee6ff315b64dcbfa5.html#ga79000f4e48edc56ee6ff315b64dcbfa5"> 2047</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL13                  ((uint32_t)0x002C0000)        </span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga647a6f3d6de31737ca95de9db3925274.html#ga647a6f3d6de31737ca95de9db3925274"> 2048</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL14                  ((uint32_t)0x00300000)        </span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9ffe33153aa4ffd2fe43439a6d2eaf5c.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c"> 2049</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL15                  ((uint32_t)0x00340000)        </span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa9afaf1b82cb9c1e9c8b34c5b77b3f17.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"> 2050</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL16                  ((uint32_t)0x00380000)        </span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaecd78b92c36f3a3aafc6cc8fbf90a7e7.html#gaecd78b92c36f3a3aafc6cc8fbf90a7e7"> 2053</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO                        ((uint32_t)0x07000000)        </span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf2d7212d83114d355736613e6dc1dbde.html#gaf2d7212d83114d355736613e6dc1dbde"> 2054</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_0                      ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7147402d137ccaa1c8608fcb1d3d2e01.html#ga7147402d137ccaa1c8608fcb1d3d2e01"> 2055</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_1                      ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa6ec148346aa17c67aafebcb616dd57b.html#gaa6ec148346aa17c67aafebcb616dd57b"> 2056</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_2                      ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_NOCLOCK                ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab345908eef02b3029dd78be58baa0c8d.html#gab345908eef02b3029dd78be58baa0c8d"> 2059</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_HSI14                  ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga09a53ff21eba16600568a228a7a9646a.html#ga09a53ff21eba16600568a228a7a9646a"> 2060</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_LSI                    ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga96c817553f5f226b1d661b1448ed820a.html#ga96c817553f5f226b1d661b1448ed820a"> 2061</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_LSE                    ((uint32_t)0x03000000)        </span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad10ee688b7cf27e652ffd003f177fdcd.html#gad10ee688b7cf27e652ffd003f177fdcd"> 2062</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_SYSCLK                 ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaecf3b078108fdaf7e66d15ae71ec4181.html#gaecf3b078108fdaf7e66d15ae71ec4181"> 2063</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_HSI                    ((uint32_t)0x05000000)        </span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91f0ac507b8c4e5d443c107d934cfdb1.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 2064</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_HSE                    ((uint32_t)0x06000000)        </span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga183179f1b1763f38ae88f2d8d90acd70.html#ga183179f1b1763f38ae88f2d8d90acd70"> 2065</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PLL                    ((uint32_t)0x07000000)        </span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE                    ((uint32_t)0x70000000)        </span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga562701e5faf06760997f4c1879451db2.html#ga562701e5faf06760997f4c1879451db2"> 2068</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_1                  ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1803af2d6ac8c3652caed83dab671c8b.html#ga1803af2d6ac8c3652caed83dab671c8b"> 2069</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_2                  ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab33829947d22919f7d2ddd61e646111b.html#gab33829947d22919f7d2ddd61e646111b"> 2070</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_4                  ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga963becdbffc56029c654fb070a808e11.html#ga963becdbffc56029c654fb070a808e11"> 2071</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_8                  ((uint32_t)0x30000000)        </span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga103e8e006c4fa3b8004b4c1af79f169d.html#ga103e8e006c4fa3b8004b4c1af79f169d"> 2072</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_16                 ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga83efe560da1962983b00df98882986f6.html#ga83efe560da1962983b00df98882986f6"> 2073</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_32                 ((uint32_t)0x50000000)        </span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad2f2e26ab208e5a5cc4059541de499e8.html#gad2f2e26ab208e5a5cc4059541de499e8"> 2074</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_64                 ((uint32_t)0x60000000)        </span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b404c3860c468a329d890e60d36f758.html#ga0b404c3860c468a329d890e60d36f758"> 2075</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_128                ((uint32_t)0x70000000)        </span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLNODIV                   ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacaaed1755f7701e28fb7a5756b0f80d0.html#gacaaed1755f7701e28fb7a5756b0f80d0"> 2080</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacb94ccfe6a212f020e732d1dd787a6fb.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 2081</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabfc100e7ae673dfcec7be79af0d91dfe.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 2082</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad38877547c4cbbb94659d5726f377163.html#gad38877547c4cbbb94659d5726f377163"> 2083</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga11ea196450aac9ac35e283a66afc3da6.html#ga11ea196450aac9ac35e283a66afc3da6"> 2084</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0f007895a17e668f22f7b8b24ca90aec.html#ga0f007895a17e668f22f7b8b24ca90aec"> 2085</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSI14RDYF                   ((uint32_t)0x00000020)        </span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga50433b2663ccee3a4ad2f219da4b74b6.html#ga50433b2663ccee3a4ad2f219da4b74b6"> 2086</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080)        </span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad66b719e4061294de35af58cc27aba7f.html#gad66b719e4061294de35af58cc27aba7f"> 2087</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga872ba937149a7372138df06f8188ab56.html#ga872ba937149a7372138df06f8188ab56"> 2088</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6a0ad2672c9ba1b26012cbc6d423dff8.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 2089</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400)        </span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac714351a6f9dab4741354fb017638580.html#gac714351a6f9dab4741354fb017638580"> 2090</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5492f9b58600cf66616eb931b48b3c11.html#ga5492f9b58600cf66616eb931b48b3c11"> 2091</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1b70927cab2ba9cf82d1620cf88b0f95.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 2092</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSI14RDYIE                  ((uint32_t)0x00002000)        </span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1854e5c45c0cb76d0cd468a4546505d4.html#ga1854e5c45c0cb76d0cd468a4546505d4"> 2093</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga982989563f1a95c89bf7f4a25d99f704.html#ga982989563f1a95c89bf7f4a25d99f704"> 2094</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga144b5147f3a8d0bfda04618e301986aa.html#ga144b5147f3a8d0bfda04618e301986aa"> 2095</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad1b58377908e5c31a684747d0a80ecb2.html#gad1b58377908e5c31a684747d0a80ecb2"> 2096</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9464e8188d717902990b467a9396d238.html#ga9464e8188d717902990b467a9396d238"> 2097</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga245af864b194f0c2b2389ea1ee49a396.html#ga245af864b194f0c2b2389ea1ee49a396"> 2098</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSI14RDYC                   ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabc1c15a682f139768c986e281916db12.html#gabc1c15a682f139768c986e281916db12"> 2099</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SYSCFGRST              ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga813d42b8d48ae6379c053a44870af49d.html#ga813d42b8d48ae6379c053a44870af49d"> 2103</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADC1RST                ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b818d0d9747621c936ad16c93a4956a.html#ga7b818d0d9747621c936ad16c93a4956a"> 2104</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5bd060cbefaef05487963bbd6c48d7c6.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 2105</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga345f05d3508a9fd5128208761feb29fb.html#ga345f05d3508a9fd5128208761feb29fb"> 2106</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 2107</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM15RST               ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa7beb383e8769547599b967c24110ddf.html#gaa7beb383e8769547599b967c24110ddf"> 2108</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM16RST               ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga90337e162315ad0d44c0b99dd9cc71c2.html#ga90337e162315ad0d44c0b99dd9cc71c2"> 2109</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM17RST               ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafc7f1df686835ef47013b29e8e37a1c1.html#gafc7f1df686835ef47013b29e8e37a1c1"> 2110</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_DBGMCURST              ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga51ca4659706d0e00333d4abff049dc0d.html#ga51ca4659706d0e00333d4abff049dc0d"> 2114</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8680c562fd372b494a160594525d7ce9.html#ga8680c562fd372b494a160594525d7ce9"> 2115</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8d64bd82cf47a209afebc7d663e28383.html#ga8d64bd82cf47a209afebc7d663e28383"> 2116</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM14RST               ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga773e6d5b419eb2d4b6291c862e04b002.html#ga773e6d5b419eb2d4b6291c862e04b002"> 2117</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0d2591ac0655a8798f4c16cef97e6f94.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 2118</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI2RST                ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0a6289a35547cf0d5300706f9baa18ea.html#ga0a6289a35547cf0d5300706f9baa18ea"> 2119</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga195c39f08384ca1fa13b53a31d65d0a5.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 2120</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadcd25346a7d7b0009090adfbca899b93.html#gadcd25346a7d7b0009090adfbca899b93"> 2121</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C2RST                ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 2122</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga274d8cb48f0e89831efabea66d64af2a.html#ga274d8cb48f0e89831efabea66d64af2a"> 2123</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7fb9c125237cfe5b6436ca795e7f3564.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 2124</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_CECRST                 ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define  RCC_AHBENR_DMA1EN                   ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac8c3053f1ce37c9f643f0e31471927ea.html#gac8c3053f1ce37c9f643f0e31471927ea"> 2128</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_SRAMEN                   ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga295a704767cb94ee624cbc4dd4c4cd9a.html#ga295a704767cb94ee624cbc4dd4c4cd9a"> 2129</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_FLITFEN                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga67a12de126652d191a1bc2c114c3395a.html#ga67a12de126652d191a1bc2c114c3395a"> 2130</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_CRCEN                    ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gade3ee302bf659a2bfbf75e1a00630242.html#gade3ee302bf659a2bfbf75e1a00630242"> 2131</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOAEN                  ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8909660b884f126ab1476daac7999619.html#ga8909660b884f126ab1476daac7999619"> 2132</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOBEN                  ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab7995351a5b0545e8cd86a228d97dcec.html#gab7995351a5b0545e8cd86a228d97dcec"> 2133</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOCEN                  ((uint32_t)0x00080000)        </span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7e5c4504b7adbb13372e7536123a756b.html#ga7e5c4504b7adbb13372e7536123a756b"> 2134</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIODEN                  ((uint32_t)0x00100000)        </span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga07b7f4fd011c26e100682157c4a59890.html#ga07b7f4fd011c26e100682157c4a59890"> 2135</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_GPIOFEN                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9c0de1cc7b72b07f81bce3597a63dc39.html#ga9c0de1cc7b72b07f81bce3597a63dc39"> 2136</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_TSEN                     ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2ENR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SYSCFGEN                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"> 2140</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga57b9f50cb96a2e4ceba37728b4a32a42.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 2141</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga25852ad4ebc09edc724814de967816bc.html#ga25852ad4ebc09edc724814de967816bc"> 2142</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000)        </span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae08a3510371b9234eb96369c91d3552f.html#gae08a3510371b9234eb96369c91d3552f"> 2143</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4666bb90842e8134b32e6a34a0f165f3.html#ga4666bb90842e8134b32e6a34a0f165f3"> 2144</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM15EN                 ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3f484ebf07ae2442eb20b588f1f0e858.html#ga3f484ebf07ae2442eb20b588f1f0e858"> 2145</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM16EN                 ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaece1d96f631bcf146e5998314fd90910.html#gaece1d96f631bcf146e5998314fd90910"> 2146</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM17EN                 ((uint32_t)0x00040000)        </span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga29e566fb62e24640c55693324801d87c.html#ga29e566fb62e24640c55693324801d87c"> 2147</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_DBGMCUEN                ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacd3966a4d6ae47f06b3c095eaf26a610.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 2151</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga75bfa33eb00ee30c6e22f7ceea464ac7.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 2152</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                  ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb0279b1f0ff35c2df728d9653cabc0c.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 2153</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM14EN                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaca040bd66d4a54d4d9e9b261c8102799.html#gaca040bd66d4a54d4d9e9b261c8102799"> 2154</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800)        </span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf712b922ee776a972d2efa3da0ea4733.html#gaf712b922ee776a972d2efa3da0ea4733"> 2155</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI2EN                  ((uint32_t)0x00004000)        </span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafdce64692c44bf95efbf2fed054e59be.html#gafdce64692c44bf95efbf2fed054e59be"> 2156</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000)        </span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab840af4f735ec36419d61c7db3cfa00d.html#gab840af4f735ec36419d61c7db3cfa00d"> 2157</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000)        </span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5ca3afe0c517702b2d1366b692c8db0e.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 2158</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C2EN                  ((uint32_t)0x00400000)        </span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafd7d1c3c7dbe20aea87a694ae15840f6.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 2159</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c19997ccd28464b80a7c3325da0ca60.html#ga5c19997ccd28464b80a7c3325da0ca60"> 2160</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_DACEN                   ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga087968e2786321fb8645c46b22eea132.html#ga087968e2786321fb8645c46b22eea132"> 2161</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CECEN                   ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_BDCR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEON                      ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead.html#ga00145f8814cb9a5b180d76499d97aead"> 2165</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaafca81172ed857ce6b94582fcaada87c.html#gaafca81172ed857ce6b94582fcaada87c"> 2166</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEDRV                     ((uint32_t)0x00000018)        </span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa9e761cf5e09906a38e9c7e8e750514c.html#gaa9e761cf5e09906a38e9c7e8e750514c"> 2169</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEDRV_0                   ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2bf168a5913ecf4eb6eb5f87a825aa58.html#ga2bf168a5913ecf4eb6eb5f87a825aa58"> 2170</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEDRV_1                   ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL                     ((uint32_t)0x00000300)        </span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabe30dbd38f6456990ee641648bc05d40.html#gabe30dbd38f6456990ee641648bc05d40"> 2173</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                   ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6701d58e40e4c16e9be49436fcbe23d0.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 2174</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                   ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaac4e378027f3293ec520ed6d18c633f4.html#gaac4e378027f3293ec520ed6d18c633f4"> 2177</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_NOCLOCK             ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf9c65ae31ae9175346857b1ace10645c.html#gaf9c65ae31ae9175346857b1ace10645c"> 2178</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSE                 ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga07f6cd2e581dabf6d442145603033205.html#ga07f6cd2e581dabf6d442145603033205"> 2179</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSI                 ((uint32_t)0x00000200)        </span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga66773d3ffb98fb0c7a72e39a224f1cfd.html#ga66773d3ffb98fb0c7a72e39a224f1cfd"> 2180</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_HSE                 ((uint32_t)0x00000300)        </span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((uint32_t)0x00008000)        </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga79ea6f2df75f09b17df9582037ed6a53.html#ga79ea6f2df75f09b17df9582037ed6a53"> 2183</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_BDRST                      ((uint32_t)0x00010000)        </span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CSR register  ********************/</span><span class="preprocessor">  </span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define  RCC_CSR_LSION                       ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga803cbf97bda1ebaf9afee2a3c9f0851b.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 2187</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab569110e757aee573ebf9ad80812e8bb.html#gab569110e757aee573ebf9ad80812e8bb"> 2188</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_V18PWRRSTF                 ((uint32_t)0x00800000)        </span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga27b69a225968d4cc74a0390b729a3baf.html#ga27b69a225968d4cc74a0390b729a3baf"> 2189</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RMVF                        ((uint32_t)0x01000000)        </span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafc26c5996b14005a70afbeaa29aae716.html#gafc26c5996b14005a70afbeaa29aae716"> 2190</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_OBL                         ((uint32_t)0x02000000)        </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga465307306b8e94ad8ed61f8aa62b62e5.html#ga465307306b8e94ad8ed61f8aa62b62e5"> 2191</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PINRSTF                     ((uint32_t)0x04000000)        </span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4e26d2902d11e638cd0b702332f53ab1.html#ga4e26d2902d11e638cd0b702332f53ab1"> 2192</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((uint32_t)0x08000000)        </span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga837e2d7e2395ac45ebe2aea95ecde9bf.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 2193</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((uint32_t)0x10000000)        </span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga16e89534934436ee8958440882b71e6f.html#ga16e89534934436ee8958440882b71e6f"> 2194</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_IWDGRSTF                    ((uint32_t)0x20000000)        </span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga22a7079ba87dd7acd5ed7fe7b704e85f.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 2195</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((uint32_t)0x40000000)        </span></div>
<div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacabd7bbde7e78c9c8f5fd46e34771826.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 2196</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((uint32_t)0x80000000)        </span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_AHBRSTR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOARST                ((uint32_t)0x00020000)         </span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga327f966b6e8dc82dc0ac950539ce0407.html#ga327f966b6e8dc82dc0ac950539ce0407"> 2200</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOBRST                ((uint32_t)0x00040000)         </span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab07dc17b79c908bdbf9cf196947d0035.html#gab07dc17b79c908bdbf9cf196947d0035"> 2201</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOCRST                ((uint32_t)0x00080000)         </span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5b837c7b81c1a4b8f986c23b7c5b5afa.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa"> 2202</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIODRST                ((uint32_t)0x00010000)         </span></div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9054c3b77b70344f0edb27e3397fee77.html#ga9054c3b77b70344f0edb27e3397fee77"> 2203</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_GPIOFRST                ((uint32_t)0x00040000)         </span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga74e619b0f46c362da4e814d044e9bf86.html#ga74e619b0f46c362da4e814d044e9bf86"> 2204</a></span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_TSRST                   ((uint32_t)0x00100000)         </span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160; </div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1                   ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga29c2e4e6138d343351d8d234178b407b.html#ga29c2e4e6138d343351d8d234178b407b"> 2209</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_0                 ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad35619feb4e7d135a017c715622a72db.html#gad35619feb4e7d135a017c715622a72db"> 2210</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_1                 ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7a5d665166bc732ac6cd7265420e1ebe.html#ga7a5d665166bc732ac6cd7265420e1ebe"> 2211</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_2                 ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7f98a5dffd149c07eb4b8d3168041b95.html#ga7f98a5dffd149c07eb4b8d3168041b95"> 2212</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_3                 ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV1              ((uint32_t)0x00000000)        </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaed0137c2d5227241be388d08e8f2884a.html#gaed0137c2d5227241be388d08e8f2884a"> 2215</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV2              ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac99133113e5cb72d636958a1a85edb83.html#gac99133113e5cb72d636958a1a85edb83"> 2216</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV3              ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga59c4383a642f4e7bdc77100a342e3426.html#ga59c4383a642f4e7bdc77100a342e3426"> 2217</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV4              ((uint32_t)0x00000003)        </span></div>
<div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf989121d7860aed206258c647c824a35.html#gaf989121d7860aed206258c647c824a35"> 2218</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV5              ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga10e2eb460f21bbd6712f99514fa6ab7b.html#ga10e2eb460f21bbd6712f99514fa6ab7b"> 2219</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV6              ((uint32_t)0x00000005)        </span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0b5c0dd3900ceac6cf6357d0c11cfbe9.html#ga0b5c0dd3900ceac6cf6357d0c11cfbe9"> 2220</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV7              ((uint32_t)0x00000006)        </span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacccd376d75cd7f63a65e8ebb4e52cdaf.html#gacccd376d75cd7f63a65e8ebb4e52cdaf"> 2221</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV8              ((uint32_t)0x00000007)        </span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae45781e40834dadbb9933559a4d051c2.html#gae45781e40834dadbb9933559a4d051c2"> 2222</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV9              ((uint32_t)0x00000008)        </span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga17aa7ceca34248fa1efc567a83bbbfc8.html#ga17aa7ceca34248fa1efc567a83bbbfc8"> 2223</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV10             ((uint32_t)0x00000009)        </span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga13190b1a2a605beb359583986618b780.html#ga13190b1a2a605beb359583986618b780"> 2224</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV11             ((uint32_t)0x0000000A)        </span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad1004579b9d8e6707555a4c3a89bdacd.html#gad1004579b9d8e6707555a4c3a89bdacd"> 2225</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV12             ((uint32_t)0x0000000B)        </span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga950136ac3ea561bb6667ea7d746fa5a6.html#ga950136ac3ea561bb6667ea7d746fa5a6"> 2226</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV13             ((uint32_t)0x0000000C)        </span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf777308d402e62ad5e3ab9d579072dc.html#gadf777308d402e62ad5e3ab9d579072dc"> 2227</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV14             ((uint32_t)0x0000000D)        </span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7c228730ff2cc7c254c678593eee595e.html#ga7c228730ff2cc7c254c678593eee595e"> 2228</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV15             ((uint32_t)0x0000000E)        </span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga84c5920151a6d1d23ef2a63c7aa8a64e.html#ga84c5920151a6d1d23ef2a63c7aa8a64e"> 2229</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV16             ((uint32_t)0x0000000F)        </span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR3 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160; </div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART1SW                  ((uint32_t)0x00000003)        </span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab7ecf61cefe76571a3492ec9f9df6407.html#gab7ecf61cefe76571a3492ec9f9df6407"> 2234</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART1SW_0                ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga68c8a42d41af73ea167f23af4e14a16a.html#ga68c8a42d41af73ea167f23af4e14a16a"> 2235</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_USART1SW_1                ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6720ded5376daa5b634d1f2b21f99db0.html#ga6720ded5376daa5b634d1f2b21f99db0"> 2237</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_I2C1SW                    ((uint32_t)0x00000010)        </span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae5a2d49d45df299ff751fb904570d070.html#gae5a2d49d45df299ff751fb904570d070"> 2238</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_CECSW                     ((uint32_t)0x00000040)        </span></div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0af3b9205dcc951e615711998db2ac85.html#ga0af3b9205dcc951e615711998db2ac85"> 2239</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR3_ADCSW                     ((uint32_t)0x00000100)        </span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CR2 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define  RCC_CR2_HSI14ON                     ((uint32_t)0x00000001)        </span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf600a82eec2d1445e91af6f98baf042e.html#gaf600a82eec2d1445e91af6f98baf042e"> 2243</a></span>&#160;<span class="preprocessor">#define  RCC_CR2_HSI14RDY                    ((uint32_t)0x00000002)        </span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga28b35b97ca54ca0e6fe7053c4d500f04.html#ga28b35b97ca54ca0e6fe7053c4d500f04"> 2244</a></span>&#160;<span class="preprocessor">#define  RCC_CR2_HSI14DIS                    ((uint32_t)0x00000004)        </span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa9533da17718a4111cd8e1108b41d3a4.html#gaa9533da17718a4111cd8e1108b41d3a4"> 2245</a></span>&#160;<span class="preprocessor">#define  RCC_CR2_HSI14TRIM                   ((uint32_t)0x000000F8)        </span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga45b76ccb2dacdf483d281725ce92d61a.html#ga45b76ccb2dacdf483d281725ce92d61a"> 2246</a></span>&#160;<span class="preprocessor">#define  RCC_CR2_HSI14CAL                    ((uint32_t)0x0000FF00)        </span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#define RTC_TR_PM                            ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define RTC_TR_HT                            ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                          ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                          ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define RTC_TR_HU                            ((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                          ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                          ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                          ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                          ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define RTC_TR_MNT                           ((uint32_t)0x00007000)</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                         ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                         ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                         ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define RTC_TR_MNU                           ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                         ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                         ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                         ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                         ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define RTC_TR_ST                            ((uint32_t)0x00000070)</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                          ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                          ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define RTC_TR_SU                            ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                          ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                          ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160; </div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define RTC_DR_YT                            ((uint32_t)0x00F00000)</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                          ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                          ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                          ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                          ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define RTC_DR_YU                            ((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                          ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                          ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                          ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                          ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define RTC_DR_WDU                           ((uint32_t)0x0000E000)</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                         ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                         ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                         ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define RTC_DR_MT                            ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define RTC_DR_MU                            ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                          ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                          ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                          ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                          ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define RTC_DR_DT                            ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                          ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define RTC_DR_DU                            ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                          ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                          ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                          ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                          ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160; </div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">#define RTC_CR_COE                           ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                          ((uint32_t)0x00600000)</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                        ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                        ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">#define RTC_CR_POL                           ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#define RTC_CR_CALSEL                        ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define RTC_CR_BCK                           ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                         ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                         ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                          ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                        ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define RTC_CR_TSE                           ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                         ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define RTC_CR_DCE                           ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define RTC_CR_FMT                           ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                        ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160; </div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF                      ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F                       ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                        ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                          ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                         ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                        ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                          ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                        ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                         ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160; </div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A                    ((uint32_t)0x007F0000)</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S                    ((uint32_t)0x00007FFF)</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160; </div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4                      ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL                     ((uint32_t)0x40000000)</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                        ((uint32_t)0x30000000)</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0                      ((uint32_t)0x10000000)</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1                      ((uint32_t)0x20000000)</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                        ((uint32_t)0x0F000000)</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0                      ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1                      ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2                      ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3                      ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3                      ((uint32_t)0x00800000)</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                        ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                        ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0                      ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1                      ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                        ((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0                      ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1                      ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2                      ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3                      ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2                      ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT                       ((uint32_t)0x00007000)</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0                     ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1                     ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2                     ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU                       ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0                     ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1                     ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2                     ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3                     ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1                      ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                        ((uint32_t)0x00000070)</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0                      ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1                      ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2                      ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                        ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0                      ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1                      ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2                      ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3                      ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160; </div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                          ((uint32_t)0x000000FF)</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160; </div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define RTC_SSR_SS                           ((uint32_t)0x0003FFFF)</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160; </div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS                     ((uint32_t)0x00007FFF)</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S                     ((uint32_t)0x80000000)</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160; </div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                          ((uint32_t)0x00400000)</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                          ((uint32_t)0x00300000)</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                        ((uint32_t)0x00100000)</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                        ((uint32_t)0x00200000)</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                          ((uint32_t)0x000F0000)</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                        ((uint32_t)0x00010000)</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                        ((uint32_t)0x00020000)</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                        ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                        ((uint32_t)0x00080000)</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                         ((uint32_t)0x00007000)</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0                       ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1                       ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                         ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1                       ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2                       ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3                       ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                          ((uint32_t)0x00000070)</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                        ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                        ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                        ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                          ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                        ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                        ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                        ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160; </div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                         ((uint32_t)0x0000E000)</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0                       ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1                       ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2                       ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                          ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                          ((uint32_t)0x00000F00)</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                        ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                        ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                        ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                        ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                          ((uint32_t)0x00000030)</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                        ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                        ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                          ((uint32_t)0x0000000F)</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                        ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                        ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                        ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                        ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160; </div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                         ((uint32_t)0x0003FFFF)</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160; </div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define RTC_CAL_CALP                         ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define RTC_CAL_CALW8                        ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define RTC_CAL_CALW16                       ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM                         ((uint32_t)0x000001FF)</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_0                       ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_1                       ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_2                       ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_3                       ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_4                       ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_5                       ((uint32_t)0x00000020)</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_6                       ((uint32_t)0x00000040)</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_7                       ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define RTC_CAL_CALM_8                       ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160; </div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               ((uint32_t)0x00040000)</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS                  ((uint32_t)0x00008000)</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH                   ((uint32_t)0x00006000)</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0                 ((uint32_t)0x00002000)</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1                 ((uint32_t)0x00004000)</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT                    ((uint32_t)0x00001800)</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0                  ((uint32_t)0x00000800)</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1                  ((uint32_t)0x00001000)</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ                   ((uint32_t)0x00000700)</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0                 ((uint32_t)0x00000100)</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1                 ((uint32_t)0x00000200)</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2                 ((uint32_t)0x00000400)</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS                     ((uint32_t)0x00000080)</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2EDGE                  ((uint32_t)0x00000010)</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E                     ((uint32_t)0x00000008)</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE                     ((uint32_t)0x00000004)</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG                   ((uint32_t)0x00000002)</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E                     ((uint32_t)0x00000001)</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160; </div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS                  ((uint32_t)0x0F000000)</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0                ((uint32_t)0x01000000)</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1                ((uint32_t)0x02000000)</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2                ((uint32_t)0x04000000)</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3                ((uint32_t)0x08000000)</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS                      ((uint32_t)0x00007FFF)</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160; </div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#define RTC_BKP0R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160; </div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define RTC_BKP1R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160; </div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define RTC_BKP2R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160; </div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define RTC_BKP3R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160; </div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define RTC_BKP4R                            ((uint32_t)0xFFFFFFFF)</span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160; </div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment">/*                        Serial Peripheral Interface (SPI)                   */</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga97602d8ded14bbd2c1deadaf308755a3.html#ga97602d8ded14bbd2c1deadaf308755a3"> 2519</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2616a10f5118cdc68fbdf0582481e124.html#ga2616a10f5118cdc68fbdf0582481e124"> 2520</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5b3b6ae107fc37bf18e14506298d7a55.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 2521</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR                          ((uint16_t)0x0038)            </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga261af22667719a32b3ce566c1e261936.html#ga261af22667719a32b3ce566c1e261936"> 2522</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa364b123cf797044094cc229330ce321.html#gaa364b123cf797044094cc229330ce321"> 2523</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga45e93d18c8966964ed1926d5ca87ef46.html#ga45e93d18c8966964ed1926d5ca87ef46"> 2524</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga28b823d564e9d90150bcc6744b4ed622.html#ga28b823d564e9d90150bcc6744b4ed622"> 2525</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SPE                         ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac5a646d978d3b98eb7c6a5d95d75c3f9.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 2526</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab929e9d5ddbb66f229c501ab18d0e6e8.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 2527</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSI                         ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5f154374b58c0234f82ea326cb303a1e.html#ga5f154374b58c0234f82ea326cb303a1e"> 2528</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSM                         ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0e236047e05106cf1ba7929766311382.html#ga0e236047e05106cf1ba7929766311382"> 2529</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9ffecf774b84a8cdc11ab1f931791883.html#ga9ffecf774b84a8cdc11ab1f931791883"> 2530</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCL                        ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3828b6114d16fada0dea07b902377a5c.html#ga3828b6114d16fada0dea07b902377a5c"> 2531</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga57072f13c2e54c12186ae8c5fdecb250.html#ga57072f13c2e54c12186ae8c5fdecb250"> 2532</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac9339b7c6466f09ad26c26b3bb81c51b.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 2533</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga378953916b7701bd49f063c0366b703f.html#ga378953916b7701bd49f063c0366b703f"> 2534</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf23c590d98279634af05550702a806da.html#gaf23c590d98279634af05550702a806da"> 2538</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3eee671793983a3bd669c9173b2ce210.html#ga3eee671793983a3bd669c9173b2ce210"> 2539</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae94612b95395eff626f5f3d7d28352dd.html#gae94612b95395eff626f5f3d7d28352dd"> 2540</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_NSSP                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2e7d9d05424a68e6b02b82280541dbd2.html#ga2e7d9d05424a68e6b02b82280541dbd2"> 2541</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_FRF                         ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga09e3f41fa2150831afaac191046087f2.html#ga09e3f41fa2150831afaac191046087f2"> 2542</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf18705567de7ab52a62e5ef3ba27418b.html#gaf18705567de7ab52a62e5ef3ba27418b"> 2543</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 2544</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga23f683a1252ccaf625cae1a978989b2c.html#ga23f683a1252ccaf625cae1a978989b2c"> 2545</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_DS                          ((uint16_t)0x0F00)            </span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad72d3bea8f7b00a3aed164205560883e.html#gad72d3bea8f7b00a3aed164205560883e"> 2546</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_DS_0                        ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1c8b0bd4da867611af0da029844516da.html#ga1c8b0bd4da867611af0da029844516da"> 2547</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_DS_1                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac6a617224e715578574d6ecd4218624e.html#gac6a617224e715578574d6ecd4218624e"> 2548</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_DS_2                        ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadab568575d59e159d7b607216a02c802.html#gadab568575d59e159d7b607216a02c802"> 2549</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_DS_3                        ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab05715df3b87f83b5caf3509e7b2eb34.html#gab05715df3b87f83b5caf3509e7b2eb34"> 2550</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_FRXTH                       ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6e02994914afef4270508bc3219db477.html#ga6e02994914afef4270508bc3219db477"> 2551</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_LDMARX                      ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa9d127b9a82de6ac3bbd50943f4691cc.html#gaa9d127b9a82de6ac3bbd50943f4691cc"> 2552</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_LDMATX                      ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define  SPI_SR_RXNE                         ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga40e14de547aa06864abcd4b0422d8b48.html#ga40e14de547aa06864abcd4b0422d8b48"> 2556</a></span>&#160;<span class="preprocessor">#define  SPI_SR_TXE                          ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 2557</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga81bd052f0b2e819ddd6bb16c2292a2de.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 2558</a></span>&#160;<span class="preprocessor">#define  SPI_SR_UDR                          ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga13d3292e963499c0e9a36869909229e6.html#ga13d3292e963499c0e9a36869909229e6"> 2559</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga69e543fa9584fd636032a3ee735f750b.html#ga69e543fa9584fd636032a3ee735f750b"> 2560</a></span>&#160;<span class="preprocessor">#define  SPI_SR_MODF                         ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabaa043349833dc7b8138969c64f63adf.html#gabaa043349833dc7b8138969c64f63adf"> 2561</a></span>&#160;<span class="preprocessor">#define  SPI_SR_OVR                          ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa8d902302c5eb81ce4a57029de281232.html#gaa8d902302c5eb81ce4a57029de281232"> 2562</a></span>&#160;<span class="preprocessor">#define  SPI_SR_BSY                          ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa3498df67729ae048dc5f315ef7c16bf.html#gaa3498df67729ae048dc5f315ef7c16bf"> 2563</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FRE                          ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gace2c7cac9431231663af42e6f5aabce6.html#gace2c7cac9431231663af42e6f5aabce6"> 2564</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FRLVL                        ((uint16_t)0x0600)            </span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga60df84101c523802832c4d1a2895d665.html#ga60df84101c523802832c4d1a2895d665"> 2565</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FRLVL_0                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa71097020570fca9a40525ab885006c6.html#gaa71097020570fca9a40525ab885006c6"> 2566</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FRLVL_1                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab005ca7ab6c83b59888e4f6185fd2495.html#gab005ca7ab6c83b59888e4f6185fd2495"> 2567</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FTLVL                        ((uint16_t)0x1800)            </span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga17880f1e186033ebc6917c008a623371.html#ga17880f1e186033ebc6917c008a623371"> 2568</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FTLVL_0                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga39582c6501a37d23965a05094b45b960.html#ga39582c6501a37d23965a05094b45b960"> 2569</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FTLVL_1                      ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define  SPI_DR_DR                           ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9c362b3d703698a7891f032f6b29056f.html#ga9c362b3d703698a7891f032f6b29056f"> 2585</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((uint16_t)0x0006)            </span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacc12f9d2003ab169a3f68e9d809f84ae.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 2586</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa20ad624085d2e533eea3662cb03d8fa.html#gaa20ad624085d2e533eea3662cb03d8fa"> 2587</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadf6e940d195fa1633cb1b23414f00412.html#gadf6e940d195fa1633cb1b23414f00412"> 2588</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c5be1f1c8b4689643e04cd5034e7f5f.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 2589</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((uint16_t)0x0030)            </span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7a822a80be3a51524b42491248f8031f.html#ga7a822a80be3a51524b42491248f8031f"> 2590</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafeba0a45703463dfe05334364bdacbe8.html#gafeba0a45703463dfe05334364bdacbe8"> 2591</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0142a3667f59bce9bae80d31e88a124a.html#ga0142a3667f59bce9bae80d31e88a124a"> 2592</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga66a29efc32a31f903e89b7ddcd20857b.html#ga66a29efc32a31f903e89b7ddcd20857b"> 2593</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((uint16_t)0x0300)            </span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf09fd11f6f97000266b30b015bf2cb68.html#gaf09fd11f6f97000266b30b015bf2cb68"> 2594</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga421c94680ee8a2583419e2b0c89e995e.html#ga421c94680ee8a2583419e2b0c89e995e"> 2595</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga80c398b9e79fcc61a497f9d7dd910352.html#ga80c398b9e79fcc61a497f9d7dd910352"> 2596</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga30d76c7552c91bbd5cbac70d9c56ebb3.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 2597</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((uint16_t)0x00FF)            </span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga406ce88b2580a421f5b28bdbeb303543.html#ga406ce88b2580a421f5b28bdbeb303543"> 2601</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_ODD                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3d6d4136a5ae12f9bd5940324282355a.html#ga3d6d4136a5ae12f9bd5940324282355a"> 2602</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment">/*                       System Configuration (SYSCFG)                        */</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE               ((uint32_t)0x00000003) </span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae844133af99402c342767b0406cb874d.html#gae844133af99402c342767b0406cb874d"> 2611</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_0             ((uint32_t)0x00000001) </span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafc84f4abe53c4d2516ab017626477817.html#gafc84f4abe53c4d2516ab017626477817"> 2612</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_1             ((uint32_t)0x00000002) </span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa51c3dbda77acf522defca9e8b8801a3.html#gaa51c3dbda77acf522defca9e8b8801a3"> 2613</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ADC_DMA_RMP            ((uint32_t)0x00000100) </span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad54abc7be3abb562bbd087897e3bc074.html#gad54abc7be3abb562bbd087897e3bc074"> 2614</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1TX_DMA_RMP       ((uint32_t)0x00000200) </span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae7367a50bd43ea5a8af81884df48f254.html#gae7367a50bd43ea5a8af81884df48f254"> 2615</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1RX_DMA_RMP       ((uint32_t)0x00000400) </span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gada73e24f0db4c17bb3ff19c42799fdaf.html#gada73e24f0db4c17bb3ff19c42799fdaf"> 2616</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP          ((uint32_t)0x00000800) </span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf7fa1213ab68bcce2a480325814366ff.html#gaf7fa1213ab68bcce2a480325814366ff"> 2617</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP          ((uint32_t)0x00001000) </span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93eb83f8ea3091f030fdfad3fdae926b.html#ga93eb83f8ea3091f030fdfad3fdae926b"> 2618</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB6            ((uint32_t)0x00010000) </span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga60cd7909ee96ba91280daff7fac4f76a.html#ga60cd7909ee96ba91280daff7fac4f76a"> 2619</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB7            ((uint32_t)0x00020000) </span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga65a2cd1a2a0ef7012e87fa06c5e8cb05.html#ga65a2cd1a2a0ef7012e87fa06c5e8cb05"> 2620</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB8            ((uint32_t)0x00040000) </span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8df0fd48121dfd545c2e005da130d867.html#ga8df0fd48121dfd545c2e005da130d867"> 2621</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB9            ((uint32_t)0x00080000) </span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaee2ff2bb9e8f061cdc2de4b585f08747.html#gaee2ff2bb9e8f061cdc2de4b585f08747"> 2622</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C1           ((uint32_t)0x00100000) </span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga67a8583f272d6806752311933f61f7dc.html#ga67a8583f272d6806752311933f61f7dc"> 2623</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA9            ((uint32_t)0x00400000) </span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga397968e4c00d429c3b9645172243151a.html#ga397968e4c00d429c3b9645172243151a"> 2624</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA10           ((uint32_t)0x00800000) </span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            ((uint16_t)0x000F) </span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga75b70d07448c3037234bc2abb8e3d884.html#ga75b70d07448c3037234bc2abb8e3d884"> 2628</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            ((uint16_t)0x00F0) </span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7fc84838c77f799cb7e57d6e97c6c16d.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 2629</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            ((uint16_t)0x0F00) </span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d0a0a6b8223777937d8c9012658d6cd.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 2630</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            ((uint16_t)0xF000) </span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 2636</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB         ((uint16_t)0x0001) </span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf43c9ef6b61e39655cbe969967c79a69.html#gaf43c9ef6b61e39655cbe969967c79a69"> 2637</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC         ((uint16_t)0x0002) </span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga861a4d7b48ffd93997267baaad12fd51.html#ga861a4d7b48ffd93997267baaad12fd51"> 2638</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF         ((uint16_t)0x0003) </span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf4b78c30e4ef4fa441582eb3c102865d.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 2644</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB         ((uint16_t)0x0010) </span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga19a11fce288d19546c76257483e0dcb6.html#ga19a11fce288d19546c76257483e0dcb6"> 2645</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC         ((uint16_t)0x0020) </span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae45a8c814b13fa19f157364dc715c08a.html#gae45a8c814b13fa19f157364dc715c08a"> 2646</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF         ((uint16_t)0x0030) </span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4096f472e87e021f4d4c94457ddaf5f1.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 2652</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB         ((uint16_t)0x0100) </span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8cd240d61fd8a9666621f0dee07a08e5.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 2653</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC         ((uint16_t)0x0200) </span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga03ce7faaf56aa9efcc74af65619e275e.html#ga03ce7faaf56aa9efcc74af65619e275e"> 2654</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD         ((uint16_t)0x0300) </span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga45ed24773c389f4477944c2c43d106c0.html#ga45ed24773c389f4477944c2c43d106c0"> 2660</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB         ((uint16_t)0x1000) </span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga652183838bb096717551bf8a1917c257.html#ga652183838bb096717551bf8a1917c257"> 2661</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC         ((uint16_t)0x2000) </span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            ((uint16_t)0x000F) </span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad2a57b4872977812e60d521268190e1e.html#gad2a57b4872977812e60d521268190e1e"> 2665</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            ((uint16_t)0x00F0) </span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6682a1b97b04c5c33085ffd2827ccd17.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 2666</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            ((uint16_t)0x0F00) </span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6c50caf6019fd7d5038d77e61f57ad7b.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 2667</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            ((uint16_t)0xF000) </span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga51147f1747daf48dbcfad03285ae8889.html#ga51147f1747daf48dbcfad03285ae8889"> 2673</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB         ((uint16_t)0x0001) </span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga917aeb0df688d6b34785085fc85d9e47.html#ga917aeb0df688d6b34785085fc85d9e47"> 2674</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC         ((uint16_t)0x0002) </span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga14ac312beeb19d3bb34a552546477613.html#ga14ac312beeb19d3bb34a552546477613"> 2675</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF         ((uint16_t)0x0003) </span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb9581c515a4bdf1ed88fe96d8c24794.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 2681</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB         ((uint16_t)0x0010) </span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga90a3f610234dfa13f56e72c76a12be74.html#ga90a3f610234dfa13f56e72c76a12be74"> 2682</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC         ((uint16_t)0x0020) </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 2683</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF         ((uint16_t)0x0030) </span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 2689</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB         ((uint16_t)0x0100) </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6528de8e4ca8741e86ae254e1d6b2a70.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 2690</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC         ((uint16_t)0x0200) </span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga53d8745705d5eb84c70a8554f61d59ac.html#ga53d8745705d5eb84c70a8554f61d59ac"> 2691</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF         ((uint16_t)0x0300) </span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2f1bfd3af524288b6ce54d7f9aef410a.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 2697</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB         ((uint16_t)0x1000) </span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab18d324986b18858f901febbcc2a57b7.html#gab18d324986b18858f901febbcc2a57b7"> 2698</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC         ((uint16_t)0x2000) </span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae9f53618d9cf13af2b2ecf191da8595a.html#gae9f53618d9cf13af2b2ecf191da8595a"> 2699</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF         ((uint16_t)0x3000) </span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            ((uint16_t)0x000F) </span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf2a656b18cc728e38acb72cf8d7e7935.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 2703</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            ((uint16_t)0x00F0) </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga002462e4c233adc6dd502de726994575.html#ga002462e4c233adc6dd502de726994575"> 2704</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           ((uint16_t)0x0F00) </span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8fc06b17c3b3d393b749bf9924a43a80.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 2705</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           ((uint16_t)0xF000) </span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae1c6843a871f1a06ca25c0de50048b10.html#gae1c6843a871f1a06ca25c0de50048b10"> 2711</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB         ((uint16_t)0x0001) </span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4818dc7bffc8dfc2acc48995a62e66c5.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 2712</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC         ((uint16_t)0x0002) </span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA         ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93e284e59c4ff887b2e79851ac0a81c4.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 2718</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB         ((uint16_t)0x0010) </span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa9271cbc1ed09774a5fef4b379cab260.html#gaa9271cbc1ed09774a5fef4b379cab260"> 2719</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC         ((uint16_t)0x0020) </span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga25acdbb9e916c440c41a060d861130ee.html#ga25acdbb9e916c440c41a060d861130ee"> 2725</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB        ((uint16_t)0x0100) </span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab8d9aec4349bf38a4a9753b267b7de7e.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 2726</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC        ((uint16_t)0x0200) </span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0ca8a85d4512677eff6ed2aac897a366.html#ga0ca8a85d4512677eff6ed2aac897a366"> 2732</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB        ((uint16_t)0x1000) </span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaedb3a8cc6b1763e303986553c0e4e7f8.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 2733</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC        ((uint16_t)0x2000) </span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           ((uint16_t)0x000F) </span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9d4b31f4a75d935b6a52afe6a16463d1.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 2737</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           ((uint16_t)0x00F0) </span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7f04cda5bfe876431d5ad864302d7fa1.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 2738</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           ((uint16_t)0x0F00) </span></div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabde06df3ec6e357374820a5a615991aa.html#gabde06df3ec6e357374820a5a615991aa"> 2739</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           ((uint16_t)0xF000) </span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3ceaa63866465faa8145ce0c5d9a44d0.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 2745</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB        ((uint16_t)0x0001) </span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad8b00a462533a83c75c588340a2fa710.html#gad8b00a462533a83c75c588340a2fa710"> 2746</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC        ((uint16_t)0x0002) </span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0514aaa894c9be44ba47c1346756f90b.html#ga0514aaa894c9be44ba47c1346756f90b"> 2752</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB        ((uint16_t)0x0010) </span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga34e6776e3ebfecc9e78c5aec77c48eff.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 2753</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC        ((uint16_t)0x0020) </span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7ad140a68e3e4e0406a182a504679ea9.html#ga7ad140a68e3e4e0406a182a504679ea9"> 2759</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB        ((uint16_t)0x0100) </span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 2760</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC        ((uint16_t)0x0200) </span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA        ((uint16_t)0x0000) </span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae2f28920677dd99f9132ed28f7b1d5e2.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 2766</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB        ((uint16_t)0x1000) </span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga412f44d6a8f8f60420d7e7f8b5635e09.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 2767</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC        ((uint16_t)0x2000) </span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR2 register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK               ((uint32_t)0x00000001) </span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaac939ecc4db525e0d0e1297df2e910aa.html#gaac939ecc4db525e0d0e1297df2e910aa"> 2771</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK          ((uint32_t)0x00000002) </span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadd7c8b11dd3e92a25e50df694b51c8cb.html#gadd7c8b11dd3e92a25e50df694b51c8cb"> 2772</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_PVD_LOCK                  ((uint32_t)0x00000004) </span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1f8c73dd43123c5d1802b8f1d1684546.html#ga1f8c73dd43123c5d1802b8f1d1684546"> 2773</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PE                   ((uint32_t)0x00000100) </span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment">/*                               Timers (TIM)                                 */</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define  TIM_CR1_CEN                         ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga93d86355e5e3b399ed45e1ca83abed2a.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 2782</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa4f2a9f0cf7b60e3c623af451f141f3c.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 2783</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_URS                         ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga06c997c2c23e8bef7ca07579762c113b.html#ga06c997c2c23e8bef7ca07579762c113b"> 2784</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_OPM                         ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d3d1488296350af6d36fbbf71905d29.html#ga6d3d1488296350af6d36fbbf71905d29"> 2785</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_DIR                         ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS                         ((uint16_t)0x0060)            </span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga352b3c389bde13dd6049de0afdd874f1.html#ga352b3c389bde13dd6049de0afdd874f1"> 2788</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga83ca6f7810aba73dc8c12f22092d97a2.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 2789</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD                         ((uint16_t)0x0300)            </span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 2794</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga458d536d82aa3db7d227b0f00b36808f.html#ga458d536d82aa3db7d227b0f00b36808f"> 2795</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define  TIM_CR2_CCPC                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaae22c9c1197107d6fa629f419a29541e.html#gaae22c9c1197107d6fa629f419a29541e"> 2799</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCUS                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf0328c1339b2b1633ef7a8db4c02d0d5.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 2800</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS                         ((uint16_t)0x0070)            </span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa6987d980e5c4c71c7d0faa1eb97a45.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 2803</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf3e55308e84106d6501201e66bd46ab6.html#gaf3e55308e84106d6501201e66bd46ab6"> 2804</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 2805</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c.html#gad07504497b70af628fa1aee8fe7ef63c"> 2808</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1                        ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga31b26bf058f88d771c33aff85ec89358.html#ga31b26bf058f88d771c33aff85ec89358"> 2809</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1N                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae61f8d54923999fffb6db381e81f2b69.html#gae61f8d54923999fffb6db381e81f2b69"> 2810</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2                        ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga61467648a433bd887683b9a4760021fa.html#ga61467648a433bd887683b9a4760021fa"> 2811</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2N                       ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga769146db660b832f3ef26f892b567bd4.html#ga769146db660b832f3ef26f892b567bd4"> 2812</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3                        ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad974d7c91edf6f1bd47e892b3b6f7565.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 2813</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3N                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga20fb9b62a7e8d114fbd180abd9f8ceae.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 2814</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS4                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint16_t)0x0007)            </span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea.html#gae92349731a6107e0f3a251b44a67c7ea"> 2818</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d1ebece401aeb12abd466d2eafa78b2.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 2819</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa980a3121ab6cda5a4a42b959da8421e.html#gaa980a3121ab6cda5a4a42b959da8421e"> 2820</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define  TIM_SMCR_OCCS                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS                         ((uint16_t)0x0070)            </span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8680e719bca2b672d850504220ae51fc.html#ga8680e719bca2b672d850504220ae51fc"> 2825</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 2826</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacb82212fcc89166a43ff97542da9182d.html#gacb82212fcc89166a43ff97542da9182d"> 2827</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint16_t)0x0F00)            </span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae2ed8b32d9eb8eea251bd1dac4f34668.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 2832</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga43745c2894cfc1e5ee619ac85d8d5a62.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 2833</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga661e6cce23553cf0ad3a60d8573b9a2c.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 2834</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb5528381fb64ffbcc719de478391ae2.html#gafb5528381fb64ffbcc719de478391ae2"> 2835</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint16_t)0x3000)            </span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0ebb9e631876435e276211d88e797386.html#ga0ebb9e631876435e276211d88e797386"> 2838</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga00b43cd09557a69ed10471ed76b228d8.html#ga00b43cd09557a69ed10471ed76b228d8"> 2839</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga331a1d5f39d5f47b5409054e693fc651.html#ga331a1d5f39d5f47b5409054e693fc651"> 2842</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define  TIM_DIER_UIE                        ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 2846</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 2847</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga757c59b690770adebf33e20d3d9dec15.html#ga757c59b690770adebf33e20d3d9dec15"> 2848</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4edf003f04bcf250bddf5ed284201c2e.html#ga4edf003f04bcf250bddf5ed284201c2e"> 2849</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6ad0f562a014572793b49fe87184338b.html#ga6ad0f562a014572793b49fe87184338b"> 2850</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMIE                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gade8a374e04740aac1ece248b868522fe.html#gade8a374e04740aac1ece248b868522fe"> 2851</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TIE                        ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa755fef2c4e96c63f2ea1cd9a32f956a.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 2852</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_BIE                        ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1fcb0d6d9fb7486a5901032fd81aef6a.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 2853</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UDE                        ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9f47792b1c2f123464a2955f445c811.html#gab9f47792b1c2f123464a2955f445c811"> 2854</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae181bb16ec916aba8ba86f58f745fdfd.html#gae181bb16ec916aba8ba86f58f745fdfd"> 2855</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga58f97064991095b28c91028ca3cca28e.html#ga58f97064991095b28c91028ca3cca28e"> 2856</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 2857</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaba034412c54fa07024e516492748614.html#gaaba034412c54fa07024e516492748614"> 2858</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMDE                      ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga79c3fab9d33de953a0a7f7d6516c73bc.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 2859</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TDE                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define  TIM_SR_UIF                          ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac8c03fabc10654d2a3f76ea40fcdbde6.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 2863</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga449a61344a97608d85384c29f003c0e9.html#ga449a61344a97608d85384c29f003c0e9"> 2864</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga25a48bf099467169aa50464fbf462bd8.html#ga25a48bf099467169aa50464fbf462bd8"> 2865</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad3cf234a1059c0a04799e88382cdc0f2.html#gad3cf234a1059c0a04799e88382cdc0f2"> 2866</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacade8a06303bf216bfb03140c7e16cac.html#gacade8a06303bf216bfb03140c7e16cac"> 2867</a></span>&#160;<span class="preprocessor">#define  TIM_SR_COMIF                        ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91775c029171c4585e9cca6ebf1cd57a.html#ga91775c029171c4585e9cca6ebf1cd57a"> 2868</a></span>&#160;<span class="preprocessor">#define  TIM_SR_TIF                          ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7c8b16f3ced6ec03e9001276b134846e.html#ga7c8b16f3ced6ec03e9001276b134846e"> 2869</a></span>&#160;<span class="preprocessor">#define  TIM_SR_BIF                          ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6d52cd5a57c9a26b0d993c93d9875097.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 2870</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga819c4b27f8fa99b537c4407521f9780c.html#ga819c4b27f8fa99b537c4407521f9780c"> 2871</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3b7798da5863d559ea9a642af6658050.html#ga3b7798da5863d559ea9a642af6658050"> 2872</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf7a2d4c831eb641ba082156e41d03358.html#gaf7a2d4c831eb641ba082156e41d03358"> 2873</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define  TIM_EGR_UG                          ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga16f52a8e9aad153223405b965566ae91.html#ga16f52a8e9aad153223405b965566ae91"> 2877</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0a1318609761df5de5213e9e75b5aa6a.html#ga0a1318609761df5de5213e9e75b5aa6a"> 2878</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5423de00e86aeb8a4657a509af485055.html#ga5423de00e86aeb8a4657a509af485055"> 2879</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga064d2030abccc099ded418fd81d6aa07.html#ga064d2030abccc099ded418fd81d6aa07"> 2880</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1c4e5555dd3be8ab1e631d1053f4a305.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 2881</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_COMG                        ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadb06f8bb364307695c7d6a028391de7b.html#gadb06f8bb364307695c7d6a028391de7b"> 2882</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_TG                          ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2eabface433d6adaa2dee3df49852585.html#ga2eabface433d6adaa2dee3df49852585"> 2883</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_BG                          ((uint8_t)0x80)               </span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint16_t)0x0003)            </span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga95291df1eaf532c5c996d176648938eb.html#ga95291df1eaf532c5c996d176648938eb"> 2887</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1e4968b5500d58d1aebce888da31eb5d.html#ga1e4968b5500d58d1aebce888da31eb5d"> 2888</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9c5878e85ce02c22d8a374deebd1b6e.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 2891</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint16_t)0x0070)            </span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6ddb3dc889733e71d812baa3873cb13b.html#ga6ddb3dc889733e71d812baa3873cb13b"> 2894</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga410a4752a98081bad8ab3f72b28e7c5f.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 2895</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8b5f6ec25063483641d6dc065d96d2b5.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 2896</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint16_t)0x0300)            </span></div>
<div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacdb0986b78bea5b53ea61e4ddd667cbf.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 2901</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga52bb0e50c11c35dcf42aeff7f1c22874.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 2902</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3bf610cf77c3c6c936ce7c4f85992e6c.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 2905</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint16_t)0x7000)            </span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2326bafe64ba2ebdde908d66219eaa6f.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 2908</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadbb68b91da16ffd509a6c7a2a397083c.html#gadbb68b91da16ffd509a6c7a2a397083c"> 2909</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaedb673b7e2c016191579de704eb842e4.html#gaedb673b7e2c016191579de704eb842e4"> 2910</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160; </div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint16_t)0x000C)            </span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab46b7186665f5308cd2ca52acfb63e72.html#gab46b7186665f5308cd2ca52acfb63e72"> 2917</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga05673358a44aeaa56daefca67341b29d.html#ga05673358a44aeaa56daefca67341b29d"> 2918</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint16_t)0x00F0)            </span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab0ee123675d8b8f98b5a6eeeccf37912.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 2921</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7dde4afee556d2d8d22885f191da65a6.html#ga7dde4afee556d2d8d22885f191da65a6"> 2922</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga201491465e6864088210bccb8491be84.html#ga201491465e6864088210bccb8491be84"> 2923</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabaa55ab1e0109b055cabef579c32d67b.html#gabaa55ab1e0109b055cabef579c32d67b"> 2924</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint16_t)0x0C00)            </span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e8e704f9ce5742f45e15e3b3126aa9d.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 2927</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga39206b27b5b1c5941b2a14ee8e2f1223.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 2928</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint16_t)0xF000)            </span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2b942752d686c23323880ff576e7dffb.html#ga2b942752d686c23323880ff576e7dffb"> 2931</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5d75acd7072f28844074702683d8493f.html#ga5d75acd7072f28844074702683d8493f"> 2932</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga40e49318b54b16bda6fd7feea7c9a7dd.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 2933</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga932148c784f5cbee4dfcafcbadaf0107.html#ga932148c784f5cbee4dfcafcbadaf0107"> 2934</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint16_t)0x0003)            </span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2eabcc7e322b02c9c406b3ff70308260.html#ga2eabcc7e322b02c9c406b3ff70308260"> 2938</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 2939</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae6d8d2847058747ce23a648668ce4dba.html#gae6d8d2847058747ce23a648668ce4dba"> 2942</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint16_t)0x0070)            </span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga52095cae524adb237339bfee92e8168a.html#ga52095cae524adb237339bfee92e8168a"> 2945</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga899b26ffa9c5f30f143306b8598a537f.html#ga899b26ffa9c5f30f143306b8598a537f"> 2946</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91476ae2cc3449facafcad82569e14f8.html#ga91476ae2cc3449facafcad82569e14f8"> 2947</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint16_t)0x0300)            </span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga294e216b50edd1c2f891143e1f971048.html#ga294e216b50edd1c2f891143e1f971048"> 2952</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabebaa6bffd90b32563bd0fc1ff4a9499.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 2953</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga70dc197250c2699d470aea1a7a42ad57.html#ga70dc197250c2699d470aea1a7a42ad57"> 2956</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint16_t)0x7000)            </span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 2959</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad866f52cce9ce32e3c0d181007b82de5.html#gad866f52cce9ce32e3c0d181007b82de5"> 2960</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafd97b1c86dd4953f3382fea317d165af.html#gafd97b1c86dd4953f3382fea317d165af"> 2961</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160; </div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint16_t)0x000C)            </span></div>
<div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafc3d11f2e968752bc9ec7131c986c3a6.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 2968</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga588513395cbf8be6f4749c140fbf811c.html#ga588513395cbf8be6f4749c140fbf811c"> 2969</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint16_t)0x00F0)            </span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad218af6bd1de72891e1b85d582b766cd.html#gad218af6bd1de72891e1b85d582b766cd"> 2972</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga31d5450ebc9ac6ea833a2b341ceea061.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 2973</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga26f92a3f831685d6df7ab69e68181849.html#ga26f92a3f831685d6df7ab69e68181849"> 2974</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 2975</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint16_t)0x0C00)            </span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6fd7591e2de10272f7fafb08cdd1b7b0.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 2978</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga80f7d206409bc551eab06819e17451e4.html#ga80f7d206409bc551eab06819e17451e4"> 2979</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint16_t)0xF000)            </span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad51653fd06a591294d432385e794a19e.html#gad51653fd06a591294d432385e794a19e"> 2982</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7d5fc8b9a6ea27582cb6c25f9654888c.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 2983</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac4dcc1562c0c017493e4ee6b32354e85.html#gac4dcc1562c0c017493e4ee6b32354e85"> 2984</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2b96de7db8b71ac7e414f247b871a53c.html#ga2b96de7db8b71ac7e414f247b871a53c"> 2985</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3f494b9881e7b97bb2d79f7ad4e79937.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 2989</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0ca0aedba14241caff739afb3c3ee291.html#ga0ca0aedba14241caff739afb3c3ee291"> 2990</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NE                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga813056b3f90a13c4432aeba55f28957e.html#ga813056b3f90a13c4432aeba55f28957e"> 2991</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga403fc501d4d8de6cabee6b07acb81a36.html#ga403fc501d4d8de6cabee6b07acb81a36"> 2992</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga76392a4d63674cd0db0a55762458f16c.html#ga76392a4d63674cd0db0a55762458f16c"> 2993</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3136c6e776c6066509d298b6a9b34912.html#ga3136c6e776c6066509d298b6a9b34912"> 2994</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NE                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6a784649120eddec31998f34323d4156.html#ga6a784649120eddec31998f34323d4156"> 2995</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga387de559d8b16b16f3934fddd2aa969f.html#ga387de559d8b16b16f3934fddd2aa969f"> 2996</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1da114e666b61f09cf25f50cdaa7f81f.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 2997</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6220a5cd34c7a7a39e10c854aa00d2e5.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 2998</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NE                      ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad46cce61d3bd83b64257ba75e54ee1aa.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 2999</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4029686d3307111d3f9f4400e29e4521.html#ga4029686d3307111d3f9f4400e29e4521"> 3000</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga940b041ab5975311f42f26d314a4b621.html#ga940b041ab5975311f42f26d314a4b621"> 3001</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3faf23dc47e1b0877352d7f5a00f72e1.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 3002</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define  TIM_CNT_CNT                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define  TIM_PSC_PSC                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define  TIM_ARR_ARR                         ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define  TIM_RCR_REP                         ((uint8_t)0xFF)               </span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG                        ((uint16_t)0x00FF)            </span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabcf985e9c78f15e1e44b2bc4d2bafc67.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 3030</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4b575cca31b0e22ef1d5b842aa162bfc.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 3031</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0f33ae1e9b7847a60032a60d0cc7f81d.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 3032</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2f06a132eba960bd6cc972e3580d537c.html#ga2f06a132eba960bd6cc972e3580d537c"> 3033</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae7868643a65285fc7132f040c8950f43.html#gae7868643a65285fc7132f040c8950f43"> 3034</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga503b44e30a5fb77c34630d1faca70213.html#ga503b44e30a5fb77c34630d1faca70213"> 3035</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga83a12ecb0a8dd21bc164d9a345ea564f.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 3036</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf7d418cbd0db89991522cb6be34a017e.html#gaf7d418cbd0db89991522cb6be34a017e"> 3037</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK                       ((uint16_t)0x0300)            </span></div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7e4215d17f0548dfcf0b15fe4d0f4651.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 3040</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabbd1736c8172e7cd098bb591264b07bf.html#gabbd1736c8172e7cd098bb591264b07bf"> 3041</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSI                       ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab1cf04e70ccf3d4aba5afcf2496a411a.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 3044</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSR                       ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf9435f36d53c6be1107e57ab6a82c16e.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 3045</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKE                        ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga74250b040dd9fd9c09dcc54cdd6d86d8.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 3046</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKP                        ((uint16_t)0x2000)            </span></div>
<div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3247abbbf0d00260be051d176d88020e.html#ga3247abbbf0d00260be051d176d88020e"> 3047</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_AOE                        ((uint16_t)0x4000)            </span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509.html#ga59f15008050f91fa3ecc9eaaa971a509"> 3048</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_MOE                        ((uint16_t)0x8000)            </span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA                         ((uint16_t)0x001F)            </span></div>
<div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabf9051ecac123cd89f9d2a835e4cde2e.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 3052</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaaf610e5fe4bb4b10736242df3b62bba.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 3053</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9a0185643c163930e30f0a1cf5fe364e.html#ga9a0185643c163930e30f0a1cf5fe364e"> 3054</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa5a89b93b97b0968a7d5563a18ab9d1.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 3055</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga105f44ff18cbbd4ff4d60368c9184430.html#ga105f44ff18cbbd4ff4d60368c9184430"> 3056</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL                         ((uint16_t)0x1F00)            </span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab9e197a78484567d4c6093c28265f3eb.html#gab9e197a78484567d4c6093c28265f3eb"> 3059</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga677195c0b4892bb6717564c0528126a9.html#ga677195c0b4892bb6717564c0528126a9"> 3060</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad427ba987877e491f7a2be60e320dbea.html#gad427ba987877e491f7a2be60e320dbea"> 3061</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint16_t)0x0400)            </span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga369926f2a8ca5cf635ded9bb4619189c.html#ga369926f2a8ca5cf635ded9bb4619189c"> 3062</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint16_t)0x0800)            </span></div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7f1ec849c41d1abd46c528a4ac378c03.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 3063</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint16_t)0x1000)            </span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint16_t)0xFFFF)            </span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP                       ((uint16_t)0x0003)            </span></div>
<div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga51c00ee5f19b05fe995bf742ee5f8cad.html#ga51c00ee5f19b05fe995bf742ee5f8cad"> 3070</a></span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_0                     ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga72d96e36ed461e986b7aa037581d9d38.html#ga72d96e36ed461e986b7aa037581d9d38"> 3071</a></span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_1                     ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define  USART_CR1_UE                        ((uint32_t)0x00000001)            </span></div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2bb650676aaae4a5203f372d497d5947.html#ga2bb650676aaae4a5203f372d497d5947"> 3081</a></span>&#160;<span class="preprocessor">#define  USART_CR1_UESM                      ((uint32_t)0x00000002)            </span></div>
<div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga1bf035f3a6674183945975fdda9e5d3a.html#ga1bf035f3a6674183945975fdda9e5d3a"> 3082</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RE                        ((uint32_t)0x00000004)            </span></div>
<div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gada0d5d407a22264de847bc1b40a17aeb.html#gada0d5d407a22264de847bc1b40a17aeb"> 3083</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TE                        ((uint32_t)0x00000008)            </span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gade7f090b04fd78b755b43357ecaa9622.html#gade7f090b04fd78b755b43357ecaa9622"> 3084</a></span>&#160;<span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint32_t)0x00000010)            </span></div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5221d09eebd12445a20f221bf98066f8.html#ga5221d09eebd12445a20f221bf98066f8"> 3085</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint32_t)0x00000020)            </span></div>
<div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga91118f867adfdb2e805beea86666de04.html#ga91118f867adfdb2e805beea86666de04"> 3086</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TCIE                      ((uint32_t)0x00000040)            </span></div>
<div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa17130690a1ca95b972429eb64d4254e.html#gaa17130690a1ca95b972429eb64d4254e"> 3087</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint32_t)0x00000080)            </span></div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga70422871d15f974b464365e7fe1877e9.html#ga70422871d15f974b464365e7fe1877e9"> 3088</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PEIE                      ((uint32_t)0x00000100)            </span></div>
<div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga27405d413b6d355ccdb076d52fef6875.html#ga27405d413b6d355ccdb076d52fef6875"> 3089</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PS                        ((uint32_t)0x00000200)            </span></div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2e159d36ab2c93a2c1942df60e9eebbe.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 3090</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PCE                       ((uint32_t)0x00000400)            </span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga60f8fcf084f9a8514efafb617c70b074.html#ga60f8fcf084f9a8514efafb617c70b074"> 3091</a></span>&#160;<span class="preprocessor">#define  USART_CR1_WAKE                      ((uint32_t)0x00000800)            </span></div>
<div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad831dfc169fcf14b7284984dbecf322d.html#gad831dfc169fcf14b7284984dbecf322d"> 3092</a></span>&#160;<span class="preprocessor">#define  USART_CR1_M                         ((uint32_t)0x00001000)            </span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga95f0288b9c6aaeca7cb6550a2e6833e2.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 3093</a></span>&#160;<span class="preprocessor">#define  USART_CR1_MME                       ((uint32_t)0x00002000)            </span></div>
<div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d"> 3094</a></span>&#160;<span class="preprocessor">#define  USART_CR1_CMIE                      ((uint32_t)0x00004000)            </span></div>
<div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaac6e25c121fc78142f8866809bc98aaa.html#gaac6e25c121fc78142f8866809bc98aaa"> 3095</a></span>&#160;<span class="preprocessor">#define  USART_CR1_OVER8                     ((uint32_t)0x00008000)            </span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaed6caeb0cb48f1a7b34090f31a92a8e2.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 3096</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT                      ((uint32_t)0x001F0000)            </span></div>
<div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab2d95af966e08146e1172c4b828bda38.html#gab2d95af966e08146e1172c4b828bda38"> 3097</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT_0                    ((uint32_t)0x00010000)            </span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga01b664114104da4e943d96b59ba37142.html#ga01b664114104da4e943d96b59ba37142"> 3098</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT_1                    ((uint32_t)0x00020000)            </span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9691b8bc3d8dcc892379bf7d920b6396.html#ga9691b8bc3d8dcc892379bf7d920b6396"> 3099</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT_2                    ((uint32_t)0x00040000)            </span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaeafaf7f6ddcceffd20558f162dd9c8e1.html#gaeafaf7f6ddcceffd20558f162dd9c8e1"> 3100</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT_3                    ((uint32_t)0x00080000)            </span></div>
<div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafe2670a86aa9a616ff375b6930ffa70b.html#gafe2670a86aa9a616ff375b6930ffa70b"> 3101</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEDT_4                    ((uint32_t)0x00100000)            </span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa005f970098bde194883b57529b0d306.html#gaa005f970098bde194883b57529b0d306"> 3102</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT                      ((uint32_t)0x03E00000)            </span></div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga6bdc2e80e4545996ecb5901915d13e28.html#ga6bdc2e80e4545996ecb5901915d13e28"> 3103</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT_0                    ((uint32_t)0x00200000)            </span></div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab3c5a5427a9d6f31a4dff944079379c3.html#gab3c5a5427a9d6f31a4dff944079379c3"> 3104</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT_1                    ((uint32_t)0x00400000)            </span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga915c67729309721386a3211e7ef9c097.html#ga915c67729309721386a3211e7ef9c097"> 3105</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT_2                    ((uint32_t)0x00800000)            </span></div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37334305484b5177eb2b0c0fbd38f333.html#ga37334305484b5177eb2b0c0fbd38f333"> 3106</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT_3                    ((uint32_t)0x01000000)            </span></div>
<div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaad9044f6093b026dae8651416935dd2a.html#gaad9044f6093b026dae8651416935dd2a"> 3107</a></span>&#160;<span class="preprocessor">#define  USART_CR1_DEAT_4                    ((uint32_t)0x02000000)            </span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga21679d47bc5412b3ff3821da03d3695e.html#ga21679d47bc5412b3ff3821da03d3695e"> 3108</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RTOIE                     ((uint32_t)0x04000000)            </span></div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabfe55005a97f8ea7ca8e630e6c08912d.html#gabfe55005a97f8ea7ca8e630e6c08912d"> 3109</a></span>&#160;<span class="preprocessor">#define  USART_CR1_EOBIE                     ((uint32_t)0x08000000)            </span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define  USART_CR2_ADDM7                     ((uint32_t)0x00000010)            </span></div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d8588feb26d8b36054a060d6b691823.html#ga2d8588feb26d8b36054a060d6b691823"> 3113</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDL                      ((uint32_t)0x00000020)            </span></div>
<div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7f9bc41700717fd93548e0e95b6072ed.html#ga7f9bc41700717fd93548e0e95b6072ed"> 3114</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint32_t)0x00000040)            </span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa02ef5d22553f028ea48e5d9f08192b4.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 3115</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBCL                      ((uint32_t)0x00000100)            </span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4a62e93ae7864e89622bdd92508b615e.html#ga4a62e93ae7864e89622bdd92508b615e"> 3116</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPHA                      ((uint32_t)0x00000200)            </span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga362976ce813e58310399d113d2cf09cb.html#ga362976ce813e58310399d113d2cf09cb"> 3117</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPOL                      ((uint32_t)0x00000400)            </span></div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 3118</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint32_t)0x00000800)            </span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga42a396cde02ffa0c4d3fd9817b6af853.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 3119</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP                      ((uint32_t)0x00003000)            </span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf993e483318ebcecffd18649de766dc6.html#gaf993e483318ebcecffd18649de766dc6"> 3120</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint32_t)0x00001000)            </span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaee6ee01c6e5325b378b2209ef20d0a61.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 3121</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint32_t)0x00002000)            </span></div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2b24d14f0e5d1c76c878b08aad44d02b.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 3122</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LINEN                     ((uint32_t)0x00004000)            </span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac8931efa62c29d92f5c0ec5a05f907ef.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 3123</a></span>&#160;<span class="preprocessor">#define  USART_CR2_SWAP                      ((uint32_t)0x00008000)            </span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4aecba5721df1c1adb6d0264625accad.html#ga4aecba5721df1c1adb6d0264625accad"> 3124</a></span>&#160;<span class="preprocessor">#define  USART_CR2_RXINV                     ((uint32_t)0x00010000)            </span></div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafff10115e1adb07c00f42627cedf01e5.html#gafff10115e1adb07c00f42627cedf01e5"> 3125</a></span>&#160;<span class="preprocessor">#define  USART_CR2_TXINV                     ((uint32_t)0x00020000)            </span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadc2ad93cdc6d8f138f455a2fb671a211.html#gadc2ad93cdc6d8f138f455a2fb671a211"> 3126</a></span>&#160;<span class="preprocessor">#define  USART_CR2_DATAINV                   ((uint32_t)0x00040000)            </span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8f743bbd3df209bd1d434b17e08a78fe.html#ga8f743bbd3df209bd1d434b17e08a78fe"> 3127</a></span>&#160;<span class="preprocessor">#define  USART_CR2_MSBFIRST                  ((uint32_t)0x00080000)            </span></div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7342ab16574cebf157aa885a79986812.html#ga7342ab16574cebf157aa885a79986812"> 3128</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ABREN                     ((uint32_t)0x00100000)            </span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaa290a89959d43fecf43f89d66123a0a.html#gaaa290a89959d43fecf43f89d66123a0a"> 3129</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ABRMODE                   ((uint32_t)0x00600000)            </span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b0a61926b32b1bbe136944c4133d2be.html#ga7b0a61926b32b1bbe136944c4133d2be"> 3130</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ABRMODE_0                 ((uint32_t)0x00200000)            </span></div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga74a9e3740bd087f5170c58b85bc4e689.html#ga74a9e3740bd087f5170c58b85bc4e689"> 3131</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ABRMODE_1                 ((uint32_t)0x00400000)            </span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac439d0281ee2e6f20261076a50314cff.html#gac439d0281ee2e6f20261076a50314cff"> 3132</a></span>&#160;<span class="preprocessor">#define  USART_CR2_RTOEN                     ((uint32_t)0x00800000)            </span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab89524eda63950f55bc47208a66b7dca.html#gab89524eda63950f55bc47208a66b7dca"> 3133</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ADD                       ((uint32_t)0xFF000000)            </span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define  USART_CR3_EIE                       ((uint32_t)0x00000001)            </span></div>
<div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaaed1a39c551b1641128f81893ff558d0.html#gaaed1a39c551b1641128f81893ff558d0"> 3137</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IREN                      ((uint32_t)0x00000002)            </span></div>
<div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga31c66373bfbae7724c836ac63b8411dd.html#ga31c66373bfbae7724c836ac63b8411dd"> 3138</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IRLP                      ((uint32_t)0x00000004)            </span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga22af8d399f1adda62e31186f0309af80.html#ga22af8d399f1adda62e31186f0309af80"> 3139</a></span>&#160;<span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint32_t)0x00000008)            </span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac71129810fab0b46d91161a39e3f8d01.html#gac71129810fab0b46d91161a39e3f8d01"> 3140</a></span>&#160;<span class="preprocessor">#define  USART_CR3_NACK                      ((uint32_t)0x00000010)            </span></div>
<div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 3141</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCEN                      ((uint32_t)0x00000020)            </span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9180b9249a26988f71d4bb2b0c3eec27.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 3142</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAR                      ((uint32_t)0x00000040)            </span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaff130f15493c765353ec2fd605667c5a.html#gaff130f15493c765353ec2fd605667c5a"> 3143</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAT                      ((uint32_t)0x00000080)            </span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5bb515d3814d448f84e2c98bf44f3993.html#ga5bb515d3814d448f84e2c98bf44f3993"> 3144</a></span>&#160;<span class="preprocessor">#define  USART_CR3_RTSE                      ((uint32_t)0x00000100)            </span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7c5d6fcd84a4728cda578a0339b4cac2.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 3145</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSE                      ((uint32_t)0x00000200)            </span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa125f026b1ca2d76eab48b191baed265.html#gaa125f026b1ca2d76eab48b191baed265"> 3146</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint32_t)0x00000400)            </span></div>
<div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga636d5ec2e9556949fc68d13ad45a1e90.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 3147</a></span>&#160;<span class="preprocessor">#define  USART_CR3_ONEBIT                    ((uint32_t)0x00000800)            </span></div>
<div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9a96fb1a7beab602cbc8cb0393593826.html#ga9a96fb1a7beab602cbc8cb0393593826"> 3148</a></span>&#160;<span class="preprocessor">#define  USART_CR3_OVRDIS                    ((uint32_t)0x00001000)            </span></div>
<div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga33d63c7953788124179cd18a8890a91a.html#ga33d63c7953788124179cd18a8890a91a"> 3149</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DDRE                      ((uint32_t)0x00002000)            </span></div>
<div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae1f1b53b09336e82958755747853a753.html#gae1f1b53b09336e82958755747853a753"> 3150</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DEM                       ((uint32_t)0x00004000)            </span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacd65f9fd10ee8e99db1118828deb0441.html#gacd65f9fd10ee8e99db1118828deb0441"> 3151</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DEP                       ((uint32_t)0x00008000)            </span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2000c42015289291da1c58fe27800d64.html#ga2000c42015289291da1c58fe27800d64"> 3152</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCARCNT                   ((uint32_t)0x000E0000)            </span></div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gac63401e737dd8c4ac061a67e092fbece.html#gac63401e737dd8c4ac061a67e092fbece"> 3153</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCARCNT_0                 ((uint32_t)0x00020000)            </span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab41fee0ce74f648c1da1bdf5afb0f88e.html#gab41fee0ce74f648c1da1bdf5afb0f88e"> 3154</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCARCNT_1                 ((uint32_t)0x00040000)            </span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga236904fec78373f4fa02948bbf1db56a.html#ga236904fec78373f4fa02948bbf1db56a"> 3155</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCARCNT_2                 ((uint32_t)0x00080000)            </span></div>
<div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga81fd59d184128d73b8b82d249614cb27.html#ga81fd59d184128d73b8b82d249614cb27"> 3156</a></span>&#160;<span class="preprocessor">#define  USART_CR3_WUS                       ((uint32_t)0x00300000)            </span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga76d102b464f15cbe18b0d83b61150293.html#ga76d102b464f15cbe18b0d83b61150293"> 3157</a></span>&#160;<span class="preprocessor">#define  USART_CR3_WUS_0                     ((uint32_t)0x00100000)            </span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga37cfcb3873910e786d2ead7e7d4fb6bf.html#ga37cfcb3873910e786d2ead7e7d4fb6bf"> 3158</a></span>&#160;<span class="preprocessor">#define  USART_CR3_WUS_1                     ((uint32_t)0x00200000)            </span></div>
<div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3187bcba3c2e213f8a0523aa02837b32.html#ga3187bcba3c2e213f8a0523aa02837b32"> 3159</a></span>&#160;<span class="preprocessor">#define  USART_CR3_WUFIE                     ((uint32_t)0x00400000)            </span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_FRACTION              ((uint16_t)0x000F)                </span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d7dd57632bcc0f7f3b635da39b4be3e.html#ga2d7dd57632bcc0f7f3b635da39b4be3e"> 3163</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_MANTISSA              ((uint16_t)0xFFF0)                </span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC                      ((uint16_t)0x00FF)                </span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa0b423f0f4baf7d510ea70477e5c9203.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 3167</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_GT                       ((uint16_t)0xFF00)                </span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define  USART_RTOR_RTO                      ((uint32_t)0x00FFFFFF)            </span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5f6cdc5aefbbb5959a978588c1a6047e.html#ga5f6cdc5aefbbb5959a978588c1a6047e"> 3172</a></span>&#160;<span class="preprocessor">#define  USART_RTOR_BLEN                     ((uint32_t)0xFF000000)            </span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define  USART_RQR_ABRRQ                    ((uint16_t)0x0001)                </span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad261e1474dfb5329b5520e22790b026b.html#gad261e1474dfb5329b5520e22790b026b"> 3176</a></span>&#160;<span class="preprocessor">#define  USART_RQR_SBKRQ                    ((uint16_t)0x0002)                </span></div>
<div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2d1a36c6b492c425b4e5cc94d983ecf1.html#ga2d1a36c6b492c425b4e5cc94d983ecf1"> 3177</a></span>&#160;<span class="preprocessor">#define  USART_RQR_MMRQ                     ((uint16_t)0x0004)                </span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga2aae0f4fb0a74822ce212ea7d9b8463a.html#ga2aae0f4fb0a74822ce212ea7d9b8463a"> 3178</a></span>&#160;<span class="preprocessor">#define  USART_RQR_RXFRQ                    ((uint16_t)0x0008)                </span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga7b148ee7c697bbcf836648063613612a.html#ga7b148ee7c697bbcf836648063613612a"> 3179</a></span>&#160;<span class="preprocessor">#define  USART_RQR_TXFRQ                    ((uint16_t)0x0010)                </span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define  USART_ISR_PE                        ((uint32_t)0x00000001)            </span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa10e69d231b67d698ab59db3d338baa6.html#gaa10e69d231b67d698ab59db3d338baa6"> 3183</a></span>&#160;<span class="preprocessor">#define  USART_ISR_FE                        ((uint32_t)0x00000002)            </span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga27cc4dfb6d5e817a69c80471b87deb4b.html#ga27cc4dfb6d5e817a69c80471b87deb4b"> 3184</a></span>&#160;<span class="preprocessor">#define  USART_ISR_NE                        ((uint32_t)0x00000004)            </span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga09c7d19477a091689f50bd0ef5b6a3d8.html#ga09c7d19477a091689f50bd0ef5b6a3d8"> 3185</a></span>&#160;<span class="preprocessor">#define  USART_ISR_ORE                       ((uint32_t)0x00000008)            </span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9e5b4a08e3655bed8ec3022947cfc542.html#ga9e5b4a08e3655bed8ec3022947cfc542"> 3186</a></span>&#160;<span class="preprocessor">#define  USART_ISR_IDLE                      ((uint32_t)0x00000010)            </span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacee745b19e0a6073280d234fdc96e627.html#gacee745b19e0a6073280d234fdc96e627"> 3187</a></span>&#160;<span class="preprocessor">#define  USART_ISR_RXNE                      ((uint32_t)0x00000020)            </span></div>
<div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga39da7549976e5a5c91deff40e6044f03.html#ga39da7549976e5a5c91deff40e6044f03"> 3188</a></span>&#160;<span class="preprocessor">#define  USART_ISR_TC                        ((uint32_t)0x00000040)            </span></div>
<div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa41e8667b30453a6b966aded9f5e8cbb.html#gaa41e8667b30453a6b966aded9f5e8cbb"> 3189</a></span>&#160;<span class="preprocessor">#define  USART_ISR_TXE                       ((uint32_t)0x00000080)            </span></div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab59be9f02a6e304a82da3e298c6a72ab.html#gab59be9f02a6e304a82da3e298c6a72ab"> 3190</a></span>&#160;<span class="preprocessor">#define  USART_ISR_LBD                       ((uint32_t)0x00000100)            </span></div>
<div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga60dfd522d68a81dc231ab5a8fc6d4691.html#ga60dfd522d68a81dc231ab5a8fc6d4691"> 3191</a></span>&#160;<span class="preprocessor">#define  USART_ISR_CTSIF                     ((uint32_t)0x00000200)            </span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9fb259765d41183dc3c5fd36831358d1.html#ga9fb259765d41183dc3c5fd36831358d1"> 3192</a></span>&#160;<span class="preprocessor">#define  USART_ISR_CTS                       ((uint32_t)0x00000400)            </span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga89131b07184422c83fda07ca20d4ce4c.html#ga89131b07184422c83fda07ca20d4ce4c"> 3193</a></span>&#160;<span class="preprocessor">#define  USART_ISR_RTOF                      ((uint32_t)0x00000800)            </span></div>
<div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga09f8a368294fb6a5c47de1193484f3b8.html#ga09f8a368294fb6a5c47de1193484f3b8"> 3194</a></span>&#160;<span class="preprocessor">#define  USART_ISR_EOBF                      ((uint32_t)0x00001000)            </span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga32ba49f7fad9ab499c6f2a1a1780c904.html#ga32ba49f7fad9ab499c6f2a1a1780c904"> 3195</a></span>&#160;<span class="preprocessor">#define  USART_ISR_ABRE                      ((uint32_t)0x00004000)            </span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae762a0bed3b7ecde26377eccd40d1e10.html#gae762a0bed3b7ecde26377eccd40d1e10"> 3196</a></span>&#160;<span class="preprocessor">#define  USART_ISR_ABRF                      ((uint32_t)0x00008000)            </span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafbbfac6c1ba908d265572184b02daed2.html#gafbbfac6c1ba908d265572184b02daed2"> 3197</a></span>&#160;<span class="preprocessor">#define  USART_ISR_BUSY                      ((uint32_t)0x00010000)            </span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gafb7fb858e7f0dec99740570ecfb922cc.html#gafb7fb858e7f0dec99740570ecfb922cc"> 3198</a></span>&#160;<span class="preprocessor">#define  USART_ISR_CMF                       ((uint32_t)0x00020000)            </span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8199e4dab14311318c87b77ef758c2f9.html#ga8199e4dab14311318c87b77ef758c2f9"> 3199</a></span>&#160;<span class="preprocessor">#define  USART_ISR_SBKF                      ((uint32_t)0x00040000)            </span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga74aecf8406973a8fd5c02615d8a7b2d1.html#ga74aecf8406973a8fd5c02615d8a7b2d1"> 3200</a></span>&#160;<span class="preprocessor">#define  USART_ISR_RWU                       ((uint32_t)0x00080000)            </span></div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga0df19201dd47f3bd43954621c88ef4a3.html#ga0df19201dd47f3bd43954621c88ef4a3"> 3201</a></span>&#160;<span class="preprocessor">#define  USART_ISR_WUF                       ((uint32_t)0x00100000)            </span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad8ea420fd72b3f22e3ae5c22242c6b72.html#gad8ea420fd72b3f22e3ae5c22242c6b72"> 3202</a></span>&#160;<span class="preprocessor">#define  USART_ISR_TEACK                     ((uint32_t)0x00200000)            </span></div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf1433ae77d20ec6da645117cde536f81.html#gaf1433ae77d20ec6da645117cde536f81"> 3203</a></span>&#160;<span class="preprocessor">#define  USART_ISR_REACK                     ((uint32_t)0x00400000)            </span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define  USART_ICR_PECF                      ((uint32_t)0x00000001)            </span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga404185136eb68f679e82e0187d66e411.html#ga404185136eb68f679e82e0187d66e411"> 3207</a></span>&#160;<span class="preprocessor">#define  USART_ICR_FECF                      ((uint32_t)0x00000002)            </span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8400b4500c41800e5f18fc7291a64c9f.html#ga8400b4500c41800e5f18fc7291a64c9f"> 3208</a></span>&#160;<span class="preprocessor">#define  USART_ICR_NCF                      ((uint32_t)0x00000004)             </span></div>
<div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gad50b0d2460df1cbddd9576c2f4637312.html#gad50b0d2460df1cbddd9576c2f4637312"> 3209</a></span>&#160;<span class="preprocessor">#define  USART_ICR_ORECF                     ((uint32_t)0x00000008)            </span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga375f76b0670ffeb5d2691592d9e7c422.html#ga375f76b0670ffeb5d2691592d9e7c422"> 3210</a></span>&#160;<span class="preprocessor">#define  USART_ICR_IDLECF                    ((uint32_t)0x00000010)            </span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga9d4d7675c0d36ce4347c3509d27c0760.html#ga9d4d7675c0d36ce4347c3509d27c0760"> 3211</a></span>&#160;<span class="preprocessor">#define  USART_ICR_TCCF                      ((uint32_t)0x00000040)            </span></div>
<div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gacf92ea54425a962dde662b10b61d0250.html#gacf92ea54425a962dde662b10b61d0250"> 3212</a></span>&#160;<span class="preprocessor">#define  USART_ICR_LBDCF                     ((uint32_t)0x00000100)            </span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaae7d1bc407d9e4168d7059043fe8e50f.html#gaae7d1bc407d9e4168d7059043fe8e50f"> 3213</a></span>&#160;<span class="preprocessor">#define  USART_ICR_CTSCF                     ((uint32_t)0x00000200)            </span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f"> 3214</a></span>&#160;<span class="preprocessor">#define  USART_ICR_RTOCF                     ((uint32_t)0x00000800)            </span></div>
<div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga3d2a589246fecc7a05607c22ea7e7ee3.html#ga3d2a589246fecc7a05607c22ea7e7ee3"> 3215</a></span>&#160;<span class="preprocessor">#define  USART_ICR_EOBCF                     ((uint32_t)0x00001000)            </span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga42bb71b7141c9fe56a06377a0071b616.html#ga42bb71b7141c9fe56a06377a0071b616"> 3216</a></span>&#160;<span class="preprocessor">#define  USART_ICR_CMCF                      ((uint32_t)0x00020000)            </span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga5478360c2639166c4d645b64cbf371be.html#ga5478360c2639166c4d645b64cbf371be"> 3217</a></span>&#160;<span class="preprocessor">#define  USART_ICR_WUCF                      ((uint32_t)0x00100000)            </span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#define  USART_RDR_RDR                       ((uint16_t)0x01FF)                </span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define  USART_TDR_TDR                       ((uint16_t)0x01FF)                </span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160; </div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">#define  WWDG_CR_T                           ((uint8_t)0x7F)               </span></div>
<div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga400774feb33ed7544d57d6a0a76e0f70.html#ga400774feb33ed7544d57d6a0a76e0f70"> 3233</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T0                          ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4d510237467b8e10ca1001574671ad8e.html#ga4d510237467b8e10ca1001574671ad8e"> 3234</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T1                          ((uint8_t)0x02)               </span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaed4b5d3f4d2e0540058fd2253a8feb95.html#gaed4b5d3f4d2e0540058fd2253a8feb95"> 3235</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T2                          ((uint8_t)0x04)               </span></div>
<div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c"> 3236</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T3                          ((uint8_t)0x08)               </span></div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gab1e344f4a12c60e57cb643511379b261.html#gab1e344f4a12c60e57cb643511379b261"> 3237</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T4                          ((uint8_t)0x10)               </span></div>
<div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaf1f89d17eb4b3bb1b67c2b0185061e45.html#gaf1f89d17eb4b3bb1b67c2b0185061e45"> 3238</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T5                          ((uint8_t)0x20)               </span></div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gadc9870e0e3a5c171b9c1db817afcf0ee.html#gadc9870e0e3a5c171b9c1db817afcf0ee"> 3239</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T6                          ((uint8_t)0x40)               </span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint8_t)0x80)               </span></div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W                          ((uint16_t)0x007F)            </span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gabfbb9991bd6a3699399ca569c71fe8c9.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 3245</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0                         ((uint16_t)0x0001)            </span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gae37e08098d003f44eb8770a9d9bd40d0.html#gae37e08098d003f44eb8770a9d9bd40d0"> 3246</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1                         ((uint16_t)0x0002)            </span></div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga698b68239773862647ef5f9d963b80c4.html#ga698b68239773862647ef5f9d963b80c4"> 3247</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2                         ((uint16_t)0x0004)            </span></div>
<div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga166845425e89d01552bac0baeec686d9.html#ga166845425e89d01552bac0baeec686d9"> 3248</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3                         ((uint16_t)0x0008)            </span></div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga344253edc9710aa6db6047b76cce723b.html#ga344253edc9710aa6db6047b76cce723b"> 3249</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4                         ((uint16_t)0x0010)            </span></div>
<div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_gaec3a0817a2dcde78414d02c0cb5d201d.html#gaec3a0817a2dcde78414d02c0cb5d201d"> 3250</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5                         ((uint16_t)0x0020)            </span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga8032c21626b10fcf5cd8ad36bc051663.html#ga8032c21626b10fcf5cd8ad36bc051663"> 3251</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6                         ((uint16_t)0x0040)            </span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint16_t)0x0180)            </span></div>
<div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga067b1d8238f1d5613481aba71a946638.html#ga067b1d8238f1d5613481aba71a946638"> 3254</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((uint16_t)0x0080)            </span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group__Peripheral__Registers__Bits__Definition_ga4858525604534e493b8a09e0b04ace61.html#ga4858525604534e493b8a09e0b04ace61"> 3255</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((uint16_t)0x0100)            </span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint16_t)0x0200)            </span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint8_t)0x01)               </span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#ifdef USE_STDPERIPH_DRIVER</span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">  #include &quot;stm32f0xx_conf.h&quot;</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160; </div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;}</div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160; </div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F0XX_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160; </div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__CMSIS_ga52c4943c64904227a559bf6f14ce4de6_html_ga52c4943c64904227a559bf6f14ce4de6"><div class="ttname"><a href="group__CMSIS_ga52c4943c64904227a559bf6f14ce4de6.html#ga52c4943c64904227a559bf6f14ce4de6">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:430</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdeci">@ I2C1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:262</div></div>
<div class="ttc" id="agroup__CMSIS_ga0fcd52ab6fff5b2e6843ad029509913a_html_ga0fcd52ab6fff5b2e6843ad029509913a"><div class="ttname"><a href="group__CMSIS_ga0fcd52ab6fff5b2e6843ad029509913a.html#ga0fcd52ab6fff5b2e6843ad029509913a">FLASH_TypeDef::RESERVED</a></div><div class="ttdeci">__IO uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:433</div></div>
<div class="ttc" id="agroup__CMSIS_ga4d1171e9a61538424b8ef1f2571986d0_html_ga4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="group__CMSIS_ga4d1171e9a61538424b8ef1f2571986d0.html#ga4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:644</div></div>
<div class="ttc" id="agroup__CMSIS_gaa4938d438293f76ff6d9a262715c23eb_html_gaa4938d438293f76ff6d9a262715c23eb"><div class="ttname"><a href="group__CMSIS_gaa4938d438293f76ff6d9a262715c23eb.html#gaa4938d438293f76ff6d9a262715c23eb">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:396</div></div>
<div class="ttc" id="astructSPI__TypeDef_html"><div class="ttname"><a href="structSPI__TypeDef.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:592</div></div>
<div class="ttc" id="agroup__CMSIS_gaf8a7f56b952ec2aba979eb8301e5800c_html_gaf8a7f56b952ec2aba979eb8301e5800c"><div class="ttname"><a href="group__CMSIS_gaf8a7f56b952ec2aba979eb8301e5800c.html#gaf8a7f56b952ec2aba979eb8301e5800c">TSC_TypeDef::IOASCR</a></div><div class="ttdeci">__IO uint32_t IOASCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:668</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:264</div></div>
<div class="ttc" id="agroup__CMSIS_gaefff89d2cb0047b1fbd254a034404acf_html_gaefff89d2cb0047b1fbd254a034404acf"><div class="ttname"><a href="group__CMSIS_gaefff89d2cb0047b1fbd254a034404acf.html#gaefff89d2cb0047b1fbd254a034404acf">RCC_TypeDef::CFGR3</a></div><div class="ttdeci">__IO uint32_t CFGR3</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:549</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:183</div></div>
<div class="ttc" id="agroup__CMSIS_gaf62f86f55f2a387518f3de10d916eb7c_html_gaf62f86f55f2a387518f3de10d916eb7c"><div class="ttname"><a href="group__CMSIS_gaf62f86f55f2a387518f3de10d916eb7c.html#gaf62f86f55f2a387518f3de10d916eb7c">TIM_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:624</div></div>
<div class="ttc" id="acore__cm0_8h_aec43007d9998a0a0e01faede4133d6be_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h_aec43007d9998a0a0e01faede4133d6be.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:154</div></div>
<div class="ttc" id="acore__cm0_8h_html"><div class="ttname"><a href="core__cm0_8h.html">core_cm0.h</a></div><div class="ttdoc">CMSIS Cortex-M0 Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:266</div></div>
<div class="ttc" id="agroup__CMSIS_ga88aff7f1de0043ecf1667bd40b8c99d1_html_ga88aff7f1de0043ecf1667bd40b8c99d1"><div class="ttname"><a href="group__CMSIS_ga88aff7f1de0043ecf1667bd40b8c99d1.html#ga88aff7f1de0043ecf1667bd40b8c99d1">IWDG_TypeDef::WINR</a></div><div class="ttdeci">__IO uint32_t WINR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:518</div></div>
<div class="ttc" id="agroup__CMSIS_gad468fece7d1f454e0f8967edc9068c73_html_gad468fece7d1f454e0f8967edc9068c73"><div class="ttname"><a href="group__CMSIS_gad468fece7d1f454e0f8967edc9068c73.html#gad468fece7d1f454e0f8967edc9068c73">TSC_TypeDef::IOCCR</a></div><div class="ttdeci">__IO uint32_t IOCCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:672</div></div>
<div class="ttc" id="agroup__CMSIS_gab6d6dd2af5463e9e3df458557e09f6cf_html_gab6d6dd2af5463e9e3df458557e09f6cf"><div class="ttname"><a href="group__CMSIS_gab6d6dd2af5463e9e3df458557e09f6cf.html#gab6d6dd2af5463e9e3df458557e09f6cf">USART_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:695</div></div>
<div class="ttc" id="agroup__CMSIS_gaa542aad2cd39707d95389a2bffc74083_html_gaa542aad2cd39707d95389a2bffc74083"><div class="ttname"><a href="group__CMSIS_gaa542aad2cd39707d95389a2bffc74083.html#gaa542aad2cd39707d95389a2bffc74083">USART_TypeDef::RQR</a></div><div class="ttdeci">__IO uint16_t RQR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:692</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:265</div></div>
<div class="ttc" id="agroup__CMSIS_ga5a7b104d80b48b5708b50cdc487d6a78_html_ga5a7b104d80b48b5708b50cdc487d6a78"><div class="ttname"><a href="group__CMSIS_ga5a7b104d80b48b5708b50cdc487d6a78.html#ga5a7b104d80b48b5708b50cdc487d6a78">RTC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:562</div></div>
<div class="ttc" id="astructUSART__TypeDef_html"><div class="ttname"><a href="structUSART__TypeDef.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:683</div></div>
<div class="ttc" id="agroup__CMSIS_gaeadf3a69dd5795db4638f71938704ff0_html_gaeadf3a69dd5795db4638f71938704ff0"><div class="ttname"><a href="group__CMSIS_gaeadf3a69dd5795db4638f71938704ff0.html#gaeadf3a69dd5795db4638f71938704ff0">RCC_TypeDef::CIR</a></div><div class="ttdeci">__IO uint32_t CIR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:539</div></div>
<div class="ttc" id="agroup__CMSIS_ga1b7a800c0f56532a431b19cf868e4102_html_ga1b7a800c0f56532a431b19cf868e4102"><div class="ttname"><a href="group__CMSIS_ga1b7a800c0f56532a431b19cf868e4102.html#ga1b7a800c0f56532a431b19cf868e4102">SPI_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:596</div></div>
<div class="ttc" id="agroup__CMSIS_ga64c9036c1b58778cda97efa2e8a4be97_html_ga64c9036c1b58778cda97efa2e8a4be97"><div class="ttname"><a href="group__CMSIS_ga64c9036c1b58778cda97efa2e8a4be97.html#ga64c9036c1b58778cda97efa2e8a4be97">I2C_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:503</div></div>
<div class="ttc" id="agroup__CMSIS_ga47e5d3b9fc64cb13b76935ce60798bf5_html_ga47e5d3b9fc64cb13b76935ce60798bf5"><div class="ttname"><a href="group__CMSIS_ga47e5d3b9fc64cb13b76935ce60798bf5.html#ga47e5d3b9fc64cb13b76935ce60798bf5">OB_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:446</div></div>
<div class="ttc" id="agroup__CMSIS_ga4491ab20a44b70bf7abd247791676a59_html_ga4491ab20a44b70bf7abd247791676a59"><div class="ttname"><a href="group__CMSIS_ga4491ab20a44b70bf7abd247791676a59.html#ga4491ab20a44b70bf7abd247791676a59">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:540</div></div>
<div class="ttc" id="agroup__CMSIS_ga600f4d6d592f43edb2fc653c5cba023a_html_ga600f4d6d592f43edb2fc653c5cba023a"><div class="ttname"><a href="group__CMSIS_ga600f4d6d592f43edb2fc653c5cba023a.html#ga600f4d6d592f43edb2fc653c5cba023a">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:541</div></div>
<div class="ttc" id="agroup__CMSIS_ga5732c379e1ce532552e80392db4eabf8_html_ga5732c379e1ce532552e80392db4eabf8"><div class="ttname"><a href="group__CMSIS_ga5732c379e1ce532552e80392db4eabf8.html#ga5732c379e1ce532552e80392db4eabf8">USART_TypeDef::RTOR</a></div><div class="ttdeci">__IO uint32_t RTOR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:691</div></div>
<div class="ttc" id="agroup__CMSIS_ga9bbfbe921f2acfaf58251849bd0a511c_html_ga9bbfbe921f2acfaf58251849bd0a511c"><div class="ttname"><a href="group__CMSIS_ga9bbfbe921f2acfaf58251849bd0a511c.html#ga9bbfbe921f2acfaf58251849bd0a511c">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:517</div></div>
<div class="ttc" id="agroup__CMSIS_gacee93898f092604a871e52d64560e7a9_html_gacee93898f092604a871e52d64560e7a9"><div class="ttname"><a href="group__CMSIS_gacee93898f092604a871e52d64560e7a9.html#gacee93898f092604a871e52d64560e7a9">OB_TypeDef::WRP0</a></div><div class="ttdeci">__IO uint16_t WRP0</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:448</div></div>
<div class="ttc" id="agroup__CMSIS_ga84114accead82bd11a0e12a429cdfed9_html_ga84114accead82bd11a0e12a429cdfed9"><div class="ttname"><a href="group__CMSIS_ga84114accead82bd11a0e12a429cdfed9.html#ga84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:313</div></div>
<div class="ttc" id="agroup__CMSIS_gab0e228ff39a37b472aa48ba3afd18333_html_gab0e228ff39a37b472aa48ba3afd18333"><div class="ttname"><a href="group__CMSIS_gab0e228ff39a37b472aa48ba3afd18333.html#gab0e228ff39a37b472aa48ba3afd18333">TIM_TypeDef::RESERVED10</a></div><div class="ttdeci">uint16_t RESERVED10</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:639</div></div>
<div class="ttc" id="agroup__CMSIS_gab32c76ca1f3bd0f0f46d42c2dfa74524_html_gab32c76ca1f3bd0f0f46d42c2dfa74524"><div class="ttname"><a href="group__CMSIS_gab32c76ca1f3bd0f0f46d42c2dfa74524.html#gab32c76ca1f3bd0f0f46d42c2dfa74524">RTC_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:579</div></div>
<div class="ttc" id="agroup__CMSIS_gad54765af56784498a3ae08686b79a1ff_html_gad54765af56784498a3ae08686b79a1ff"><div class="ttname"><a href="group__CMSIS_gad54765af56784498a3ae08686b79a1ff.html#gad54765af56784498a3ae08686b79a1ff">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:568</div></div>
<div class="ttc" id="agroup__CMSIS_ga13639f272f5093e184d726ed5a8945a3_html_ga13639f272f5093e184d726ed5a8945a3"><div class="ttname"><a href="group__CMSIS_ga13639f272f5093e184d726ed5a8945a3.html#ga13639f272f5093e184d726ed5a8945a3">CRC_TypeDef::INIT</a></div><div class="ttdeci">__IO uint32_t INIT</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:357</div></div>
<div class="ttc" id="agroup__CMSIS_ga98df0a538eb077b2cfc5194eda200f1b_html_ga98df0a538eb077b2cfc5194eda200f1b"><div class="ttname"><a href="group__CMSIS_ga98df0a538eb077b2cfc5194eda200f1b.html#ga98df0a538eb077b2cfc5194eda200f1b">SPI_TypeDef::RESERVED7</a></div><div class="ttdeci">uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:608</div></div>
<div class="ttc" id="agroup__CMSIS_gabcb9ff48b9afb990283fefad0554b5b3_html_gabcb9ff48b9afb990283fefad0554b5b3"><div class="ttname"><a href="group__CMSIS_gabcb9ff48b9afb990283fefad0554b5b3.html#gabcb9ff48b9afb990283fefad0554b5b3">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:537</div></div>
<div class="ttc" id="agroup__CMSIS_ga619b4c22f630a269dfd0c331f90f6868_html_ga619b4c22f630a269dfd0c331f90f6868"><div class="ttname"><a href="group__CMSIS_ga619b4c22f630a269dfd0c331f90f6868.html#ga619b4c22f630a269dfd0c331f90f6868">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:543</div></div>
<div class="ttc" id="agroup__CMSIS_gafbfd2855cdb81939b4efc58e08aaf3e5_html_gafbfd2855cdb81939b4efc58e08aaf3e5"><div class="ttname"><a href="group__CMSIS_gafbfd2855cdb81939b4efc58e08aaf3e5.html#gafbfd2855cdb81939b4efc58e08aaf3e5">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:369</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:256</div></div>
<div class="ttc" id="astructDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:403</div></div>
<div class="ttc" id="agroup__CMSIS_ga8b205c6e25b1808ac016db2356b3021d_html_ga8b205c6e25b1808ac016db2356b3021d"><div class="ttname"><a href="group__CMSIS_ga8b205c6e25b1808ac016db2356b3021d.html#ga8b205c6e25b1808ac016db2356b3021d">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:354</div></div>
<div class="ttc" id="agroup__CMSIS_ga46a098b026c5e85770e7a7f05a35d49c_html_ga46a098b026c5e85770e7a7f05a35d49c"><div class="ttname"><a href="group__CMSIS_ga46a098b026c5e85770e7a7f05a35d49c.html#ga46a098b026c5e85770e7a7f05a35d49c">RCC_TypeDef::AHBRSTR</a></div><div class="ttdeci">__IO uint32_t AHBRSTR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:547</div></div>
<div class="ttc" id="agroup__CMSIS_gab63440e38c7872a8ed11fb2d8d94714e_html_gab63440e38c7872a8ed11fb2d8d94714e"><div class="ttname"><a href="group__CMSIS_gab63440e38c7872a8ed11fb2d8d94714e.html#gab63440e38c7872a8ed11fb2d8d94714e">SPI_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:604</div></div>
<div class="ttc" id="agroup__CMSIS_gac019d211d8c880b327a1b90a06cc0675_html_gac019d211d8c880b327a1b90a06cc0675"><div class="ttname"><a href="group__CMSIS_gac019d211d8c880b327a1b90a06cc0675.html#gac019d211d8c880b327a1b90a06cc0675">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:416</div></div>
<div class="ttc" id="agroup__CMSIS_ga5f03da5369c7b0bf10fd480011b12718_html_ga5f03da5369c7b0bf10fd480011b12718"><div class="ttname"><a href="group__CMSIS_ga5f03da5369c7b0bf10fd480011b12718.html#ga5f03da5369c7b0bf10fd480011b12718">TIM_TypeDef::RESERVED18</a></div><div class="ttdeci">uint16_t RESERVED18</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:650</div></div>
<div class="ttc" id="agroup__CMSIS_gadd06351bbb4cf771125247d62b145d75_html_gadd06351bbb4cf771125247d62b145d75"><div class="ttname"><a href="group__CMSIS_gadd06351bbb4cf771125247d62b145d75.html#gadd06351bbb4cf771125247d62b145d75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:301</div></div>
<div class="ttc" id="agroup__CMSIS_ga8750eae683cb3d382476dc7cdcd92b96_html_ga8750eae683cb3d382476dc7cdcd92b96"><div class="ttname"><a href="group__CMSIS_ga8750eae683cb3d382476dc7cdcd92b96.html#ga8750eae683cb3d382476dc7cdcd92b96">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:560</div></div>
<div class="ttc" id="agroup__CMSIS_ga6d78680272a465db0ee43eba4e9c54f3_html_ga6d78680272a465db0ee43eba4e9c54f3"><div class="ttname"><a href="group__CMSIS_ga6d78680272a465db0ee43eba4e9c54f3.html#ga6d78680272a465db0ee43eba4e9c54f3">USART_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:688</div></div>
<div class="ttc" id="agroup__CMSIS_gaa4633dbcdb5dd41a714020903fd67c82_html_gaa4633dbcdb5dd41a714020903fd67c82"><div class="ttname"><a href="group__CMSIS_gaa4633dbcdb5dd41a714020903fd67c82.html#gaa4633dbcdb5dd41a714020903fd67c82">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:572</div></div>
<div class="ttc" id="agroup__CMSIS_gac8bff45acc455489620d50e697a24c9d_html_gac8bff45acc455489620d50e697a24c9d"><div class="ttname"><a href="group__CMSIS_gac8bff45acc455489620d50e697a24c9d.html#gac8bff45acc455489620d50e697a24c9d">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:496</div></div>
<div class="ttc" id="agroup__CMSIS_ga394324f0b573837ca15a87127b2a37ea_html_ga394324f0b573837ca15a87127b2a37ea"><div class="ttname"><a href="group__CMSIS_ga394324f0b573837ca15a87127b2a37ea.html#ga394324f0b573837ca15a87127b2a37ea">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:367</div></div>
<div class="ttc" id="agroup__CMSIS_ga7f16c40933b8a713085436be72d30a46_html_ga7f16c40933b8a713085436be72d30a46"><div class="ttname"><a href="group__CMSIS_ga7f16c40933b8a713085436be72d30a46.html#ga7f16c40933b8a713085436be72d30a46">SPI_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:594</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:247</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdeci">@ PVD_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:183</div></div>
<div class="ttc" id="agroup__CMSIS_ga4ccb66068a1ebee1179574dda20206b6_html_ga4ccb66068a1ebee1179574dda20206b6"><div class="ttname"><a href="group__CMSIS_ga4ccb66068a1ebee1179574dda20206b6.html#ga4ccb66068a1ebee1179574dda20206b6">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:368</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:267</div></div>
<div class="ttc" id="agroup__CMSIS_ga2a494156d185762e4596696796c393bc_html_ga2a494156d185762e4596696796c393bc"><div class="ttname"><a href="group__CMSIS_ga2a494156d185762e4596696796c393bc.html#ga2a494156d185762e4596696796c393bc">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:685</div></div>
<div class="ttc" id="agroup__CMSIS_gad243ba45c86b31cb271ccfc09c920628_html_gad243ba45c86b31cb271ccfc09c920628"><div class="ttname"><a href="group__CMSIS_gad243ba45c86b31cb271ccfc09c920628.html#gad243ba45c86b31cb271ccfc09c920628">I2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:505</div></div>
<div class="ttc" id="agroup__CMSIS_gac5b2e3c0dcdcb569f3fe15dfe3794bc1_html_gac5b2e3c0dcdcb569f3fe15dfe3794bc1"><div class="ttname"><a href="group__CMSIS_gac5b2e3c0dcdcb569f3fe15dfe3794bc1.html#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:576</div></div>
<div class="ttc" id="agroup__CMSIS_ga03189e2a57c81ae5d103739b72f52c93_html_ga03189e2a57c81ae5d103739b72f52c93"><div class="ttname"><a href="group__CMSIS_ga03189e2a57c81ae5d103739b72f52c93.html#ga03189e2a57c81ae5d103739b72f52c93">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:498</div></div>
<div class="ttc" id="agroup__CMSIS_ga8f952613a22049f3ea2b50b7e0d10472_html_ga8f952613a22049f3ea2b50b7e0d10472"><div class="ttname"><a href="group__CMSIS_ga8f952613a22049f3ea2b50b7e0d10472.html#ga8f952613a22049f3ea2b50b7e0d10472">TIM_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:626</div></div>
<div class="ttc" id="agroup__CMSIS_ga4157fa8f6e188281292f019ea24f5599_html_ga4157fa8f6e188281292f019ea24f5599"><div class="ttname"><a href="group__CMSIS_ga4157fa8f6e188281292f019ea24f5599.html#ga4157fa8f6e188281292f019ea24f5599">TIM_TypeDef::RESERVED7</a></div><div class="ttdeci">uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:634</div></div>
<div class="ttc" id="agroup__CMSIS_gaa845c401b24d2ef1049f489f26d35626_html_gaa845c401b24d2ef1049f489f26d35626"><div class="ttname"><a href="group__CMSIS_gaa845c401b24d2ef1049f489f26d35626.html#gaa845c401b24d2ef1049f489f26d35626">RTC_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:581</div></div>
<div class="ttc" id="agroup__CMSIS_gad218fdcb9606477c1d63f8ee38d3c5c9_html_gad218fdcb9606477c1d63f8ee38d3c5c9"><div class="ttname"><a href="group__CMSIS_gad218fdcb9606477c1d63f8ee38d3c5c9.html#gad218fdcb9606477c1d63f8ee38d3c5c9">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:497</div></div>
<div class="ttc" id="agroup__CMSIS_ga32bbedb8b418359c6873375ec949cf8b_html_ga32bbedb8b418359c6873375ec949cf8b"><div class="ttname"><a href="group__CMSIS_ga32bbedb8b418359c6873375ec949cf8b.html#ga32bbedb8b418359c6873375ec949cf8b">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint16_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:647</div></div>
<div class="ttc" id="agroup__CMSIS_gabaebc9204bbc1708356435a5a01e70eb_html_gabaebc9204bbc1708356435a5a01e70eb"><div class="ttname"><a href="group__CMSIS_gabaebc9204bbc1708356435a5a01e70eb.html#gabaebc9204bbc1708356435a5a01e70eb">RCC_TypeDef::AHBENR</a></div><div class="ttdeci">__IO uint32_t AHBENR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:542</div></div>
<div class="ttc" id="agroup__CMSIS_gaaeb1a6623bedc6fc8a2b48bbfd82bbb8_html_gaaeb1a6623bedc6fc8a2b48bbfd82bbb8"><div class="ttname"><a href="group__CMSIS_gaaeb1a6623bedc6fc8a2b48bbfd82bbb8.html#gaaeb1a6623bedc6fc8a2b48bbfd82bbb8">ADC_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:304</div></div>
<div class="ttc" id="astructI2C__TypeDef_html"><div class="ttname"><a href="structI2C__TypeDef.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:494</div></div>
<div class="ttc" id="agroup__CMSIS_gadcd6a7e5d75022e46ce60291f4b8544c_html_gadcd6a7e5d75022e46ce60291f4b8544c"><div class="ttname"><a href="group__CMSIS_gadcd6a7e5d75022e46ce60291f4b8544c.html#gadcd6a7e5d75022e46ce60291f4b8544c">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:709</div></div>
<div class="ttc" id="agroup__CMSIS_ga0d47873260f8f0c16b8ec77e1edc8789_html_ga0d47873260f8f0c16b8ec77e1edc8789"><div class="ttname"><a href="group__CMSIS_ga0d47873260f8f0c16b8ec77e1edc8789.html#ga0d47873260f8f0c16b8ec77e1edc8789">TSC_TypeDef::RESERVED3</a></div><div class="ttdeci">__IO uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:671</div></div>
<div class="ttc" id="agroup__CMSIS_ga30aca300e6a05f1afa16406770c0dd52_html_ga30aca300e6a05f1afa16406770c0dd52"><div class="ttname"><a href="group__CMSIS_ga30aca300e6a05f1afa16406770c0dd52.html#ga30aca300e6a05f1afa16406770c0dd52">ADC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:308</div></div>
<div class="ttc" id="astructDBGMCU__TypeDef_html"><div class="ttname"><a href="structDBGMCU__TypeDef.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:383</div></div>
<div class="ttc" id="agroup__CMSIS_gab38d345f173abcb914c40d04a06ab468_html_gab38d345f173abcb914c40d04a06ab468"><div class="ttname"><a href="group__CMSIS_gab38d345f173abcb914c40d04a06ab468.html#gab38d345f173abcb914c40d04a06ab468">ADC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:309</div></div>
<div class="ttc" id="agroup__CMSIS_ga1ddbb2a5eaa54ff43835026dec99ae1c_html_ga1ddbb2a5eaa54ff43835026dec99ae1c"><div class="ttname"><a href="group__CMSIS_ga1ddbb2a5eaa54ff43835026dec99ae1c.html#ga1ddbb2a5eaa54ff43835026dec99ae1c">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:571</div></div>
<div class="ttc" id="agroup__CMSIS_gaa3703eaa40e447dcacc69c0827595532_html_gaa3703eaa40e447dcacc69c0827595532"><div class="ttname"><a href="group__CMSIS_gaa3703eaa40e447dcacc69c0827595532.html#gaa3703eaa40e447dcacc69c0827595532">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:516</div></div>
<div class="ttc" id="agroup__CMSIS_ga2e8783857f8644a4eb80ebc51e1cba42_html_ga2e8783857f8644a4eb80ebc51e1cba42"><div class="ttname"><a href="group__CMSIS_ga2e8783857f8644a4eb80ebc51e1cba42.html#ga2e8783857f8644a4eb80ebc51e1cba42">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:559</div></div>
<div class="ttc" id="agroup__CMSIS_gae2bc7566d4fe07776fc8e5b2ace32981_html_gae2bc7566d4fe07776fc8e5b2ace32981"><div class="ttname"><a href="group__CMSIS_gae2bc7566d4fe07776fc8e5b2ace32981.html#gae2bc7566d4fe07776fc8e5b2ace32981">CEC_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:330</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a></div><div class="ttdeci">@ I2C2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:263</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:182</div></div>
<div class="ttc" id="agroup__CMSIS_gaeb1d1d561f1d51232369197fa7acb53a_html_gaeb1d1d561f1d51232369197fa7acb53a"><div class="ttname"><a href="group__CMSIS_gaeb1d1d561f1d51232369197fa7acb53a.html#gaeb1d1d561f1d51232369197fa7acb53a">SPI_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:600</div></div>
<div class="ttc" id="agroup__CMSIS_ga75a37e293ded1627c94cf521df950e31_html_ga75a37e293ded1627c94cf521df950e31"><div class="ttname"><a href="group__CMSIS_ga75a37e293ded1627c94cf521df950e31.html#ga75a37e293ded1627c94cf521df950e31">TSC_TypeDef::RESERVED4</a></div><div class="ttdeci">__IO uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:673</div></div>
<div class="ttc" id="agroup__CMSIS_ga2b9d1df38cb1d745305c8190a8707a0f_html_ga2b9d1df38cb1d745305c8190a8707a0f"><div class="ttname"><a href="group__CMSIS_ga2b9d1df38cb1d745305c8190a8707a0f.html#ga2b9d1df38cb1d745305c8190a8707a0f">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:686</div></div>
<div class="ttc" id="agroup__CMSIS_ga0ffe762827b71caff20c75bf105387f6_html_ga0ffe762827b71caff20c75bf105387f6"><div class="ttname"><a href="group__CMSIS_ga0ffe762827b71caff20c75bf105387f6.html#ga0ffe762827b71caff20c75bf105387f6">SPI_TypeDef::RESERVED8</a></div><div class="ttdeci">uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:610</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aa192e935e6b7fc8089fc612477bf3a79"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a></div><div class="ttdeci">@ EXTI0_1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:248</div></div>
<div class="ttc" id="agroup__CMSIS_ga20e3ac1445ed1e7a9792ca492c46a73a_html_ga20e3ac1445ed1e7a9792ca492c46a73a"><div class="ttname"><a href="group__CMSIS_ga20e3ac1445ed1e7a9792ca492c46a73a.html#ga20e3ac1445ed1e7a9792ca492c46a73a">SPI_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:602</div></div>
<div class="ttc" id="agroup__CMSIS_gab8d8a4703a2a87dcd4d1d7b1f38bd464_html_gab8d8a4703a2a87dcd4d1d7b1f38bd464"><div class="ttname"><a href="group__CMSIS_gab8d8a4703a2a87dcd4d1d7b1f38bd464.html#gab8d8a4703a2a87dcd4d1d7b1f38bd464">CEC_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:329</div></div>
<div class="ttc" id="agroup__CMSIS_ga715fd9205b604d1dda5046a31996296a_html_ga715fd9205b604d1dda5046a31996296a"><div class="ttname"><a href="group__CMSIS_ga715fd9205b604d1dda5046a31996296a.html#ga715fd9205b604d1dda5046a31996296a">TSC_TypeDef::IOHCR</a></div><div class="ttdeci">__IO uint32_t IOHCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:666</div></div>
<div class="ttc" id="agroup__CMSIS_ga20a4775ce461eec0d9a437bed464c0a5_html_ga20a4775ce461eec0d9a437bed464c0a5"><div class="ttname"><a href="group__CMSIS_ga20a4775ce461eec0d9a437bed464c0a5.html#ga20a4775ce461eec0d9a437bed464c0a5">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint16_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:607</div></div>
<div class="ttc" id="agroup__CMSIS_ga1d3fd83d6ed8b2d90b471db4509b0e70_html_ga1d3fd83d6ed8b2d90b471db4509b0e70"><div class="ttname"><a href="group__CMSIS_ga1d3fd83d6ed8b2d90b471db4509b0e70.html#ga1d3fd83d6ed8b2d90b471db4509b0e70">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:375</div></div>
<div class="ttc" id="agroup__CMSIS_gaa6957ece6ee709031ab5241d6019fcce_html_gaa6957ece6ee709031ab5241d6019fcce"><div class="ttname"><a href="group__CMSIS_gaa6957ece6ee709031ab5241d6019fcce.html#gaa6957ece6ee709031ab5241d6019fcce">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint16_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:641</div></div>
<div class="ttc" id="agroup__CMSIS_ga63089aaa5f4ad34ee2677ebcdee49cd9_html_ga63089aaa5f4ad34ee2677ebcdee49cd9"><div class="ttname"><a href="group__CMSIS_ga63089aaa5f4ad34ee2677ebcdee49cd9.html#ga63089aaa5f4ad34ee2677ebcdee49cd9">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:514</div></div>
<div class="ttc" id="agroup__CMSIS_gab53da6fb851d911ae0b1166be2cfe48a_html_gab53da6fb851d911ae0b1166be2cfe48a"><div class="ttname"><a href="group__CMSIS_gab53da6fb851d911ae0b1166be2cfe48a.html#gab53da6fb851d911ae0b1166be2cfe48a">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint16_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:603</div></div>
<div class="ttc" id="agroup__CMSIS_ga43d30d8efd8e4606663c7cb8d2565e12_html_ga43d30d8efd8e4606663c7cb8d2565e12"><div class="ttname"><a href="group__CMSIS_ga43d30d8efd8e4606663c7cb8d2565e12.html#ga43d30d8efd8e4606663c7cb8d2565e12">I2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:504</div></div>
<div class="ttc" id="agroup__CMSIS_ga6fdd2a7fb88d28670b472aaac0d9d262_html_ga6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="group__CMSIS_ga6fdd2a7fb88d28670b472aaac0d9d262.html#ga6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:637</div></div>
<div class="ttc" id="agroup__CMSIS_gab272f34d3acb1edeaaeaf087b284d77f_html_gab272f34d3acb1edeaaeaf087b284d77f"><div class="ttname"><a href="group__CMSIS_gab272f34d3acb1edeaaeaf087b284d77f.html#gab272f34d3acb1edeaaeaf087b284d77f">CEC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:327</div></div>
<div class="ttc" id="agroup__CMSIS_ga7d65e605788d739a9b23a9b4a45fd10b_html_ga7d65e605788d739a9b23a9b4a45fd10b"><div class="ttname"><a href="group__CMSIS_ga7d65e605788d739a9b23a9b4a45fd10b.html#ga7d65e605788d739a9b23a9b4a45fd10b">TSC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:665</div></div>
<div class="ttc" id="agroup__CMSIS_ga2a7ebf9d3041dc20da591668d916f5bc_html_ga2a7ebf9d3041dc20da591668d916f5bc"><div class="ttname"><a href="group__CMSIS_ga2a7ebf9d3041dc20da591668d916f5bc.html#ga2a7ebf9d3041dc20da591668d916f5bc">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:635</div></div>
<div class="ttc" id="agroup__CMSIS_ga5eb63912e39085e3e13d64bdb0cf38bd_html_ga5eb63912e39085e3e13d64bdb0cf38bd"><div class="ttname"><a href="group__CMSIS_ga5eb63912e39085e3e13d64bdb0cf38bd.html#ga5eb63912e39085e3e13d64bdb0cf38bd">DAC_TypeDef::DHR12L1</a></div><div class="ttdeci">__IO uint32_t DHR12L1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:370</div></div>
<div class="ttc" id="agroup__CMSIS_gad397993d8c149a64e3f2a8bc7ecdf1c5_html_gad397993d8c149a64e3f2a8bc7ecdf1c5"><div class="ttname"><a href="group__CMSIS_gad397993d8c149a64e3f2a8bc7ecdf1c5.html#gad397993d8c149a64e3f2a8bc7ecdf1c5">OB_TypeDef::WRP1</a></div><div class="ttdeci">__IO uint16_t WRP1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:449</div></div>
<div class="ttc" id="agroup__CMSIS_ga790a1957ec69244915a9637f7d925cf7_html_ga790a1957ec69244915a9637f7d925cf7"><div class="ttname"><a href="group__CMSIS_ga790a1957ec69244915a9637f7d925cf7.html#ga790a1957ec69244915a9637f7d925cf7">I2C_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:502</div></div>
<div class="ttc" id="agroup__CMSIS_ga4caf530d45f7428c9700d9c0057135f8_html_ga4caf530d45f7428c9700d9c0057135f8"><div class="ttname"><a href="group__CMSIS_ga4caf530d45f7428c9700d9c0057135f8.html#ga4caf530d45f7428c9700d9c0057135f8">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:708</div></div>
<div class="ttc" id="agroup__CMSIS_gae17097e69c88b6c00033d6fb84a8182b_html_gae17097e69c88b6c00033d6fb84a8182b"><div class="ttname"><a href="group__CMSIS_gae17097e69c88b6c00033d6fb84a8182b.html#gae17097e69c88b6c00033d6fb84a8182b">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:528</div></div>
<div class="ttc" id="agroup__CMSIS_ga0870177921541602a44f744f1b66e823_html_ga0870177921541602a44f744f1b66e823"><div class="ttname"><a href="group__CMSIS_ga0870177921541602a44f744f1b66e823.html#ga0870177921541602a44f744f1b66e823">SPI_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:606</div></div>
<div class="ttc" id="agroup__CMSIS_gaa893512291681dfbecc5baa899cfafbf_html_gaa893512291681dfbecc5baa899cfafbf"><div class="ttname"><a href="group__CMSIS_gaa893512291681dfbecc5baa899cfafbf.html#gaa893512291681dfbecc5baa899cfafbf">USART_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:699</div></div>
<div class="ttc" id="agroup__CMSIS_ga54d49ecc780f3fd305613ecf4f817f80_html_ga54d49ecc780f3fd305613ecf4f817f80"><div class="ttname"><a href="group__CMSIS_ga54d49ecc780f3fd305613ecf4f817f80.html#ga54d49ecc780f3fd305613ecf4f817f80">ADC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:307</div></div>
<div class="ttc" id="agroup__CMSIS_ga09ce56649bb5477e2fcf3e92bca8f735_html_ga09ce56649bb5477e2fcf3e92bca8f735"><div class="ttname"><a href="group__CMSIS_ga09ce56649bb5477e2fcf3e92bca8f735.html#ga09ce56649bb5477e2fcf3e92bca8f735">SPI_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:598</div></div>
<div class="ttc" id="astructTIM__TypeDef_html"><div class="ttname"><a href="structTIM__TypeDef.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:618</div></div>
<div class="ttc" id="agroup__CMSIS_ga4dd260a7d589d62975619a42f9a6abe4_html_ga4dd260a7d589d62975619a42f9a6abe4"><div class="ttname"><a href="group__CMSIS_ga4dd260a7d589d62975619a42f9a6abe4.html#ga4dd260a7d589d62975619a42f9a6abe4">CRC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:356</div></div>
<div class="ttc" id="agroup__CMSIS_gaebe8039568a704dc6193fe0aaa795813_html_gaebe8039568a704dc6193fe0aaa795813"><div class="ttname"><a href="group__CMSIS_gaebe8039568a704dc6193fe0aaa795813.html#gaebe8039568a704dc6193fe0aaa795813">TIM_TypeDef::RESERVED20</a></div><div class="ttdeci">uint16_t RESERVED20</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:654</div></div>
<div class="ttc" id="astructIWDG__TypeDef_html"><div class="ttname"><a href="structIWDG__TypeDef.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:513</div></div>
<div class="ttc" id="agroup__CMSIS_ga2044eb2a0a8a731400d309741bceb2f7_html_ga2044eb2a0a8a731400d309741bceb2f7"><div class="ttname"><a href="group__CMSIS_ga2044eb2a0a8a731400d309741bceb2f7.html#ga2044eb2a0a8a731400d309741bceb2f7">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint16_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:687</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a59050edea936c20ef456024c900e71f9"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a59050edea936c20ef456024c900e71f9">SVC_IRQn</a></div><div class="ttdeci">@ SVC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:184</div></div>
<div class="ttc" id="agroup__CMSIS_gad58e05db30d309608402a69d87c36505_html_gad58e05db30d309608402a69d87c36505"><div class="ttname"><a href="group__CMSIS_gad58e05db30d309608402a69d87c36505.html#gad58e05db30d309608402a69d87c36505">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint16_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:638</div></div>
<div class="ttc" id="agroup__CMSIS_ga1e398155ddd013fcdd41309b4bd0bd5f_html_ga1e398155ddd013fcdd41309b4bd0bd5f"><div class="ttname"><a href="group__CMSIS_ga1e398155ddd013fcdd41309b4bd0bd5f.html#ga1e398155ddd013fcdd41309b4bd0bd5f">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:593</div></div>
<div class="ttc" id="agroup__CMSIS_gad3186a43824621f049e7eff37c88ad4e_html_gad3186a43824621f049e7eff37c88ad4e"><div class="ttname"><a href="group__CMSIS_gad3186a43824621f049e7eff37c88ad4e.html#gad3186a43824621f049e7eff37c88ad4e">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint16_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:649</div></div>
<div class="ttc" id="agroup__CMSIS_ga3c0c1be66bc0a1846274a7511f4a36f5_html_ga3c0c1be66bc0a1846274a7511f4a36f5"><div class="ttname"><a href="group__CMSIS_ga3c0c1be66bc0a1846274a7511f4a36f5.html#ga3c0c1be66bc0a1846274a7511f4a36f5">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint16_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:605</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a89f6adffcb926f8a420923833e3cbc7b"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a89f6adffcb926f8a420923833e3cbc7b">CEC_IRQn</a></div><div class="ttdeci">@ CEC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f37x.h:211</div></div>
<div class="ttc" id="astructCRC__TypeDef_html"><div class="ttname"><a href="structCRC__TypeDef.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:350</div></div>
<div class="ttc" id="agroup__CMSIS_ga59c46ac3a56c6966a7f8f379a2fd1e3e_html_ga59c46ac3a56c6966a7f8f379a2fd1e3e"><div class="ttname"><a href="group__CMSIS_ga59c46ac3a56c6966a7f8f379a2fd1e3e.html#ga59c46ac3a56c6966a7f8f379a2fd1e3e">TIM_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:622</div></div>
<div class="ttc" id="astructPWR__TypeDef_html"><div class="ttname"><a href="structPWR__TypeDef.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:526</div></div>
<div class="ttc" id="agroup__CMSIS_ga79ce09e9fbedb2d169b3a584ed003b02_html_ga79ce09e9fbedb2d169b3a584ed003b02"><div class="ttname"><a href="group__CMSIS_ga79ce09e9fbedb2d169b3a584ed003b02.html#ga79ce09e9fbedb2d169b3a584ed003b02">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:694</div></div>
<div class="ttc" id="agroup__CMSIS_gacc2ee020956d58aa315d6b8a8bc0b60e_html_gacc2ee020956d58aa315d6b8a8bc0b60e"><div class="ttname"><a href="group__CMSIS_gacc2ee020956d58aa315d6b8a8bc0b60e.html#gacc2ee020956d58aa315d6b8a8bc0b60e">ADC_TypeDef::SMPR</a></div><div class="ttdeci">__IO uint32_t SMPR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:306</div></div>
<div class="ttc" id="agroup__CMSIS_gaa341a859df2f59bf6c0f7a000ab8734b_html_gaa341a859df2f59bf6c0f7a000ab8734b"><div class="ttname"><a href="group__CMSIS_gaa341a859df2f59bf6c0f7a000ab8734b.html#gaa341a859df2f59bf6c0f7a000ab8734b">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:404</div></div>
<div class="ttc" id="agroup__CMSIS_ga36afe894c9b0878347d0c038c80e4c22_html_ga36afe894c9b0878347d0c038c80e4c22"><div class="ttname"><a href="group__CMSIS_ga36afe894c9b0878347d0c038c80e4c22.html#ga36afe894c9b0878347d0c038c80e4c22">TIM_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:628</div></div>
<div class="ttc" id="agroup__CMSIS_ga15944db86d7a7a69db35512f68eca15c_html_ga15944db86d7a7a69db35512f68eca15c"><div class="ttname"><a href="group__CMSIS_ga15944db86d7a7a69db35512f68eca15c.html#ga15944db86d7a7a69db35512f68eca15c">TIM_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:630</div></div>
<div class="ttc" id="astructRCC__TypeDef_html"><div class="ttname"><a href="structRCC__TypeDef.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:536</div></div>
<div class="ttc" id="agroup__CMSIS_gab8970cf003966d22733fd660df6e74d7_html_gab8970cf003966d22733fd660df6e74d7"><div class="ttname"><a href="group__CMSIS_gab8970cf003966d22733fd660df6e74d7.html#gab8970cf003966d22733fd660df6e74d7">RTC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:577</div></div>
<div class="ttc" id="agroup__CMSIS_ga6a42766a6ca3c7fe10a810ebd6b9d627_html_ga6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="group__CMSIS_ga6a42766a6ca3c7fe10a810ebd6b9d627.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:640</div></div>
<div class="ttc" id="agroup__CMSIS_gaee6d4af7571a1bad2fec9e7b53733277_html_gaee6d4af7571a1bad2fec9e7b53733277"><div class="ttname"><a href="group__CMSIS_gaee6d4af7571a1bad2fec9e7b53733277.html#gaee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:318</div></div>
<div class="ttc" id="agroup__CMSIS_ga15981828f2b915d38570cf6684e99a53_html_ga15981828f2b915d38570cf6684e99a53"><div class="ttname"><a href="group__CMSIS_ga15981828f2b915d38570cf6684e99a53.html#ga15981828f2b915d38570cf6684e99a53">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:385</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ad1f8257995120fd90b0d4c177a02de5f"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a></div><div class="ttdeci">@ TIM14_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:258</div></div>
<div class="ttc" id="agroup__CMSIS_gafddb6b2f393c94ea6c68780fe04f298f_html_gafddb6b2f393c94ea6c68780fe04f298f"><div class="ttname"><a href="group__CMSIS_gafddb6b2f393c94ea6c68780fe04f298f.html#gafddb6b2f393c94ea6c68780fe04f298f">RTC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:567</div></div>
<div class="ttc" id="agroup__CMSIS_ga7fd09a4911f813464a454b507832a0b9_html_ga7fd09a4911f813464a454b507832a0b9"><div class="ttname"><a href="group__CMSIS_ga7fd09a4911f813464a454b507832a0b9.html#ga7fd09a4911f813464a454b507832a0b9">TIM_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:632</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdeci">@ TIM2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:205</div></div>
<div class="ttc" id="agroup__CMSIS_gaac341c7e09cd5224327eeb7d9f122bed_html_gaac341c7e09cd5224327eeb7d9f122bed"><div class="ttname"><a href="group__CMSIS_gaac341c7e09cd5224327eeb7d9f122bed.html#gaac341c7e09cd5224327eeb7d9f122bed">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:386</div></div>
<div class="ttc" id="agroup__CMSIS_ga50cb22870dbb9001241cec694994e5ef_html_ga50cb22870dbb9001241cec694994e5ef"><div class="ttname"><a href="group__CMSIS_ga50cb22870dbb9001241cec694994e5ef.html#ga50cb22870dbb9001241cec694994e5ef">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:351</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:185</div></div>
<div class="ttc" id="agroup__CMSIS_ga5f43a11e0873212f598e41db5f2dcf6a_html_ga5f43a11e0873212f598e41db5f2dcf6a"><div class="ttname"><a href="group__CMSIS_ga5f43a11e0873212f598e41db5f2dcf6a.html#ga5f43a11e0873212f598e41db5f2dcf6a">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:563</div></div>
<div class="ttc" id="agroup__CMSIS_gac1889c0e17d868ab991f267ceb9dbb4b_html_gac1889c0e17d868ab991f267ceb9dbb4b"><div class="ttname"><a href="group__CMSIS_gac1889c0e17d868ab991f267ceb9dbb4b.html#gac1889c0e17d868ab991f267ceb9dbb4b">FLASH_TypeDef::WRPR</a></div><div class="ttdeci">__IO uint32_t WRPR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:435</div></div>
<div class="ttc" id="agroup__CMSIS_gad7e54d5c5a4b9fd1e26aca85b1e36c7f_html_gad7e54d5c5a4b9fd1e26aca85b1e36c7f"><div class="ttname"><a href="group__CMSIS_gad7e54d5c5a4b9fd1e26aca85b1e36c7f.html#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:566</div></div>
<div class="ttc" id="agroup__CMSIS_gac3802c3b17482a0667fb34ddd1863434_html_gac3802c3b17482a0667fb34ddd1863434"><div class="ttname"><a href="group__CMSIS_gac3802c3b17482a0667fb34ddd1863434.html#gac3802c3b17482a0667fb34ddd1863434">RTC_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:582</div></div>
<div class="ttc" id="agroup__CMSIS_ga05be375db50e8c9dd24fb3bcf42d7cf1_html_ga05be375db50e8c9dd24fb3bcf42d7cf1"><div class="ttname"><a href="group__CMSIS_ga05be375db50e8c9dd24fb3bcf42d7cf1.html#ga05be375db50e8c9dd24fb3bcf42d7cf1">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:545</div></div>
<div class="ttc" id="agroup__CMSIS_ga91a55cd277c20e5c5ad228fd9013d014_html_ga91a55cd277c20e5c5ad228fd9013d014"><div class="ttname"><a href="group__CMSIS_ga91a55cd277c20e5c5ad228fd9013d014.html#ga91a55cd277c20e5c5ad228fd9013d014">CEC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:328</div></div>
<div class="ttc" id="agroup__CMSIS_ga0f73f2b049d95841c54313f0cc949afe_html_ga0f73f2b049d95841c54313f0cc949afe"><div class="ttname"><a href="group__CMSIS_ga0f73f2b049d95841c54313f0cc949afe.html#ga0f73f2b049d95841c54313f0cc949afe">I2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:501</div></div>
<div class="ttc" id="agroup__CMSIS_ga3a382d341fb608a04390bacb8c00b0f0_html_ga3a382d341fb608a04390bacb8c00b0f0"><div class="ttname"><a href="group__CMSIS_ga3a382d341fb608a04390bacb8c00b0f0.html#ga3a382d341fb608a04390bacb8c00b0f0">DAC_TypeDef::DHR8R1</a></div><div class="ttdeci">__IO uint32_t DHR8R1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:371</div></div>
<div class="ttc" id="agroup__CMSIS_ga0a4c0d337b0e546e549678b77ea63246_html_ga0a4c0d337b0e546e549678b77ea63246"><div class="ttname"><a href="group__CMSIS_ga0a4c0d337b0e546e549678b77ea63246.html#ga0a4c0d337b0e546e549678b77ea63246">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:305</div></div>
<div class="ttc" id="agroup__CMSIS_ga145760563b46fcdeedddf7c92ee68d61_html_ga145760563b46fcdeedddf7c92ee68d61"><div class="ttname"><a href="group__CMSIS_ga145760563b46fcdeedddf7c92ee68d61.html#ga145760563b46fcdeedddf7c92ee68d61">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint16_t OR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:653</div></div>
<div class="ttc" id="agroup__CMSIS_ga5242c0f547b4c65ad619dae5cf670b17_html_ga5242c0f547b4c65ad619dae5cf670b17"><div class="ttname"><a href="group__CMSIS_ga5242c0f547b4c65ad619dae5cf670b17.html#ga5242c0f547b4c65ad619dae5cf670b17">TSC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:662</div></div>
<div class="ttc" id="agroup__CMSIS_ga78d24b9deed83e90a2ff96c95ba94934_html_ga78d24b9deed83e90a2ff96c95ba94934"><div class="ttname"><a href="group__CMSIS_ga78d24b9deed83e90a2ff96c95ba94934.html#ga78d24b9deed83e90a2ff96c95ba94934">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:302</div></div>
<div class="ttc" id="agroup__CMSIS_ga353c64e49ec9ae93b950668941f41175_html_ga353c64e49ec9ae93b950668941f41175"><div class="ttname"><a href="group__CMSIS_ga353c64e49ec9ae93b950668941f41175.html#ga353c64e49ec9ae93b950668941f41175">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint16_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:601</div></div>
<div class="ttc" id="agroup__CMSIS_ga70dfd1730dba65041550ef55a44db87c_html_ga70dfd1730dba65041550ef55a44db87c"><div class="ttname"><a href="group__CMSIS_ga70dfd1730dba65041550ef55a44db87c.html#ga70dfd1730dba65041550ef55a44db87c">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:353</div></div>
<div class="ttc" id="agroup__CMSIS_gad9f9ae594003c39cc27f147e29a130bb_html_gad9f9ae594003c39cc27f147e29a130bb"><div class="ttname"><a href="group__CMSIS_gad9f9ae594003c39cc27f147e29a130bb.html#gad9f9ae594003c39cc27f147e29a130bb">OB_TypeDef::RDP</a></div><div class="ttdeci">__IO uint16_t RDP</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:444</div></div>
<div class="ttc" id="astructADC__TypeDef_html"><div class="ttname"><a href="structADC__TypeDef.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:300</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a78602dc46ee54b2c1f3e6f0ef8f59e5f"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a></div><div class="ttdeci">@ EXTI2_3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:249</div></div>
<div class="ttc" id="agroup__CMSIS_ga6126350919b341bfb13c0b24b30dc22a_html_ga6126350919b341bfb13c0b24b30dc22a"><div class="ttname"><a href="group__CMSIS_ga6126350919b341bfb13c0b24b30dc22a.html#ga6126350919b341bfb13c0b24b30dc22a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:303</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:246</div></div>
<div class="ttc" id="astructDMA__Channel__TypeDef_html"><div class="ttname"><a href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:395</div></div>
<div class="ttc" id="agroup__CMSIS_ga9c5bff67bf9499933959df7eb91a1bd6_html_ga9c5bff67bf9499933959df7eb91a1bd6"><div class="ttname"><a href="group__CMSIS_ga9c5bff67bf9499933959df7eb91a1bd6.html#ga9c5bff67bf9499933959df7eb91a1bd6">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:415</div></div>
<div class="ttc" id="agroup__CMSIS_ga150d3ec74c7a8884d87bc15b9e878055_html_ga150d3ec74c7a8884d87bc15b9e878055"><div class="ttname"><a href="group__CMSIS_ga150d3ec74c7a8884d87bc15b9e878055.html#ga150d3ec74c7a8884d87bc15b9e878055">RTC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:564</div></div>
<div class="ttc" id="agroup__CMSIS_gacbba4df34183910fdc40fb2c4918e303_html_gacbba4df34183910fdc40fb2c4918e303"><div class="ttname"><a href="group__CMSIS_gacbba4df34183910fdc40fb2c4918e303.html#gacbba4df34183910fdc40fb2c4918e303">CEC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:332</div></div>
<div class="ttc" id="agroup__CMSIS_ga30576220ca1968e61666d92092e8911e_html_ga30576220ca1968e61666d92092e8911e"><div class="ttname"><a href="group__CMSIS_ga30576220ca1968e61666d92092e8911e.html#ga30576220ca1968e61666d92092e8911e">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:405</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aec19518b6dd2358a8b78c2aa29e5d462"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a></div><div class="ttdeci">@ EXTI4_15_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:250</div></div>
<div class="ttc" id="agroup__CMSIS_ga9094f9bb312461d2fc1499f5f8d91c64_html_ga9094f9bb312461d2fc1499f5f8d91c64"><div class="ttname"><a href="group__CMSIS_ga9094f9bb312461d2fc1499f5f8d91c64.html#ga9094f9bb312461d2fc1499f5f8d91c64">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:631</div></div>
<div class="ttc" id="astructEXTI__TypeDef_html"><div class="ttname"><a href="structEXTI__TypeDef.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:413</div></div>
<div class="ttc" id="agroup__CMSIS_gaefbd38be87117d1fced289bf9c534414_html_gaefbd38be87117d1fced289bf9c534414"><div class="ttname"><a href="group__CMSIS_gaefbd38be87117d1fced289bf9c534414.html#gaefbd38be87117d1fced289bf9c534414">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:569</div></div>
<div class="ttc" id="agroup__CMSIS_ga5e0e229c223361eee4278d585787ace1_html_ga5e0e229c223361eee4278d585787ace1"><div class="ttname"><a href="group__CMSIS_ga5e0e229c223361eee4278d585787ace1.html#ga5e0e229c223361eee4278d585787ace1">SYSCFG_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:483</div></div>
<div class="ttc" id="agroup__CMSIS_ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c_html_ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c"><div class="ttname"><a href="group__CMSIS_ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c.html#ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint16_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:651</div></div>
<div class="ttc" id="agroup__CMSIS_ga476012f1b4567ffc21ded0b5fd50985e_html_ga476012f1b4567ffc21ded0b5fd50985e"><div class="ttname"><a href="group__CMSIS_ga476012f1b4567ffc21ded0b5fd50985e.html#ga476012f1b4567ffc21ded0b5fd50985e">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint16_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:623</div></div>
<div class="ttc" id="agroup__CMSIS_ga0cc3561c124d06bb57dfa855e43ed99f_html_ga0cc3561c124d06bb57dfa855e43ed99f"><div class="ttname"><a href="group__CMSIS_ga0cc3561c124d06bb57dfa855e43ed99f.html#ga0cc3561c124d06bb57dfa855e43ed99f">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:384</div></div>
<div class="ttc" id="agroup__CMSIS_ga010c9ef83a8236947a3bfaab1ed29df4_html_ga010c9ef83a8236947a3bfaab1ed29df4"><div class="ttname"><a href="group__CMSIS_ga010c9ef83a8236947a3bfaab1ed29df4.html#ga010c9ef83a8236947a3bfaab1ed29df4">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint16_t TDR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:698</div></div>
<div class="ttc" id="agroup__CMSIS_gaecee11b0d2e534b5243e9db6a0e10026_html_gaecee11b0d2e534b5243e9db6a0e10026"><div class="ttname"><a href="group__CMSIS_gaecee11b0d2e534b5243e9db6a0e10026.html#gaecee11b0d2e534b5243e9db6a0e10026">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint16_t I2SPR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:609</div></div>
<div class="ttc" id="agroup__CMSIS_ga8ce1c9c2742eaaa0e97ddbb3a06154cc_html_ga8ce1c9c2742eaaa0e97ddbb3a06154cc"><div class="ttname"><a href="group__CMSIS_ga8ce1c9c2742eaaa0e97ddbb3a06154cc.html#ga8ce1c9c2742eaaa0e97ddbb3a06154cc">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:398</div></div>
<div class="ttc" id="agroup__CMSIS_ga1e8b4b987496ee1c0c6f16b0a94ea1a1_html_ga1e8b4b987496ee1c0c6f16b0a94ea1a1"><div class="ttname"><a href="group__CMSIS_ga1e8b4b987496ee1c0c6f16b0a94ea1a1.html#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:573</div></div>
<div class="ttc" id="agroup__CMSIS_gad35ea0b199cefb757de20e9b78168534_html_gad35ea0b199cefb757de20e9b78168534"><div class="ttname"><a href="group__CMSIS_gad35ea0b199cefb757de20e9b78168534.html#gad35ea0b199cefb757de20e9b78168534">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:495</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:244</div></div>
<div class="ttc" id="agroup__CMSIS_ga7919306d0e032a855200420a57f884d7_html_ga7919306d0e032a855200420a57f884d7"><div class="ttname"><a href="group__CMSIS_ga7919306d0e032a855200420a57f884d7.html#ga7919306d0e032a855200420a57f884d7">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:431</div></div>
<div class="ttc" id="astructGPIO__TypeDef_html"><div class="ttname"><a href="structGPIO__TypeDef.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1017</div></div>
<div class="ttc" id="agroup__CMSIS_ga17d061db586d4a5aa646b68495a8e6a4_html_ga17d061db586d4a5aa646b68495a8e6a4"><div class="ttname"><a href="group__CMSIS_ga17d061db586d4a5aa646b68495a8e6a4.html#ga17d061db586d4a5aa646b68495a8e6a4">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:414</div></div>
<div class="ttc" id="astructDAC__TypeDef_html"><div class="ttname"><a href="structDAC__TypeDef.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:366</div></div>
<div class="ttc" id="agroup__CMSIS_gac2e3aa39c94cd6f94f33dcef25ad28f5_html_gac2e3aa39c94cd6f94f33dcef25ad28f5"><div class="ttname"><a href="group__CMSIS_gac2e3aa39c94cd6f94f33dcef25ad28f5.html#gac2e3aa39c94cd6f94f33dcef25ad28f5">DAC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:374</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdeci">@ TIM6_DAC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:228</div></div>
<div class="ttc" id="agroup__CMSIS_ga0dd9c06729a5eb6179c6d0d60faca7ed_html_ga0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="group__CMSIS_ga0dd9c06729a5eb6179c6d0d60faca7ed.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:643</div></div>
<div class="ttc" id="agroup__CMSIS_gac891e34644b8dc27bacc906cfd18b235_html_gac891e34644b8dc27bacc906cfd18b235"><div class="ttname"><a href="group__CMSIS_gac891e34644b8dc27bacc906cfd18b235.html#gac891e34644b8dc27bacc906cfd18b235">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:595</div></div>
<div class="ttc" id="agroup__CMSIS_ga673eda416602a1514875fd5461cbf8ae_html_ga673eda416602a1514875fd5461cbf8ae"><div class="ttname"><a href="group__CMSIS_ga673eda416602a1514875fd5461cbf8ae.html#ga673eda416602a1514875fd5461cbf8ae">RCC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:550</div></div>
<div class="ttc" id="agroup__CMSIS_ga24dece1e3b3185456afe34c3dc6add2e_html_ga24dece1e3b3185456afe34c3dc6add2e"><div class="ttname"><a href="group__CMSIS_ga24dece1e3b3185456afe34c3dc6add2e.html#ga24dece1e3b3185456afe34c3dc6add2e">FLASH_TypeDef::OBR</a></div><div class="ttdeci">__IO uint32_t OBR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:434</div></div>
<div class="ttc" id="agroup__CMSIS_ga5f2717885ff171e686e0347af9e6b68d_html_ga5f2717885ff171e686e0347af9e6b68d"><div class="ttname"><a href="group__CMSIS_ga5f2717885ff171e686e0347af9e6b68d.html#ga5f2717885ff171e686e0347af9e6b68d">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:515</div></div>
<div class="ttc" id="agroup__CMSIS_ga6d83a90d85e3b545cf29e98eac11765e_html_ga6d83a90d85e3b545cf29e98eac11765e"><div class="ttname"><a href="group__CMSIS_ga6d83a90d85e3b545cf29e98eac11765e.html#ga6d83a90d85e3b545cf29e98eac11765e">TSC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:663</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdeci">@ TIM3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:257</div></div>
<div class="ttc" id="agroup__CMSIS_ga95f1607b6254092066a3b6e35146e28a_html_ga95f1607b6254092066a3b6e35146e28a"><div class="ttname"><a href="group__CMSIS_ga95f1607b6254092066a3b6e35146e28a.html#ga95f1607b6254092066a3b6e35146e28a">I2C_TypeDef::TIMEOUTR</a></div><div class="ttdeci">__IO uint32_t TIMEOUTR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:500</div></div>
<div class="ttc" id="agroup__CMSIS_gad84e8694cd4b5375ee533c2d875c3b5a_html_gad84e8694cd4b5375ee533c2d875c3b5a"><div class="ttname"><a href="group__CMSIS_gad84e8694cd4b5375ee533c2d875c3b5a.html#gad84e8694cd4b5375ee533c2d875c3b5a">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:352</div></div>
<div class="ttc" id="agroup__CMSIS_ga6131b2f2896c122cf223206e4cfd2bd0_html_ga6131b2f2896c122cf223206e4cfd2bd0"><div class="ttname"><a href="group__CMSIS_ga6131b2f2896c122cf223206e4cfd2bd0.html#ga6131b2f2896c122cf223206e4cfd2bd0">RTC_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:583</div></div>
<div class="ttc" id="agroup__CMSIS_ga7a9886b5f9e0edaf5ced3d1870b33ad7_html_ga7a9886b5f9e0edaf5ced3d1870b33ad7"><div class="ttname"><a href="group__CMSIS_ga7a9886b5f9e0edaf5ced3d1870b33ad7.html#ga7a9886b5f9e0edaf5ced3d1870b33ad7">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:399</div></div>
<div class="ttc" id="agroup__CMSIS_ga793cd13a4636c9785fdb99316f7fd7ab_html_ga793cd13a4636c9785fdb99316f7fd7ab"><div class="ttname"><a href="group__CMSIS_ga793cd13a4636c9785fdb99316f7fd7ab.html#ga793cd13a4636c9785fdb99316f7fd7ab">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:429</div></div>
<div class="ttc" id="astructWWDG__TypeDef_html"><div class="ttname"><a href="structWWDG__TypeDef.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:707</div></div>
<div class="ttc" id="astructADC__Common__TypeDef_html"><div class="ttname"><a href="structADC__Common__TypeDef.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:317</div></div>
<div class="ttc" id="agroup__CMSIS_ga22bb9f39aae46365d3ec3c5973f90039_html_ga22bb9f39aae46365d3ec3c5973f90039"><div class="ttname"><a href="group__CMSIS_ga22bb9f39aae46365d3ec3c5973f90039.html#ga22bb9f39aae46365d3ec3c5973f90039">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:633</div></div>
<div class="ttc" id="agroup__CMSIS_gad4ffd02fea1594fdd917132e217e466a_html_gad4ffd02fea1594fdd917132e217e466a"><div class="ttname"><a href="group__CMSIS_gad4ffd02fea1594fdd917132e217e466a.html#gad4ffd02fea1594fdd917132e217e466a">ADC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:310</div></div>
<div class="ttc" id="agroup__CMSIS_ga541e93bdbd07770ebc448412f3456877_html_ga541e93bdbd07770ebc448412f3456877"><div class="ttname"><a href="group__CMSIS_ga541e93bdbd07770ebc448412f3456877.html#ga541e93bdbd07770ebc448412f3456877">RTC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:578</div></div>
<div class="ttc" id="agroup__CMSIS_ga6ac527c7428ad8807a7740c1f33f0351_html_ga6ac527c7428ad8807a7740c1f33f0351"><div class="ttname"><a href="group__CMSIS_ga6ac527c7428ad8807a7740c1f33f0351.html#ga6ac527c7428ad8807a7740c1f33f0351">USART_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:697</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdeci">@ RTC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:245</div></div>
<div class="ttc" id="agroup__CMSIS_gaaf432a8a8948613f4f66fcace5d2e5fe_html_gaaf432a8a8948613f4f66fcace5d2e5fe"><div class="ttname"><a href="group__CMSIS_gaaf432a8a8948613f4f66fcace5d2e5fe.html#gaaf432a8a8948613f4f66fcace5d2e5fe">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:427</div></div>
<div class="ttc" id="agroup__CMSIS_ga410988826004fdd21d55071215144ba9_html_ga410988826004fdd21d55071215144ba9"><div class="ttname"><a href="group__CMSIS_ga410988826004fdd21d55071215144ba9.html#ga410988826004fdd21d55071215144ba9">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:619</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdeci">@ DMA1_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:251</div></div>
<div class="ttc" id="agroup__CMSIS_ga15655cda4854cc794db1f27b3c0bba38_html_ga15655cda4854cc794db1f27b3c0bba38"><div class="ttname"><a href="group__CMSIS_ga15655cda4854cc794db1f27b3c0bba38.html#ga15655cda4854cc794db1f27b3c0bba38">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:710</div></div>
<div class="ttc" id="agroup__CMSIS_gaf686e22c1792dc59dfeffe451d47cf13_html_gaf686e22c1792dc59dfeffe451d47cf13"><div class="ttname"><a href="group__CMSIS_gaf686e22c1792dc59dfeffe451d47cf13.html#gaf686e22c1792dc59dfeffe451d47cf13">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:627</div></div>
<div class="ttc" id="agroup__CMSIS_gac708e4f0f142ac14d7e1c46778ed6f96_html_gac708e4f0f142ac14d7e1c46778ed6f96"><div class="ttname"><a href="group__CMSIS_gac708e4f0f142ac14d7e1c46778ed6f96.html#gac708e4f0f142ac14d7e1c46778ed6f96">TIM_TypeDef::RESERVED8</a></div><div class="ttdeci">uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:636</div></div>
<div class="ttc" id="agroup__CMSIS_ga88caad1e82960cc6df99d935ece26c1b_html_ga88caad1e82960cc6df99d935ece26c1b"><div class="ttname"><a href="group__CMSIS_ga88caad1e82960cc6df99d935ece26c1b.html#ga88caad1e82960cc6df99d935ece26c1b">TIM_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:620</div></div>
<div class="ttc" id="agroup__CMSIS_ga011f892d86367dbe786964b14bc515a6_html_ga011f892d86367dbe786964b14bc515a6"><div class="ttname"><a href="group__CMSIS_ga011f892d86367dbe786964b14bc515a6.html#ga011f892d86367dbe786964b14bc515a6">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:387</div></div>
<div class="ttc" id="agroup__CMSIS_ga133294b87dbe6a01e8d9584338abc39a_html_ga133294b87dbe6a01e8d9584338abc39a"><div class="ttname"><a href="group__CMSIS_ga133294b87dbe6a01e8d9584338abc39a.html#ga133294b87dbe6a01e8d9584338abc39a">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:419</div></div>
<div class="ttc" id="agroup__CMSIS_ga9cd77bc29038841798b4b63c5cecdb9d_html_ga9cd77bc29038841798b4b63c5cecdb9d"><div class="ttname"><a href="group__CMSIS_ga9cd77bc29038841798b4b63c5cecdb9d.html#ga9cd77bc29038841798b4b63c5cecdb9d">FLASH_TypeDef::AR</a></div><div class="ttdeci">__IO uint32_t AR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:432</div></div>
<div class="ttc" id="agroup__CMSIS_ga017d7d54a7bf1925facea6b5e02fec83_html_ga017d7d54a7bf1925facea6b5e02fec83"><div class="ttname"><a href="group__CMSIS_ga017d7d54a7bf1925facea6b5e02fec83.html#ga017d7d54a7bf1925facea6b5e02fec83">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:597</div></div>
<div class="ttc" id="agroup__CMSIS_ga158066c974911c14efd7ea492ea31137_html_ga158066c974911c14efd7ea492ea31137"><div class="ttname"><a href="group__CMSIS_ga158066c974911c14efd7ea492ea31137.html#ga158066c974911c14efd7ea492ea31137">USART_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:693</div></div>
<div class="ttc" id="agroup__CMSIS_gaf1c675e412fb96e38b6b4630b88c5676_html_gaf1c675e412fb96e38b6b4630b88c5676"><div class="ttname"><a href="group__CMSIS_gaf1c675e412fb96e38b6b4630b88c5676.html#gaf1c675e412fb96e38b6b4630b88c5676">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:397</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a26432264ae205fe79a9f9255f961bc84"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a></div><div class="ttdeci">@ TIM15_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:259</div></div>
<div class="ttc" id="astructTSC__TypeDef_html"><div class="ttname"><a href="structTSC__TypeDef.html">TSC_TypeDef</a></div><div class="ttdoc">Touch Sensing Controller (TSC)</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:661</div></div>
<div class="ttc" id="agroup__CMSIS_gaf2b7924854e56d0ebd3e8699dfd0e369_html_gaf2b7924854e56d0ebd3e8699dfd0e369"><div class="ttname"><a href="group__CMSIS_gaf2b7924854e56d0ebd3e8699dfd0e369.html#gaf2b7924854e56d0ebd3e8699dfd0e369">USART_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:690</div></div>
<div class="ttc" id="agroup__CMSIS_ga6082856c9191f5003b6163c0d3afcaff_html_ga6082856c9191f5003b6163c0d3afcaff"><div class="ttname"><a href="group__CMSIS_ga6082856c9191f5003b6163c0d3afcaff.html#ga6082856c9191f5003b6163c0d3afcaff">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:570</div></div>
<div class="ttc" id="agroup__CMSIS_ga5ba381c3f312fdf5e0b4119641b3b0aa_html_ga5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="group__CMSIS_ga5ba381c3f312fdf5e0b4119641b3b0aa.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:646</div></div>
<div class="ttc" id="agroup__CMSIS_gae4e736a0aa1304172139d21b9d75c08a_html_gae4e736a0aa1304172139d21b9d75c08a"><div class="ttname"><a href="group__CMSIS_gae4e736a0aa1304172139d21b9d75c08a.html#gae4e736a0aa1304172139d21b9d75c08a">CEC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:331</div></div>
<div class="ttc" id="agroup__CMSIS_ga761d5a0c208032613dad3fcc674907b7_html_ga761d5a0c208032613dad3fcc674907b7"><div class="ttname"><a href="group__CMSIS_ga761d5a0c208032613dad3fcc674907b7.html#ga761d5a0c208032613dad3fcc674907b7">RTC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:565</div></div>
<div class="ttc" id="agroup__CMSIS_gab894a4f70da24aa3c39b2c9a3790cbf8_html_gab894a4f70da24aa3c39b2c9a3790cbf8"><div class="ttname"><a href="group__CMSIS_gab894a4f70da24aa3c39b2c9a3790cbf8.html#gab894a4f70da24aa3c39b2c9a3790cbf8">COMP_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:341</div></div>
<div class="ttc" id="agroup__CMSIS_ga954eb69fd4e2e6b43ba6c80986f691d8_html_ga954eb69fd4e2e6b43ba6c80986f691d8"><div class="ttname"><a href="group__CMSIS_ga954eb69fd4e2e6b43ba6c80986f691d8.html#ga954eb69fd4e2e6b43ba6c80986f691d8">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:621</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a82ac24e8e4e0df100fe48bc65524dbf5"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_UP_TRG_COM_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:255</div></div>
<div class="ttc" id="agroup__CMSIS_ga724fd21b7131fb9ac78c1b661dee3a8d_html_ga724fd21b7131fb9ac78c1b661dee3a8d"><div class="ttname"><a href="group__CMSIS_ga724fd21b7131fb9ac78c1b661dee3a8d.html#ga724fd21b7131fb9ac78c1b661dee3a8d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint16_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:629</div></div>
<div class="ttc" id="agroup__CMSIS_gaf4b0f200c36cbfd1a449e2a85b372ef9_html_gaf4b0f200c36cbfd1a449e2a85b372ef9"><div class="ttname"><a href="group__CMSIS_gaf4b0f200c36cbfd1a449e2a85b372ef9.html#gaf4b0f200c36cbfd1a449e2a85b372ef9">RCC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:548</div></div>
<div class="ttc" id="agroup__CMSIS_gab0292062a80446c97dac24604bd8ed8e_html_gab0292062a80446c97dac24604bd8ed8e"><div class="ttname"><a href="group__CMSIS_gab0292062a80446c97dac24604bd8ed8e.html#gab0292062a80446c97dac24604bd8ed8e">OB_TypeDef::USER</a></div><div class="ttdeci">__IO uint16_t USER</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:445</div></div>
<div class="ttc" id="agroup__CMSIS_gaeb6bcdb2b99d58b9a0ffd86deb606eac_html_gaeb6bcdb2b99d58b9a0ffd86deb606eac"><div class="ttname"><a href="group__CMSIS_gaeb6bcdb2b99d58b9a0ffd86deb606eac.html#gaeb6bcdb2b99d58b9a0ffd86deb606eac">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:527</div></div>
<div class="ttc" id="agroup__CMSIS_ga58477bdaaf8fcbcd9c8411729daaf535_html_ga58477bdaaf8fcbcd9c8411729daaf535"><div class="ttname"><a href="group__CMSIS_ga58477bdaaf8fcbcd9c8411729daaf535.html#ga58477bdaaf8fcbcd9c8411729daaf535">TIM_TypeDef::RESERVED19</a></div><div class="ttdeci">uint16_t RESERVED19</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:652</div></div>
<div class="ttc" id="agroup__CMSIS_gaa643f1162e93489204200a465e11fd86_html_gaa643f1162e93489204200a465e11fd86"><div class="ttname"><a href="group__CMSIS_gaa643f1162e93489204200a465e11fd86.html#gaa643f1162e93489204200a465e11fd86">SYSCFG_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:486</div></div>
<div class="ttc" id="astructCEC__TypeDef_html"><div class="ttname"><a href="structCEC__TypeDef.html">CEC_TypeDef</a></div><div class="ttdoc">HDMI-CEC.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:326</div></div>
<div class="ttc" id="agroup__CMSIS_gac83441bfb8d0287080dcbd945a272a74_html_gac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="group__CMSIS_gac83441bfb8d0287080dcbd945a272a74.html#gac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:645</div></div>
<div class="ttc" id="agroup__CMSIS_gaee667dc148250bbf37fdc66dc4a9874d_html_gaee667dc148250bbf37fdc66dc4a9874d"><div class="ttname"><a href="group__CMSIS_gaee667dc148250bbf37fdc66dc4a9874d.html#gaee667dc148250bbf37fdc66dc4a9874d">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:417</div></div>
<div class="ttc" id="agroup__CMSIS_gaf10e238d4a65578cae4a77332d54465a_html_gaf10e238d4a65578cae4a77332d54465a"><div class="ttname"><a href="group__CMSIS_gaf10e238d4a65578cae4a77332d54465a.html#gaf10e238d4a65578cae4a77332d54465a">ADC_TypeDef::CHSELR</a></div><div class="ttdeci">__IO uint32_t CHSELR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:311</div></div>
<div class="ttc" id="agroup__CMSIS_ga50b4f0b0d2a376f729c8d7acf47864c3_html_ga50b4f0b0d2a376f729c8d7acf47864c3"><div class="ttname"><a href="group__CMSIS_ga50b4f0b0d2a376f729c8d7acf47864c3.html#ga50b4f0b0d2a376f729c8d7acf47864c3">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:373</div></div>
<div class="ttc" id="agroup__CMSIS_ga5c1f538e64ee90918cd158b808f5d4de_html_ga5c1f538e64ee90918cd158b808f5d4de"><div class="ttname"><a href="group__CMSIS_ga5c1f538e64ee90918cd158b808f5d4de.html#ga5c1f538e64ee90918cd158b808f5d4de">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:418</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:186</div></div>
<div class="ttc" id="agroup__CMSIS_ga27f20ff0eccdc070477448b973ca8df7_html_ga27f20ff0eccdc070477448b973ca8df7"><div class="ttname"><a href="group__CMSIS_ga27f20ff0eccdc070477448b973ca8df7.html#ga27f20ff0eccdc070477448b973ca8df7">TSC_TypeDef::RESERVED1</a></div><div class="ttdeci">__IO uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:667</div></div>
<div class="ttc" id="agroup__CMSIS_ga802e9a26a89b44decd2d32d97f729dd3_html_ga802e9a26a89b44decd2d32d97f729dd3"><div class="ttname"><a href="group__CMSIS_ga802e9a26a89b44decd2d32d97f729dd3.html#ga802e9a26a89b44decd2d32d97f729dd3">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:428</div></div>
<div class="ttc" id="agroup__CMSIS_gaad6f1eb74535c7cda84b8ad8cb76d65e_html_gaad6f1eb74535c7cda84b8ad8cb76d65e"><div class="ttname"><a href="group__CMSIS_gaad6f1eb74535c7cda84b8ad8cb76d65e.html#gaad6f1eb74535c7cda84b8ad8cb76d65e">TIM_TypeDef::RESERVED17</a></div><div class="ttdeci">uint16_t RESERVED17</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:648</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a35a4ce7d826d3458485265d1dea2b50d"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a></div><div class="ttdeci">@ TIM17_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:261</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083ac482c79ad1cc214f715cb3fcbf0ba09c"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a></div><div class="ttdeci">@ DMA1_Channel4_5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:253</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083affb53ebc9ffb3bdec7cb44ab642d32cb"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a></div><div class="ttdeci">@ TIM16_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:260</div></div>
<div class="ttc" id="agroup__CMSIS_gac9f74fcb5eb1a543bc4ec85434bccb2f_html_gac9f74fcb5eb1a543bc4ec85434bccb2f"><div class="ttname"><a href="group__CMSIS_gac9f74fcb5eb1a543bc4ec85434bccb2f.html#gac9f74fcb5eb1a543bc4ec85434bccb2f">OB_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:447</div></div>
<div class="ttc" id="astructFLASH__TypeDef_html"><div class="ttname"><a href="structFLASH__TypeDef.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:426</div></div>
<div class="ttc" id="agroup__CMSIS_ga5de50313b1437f7f926093f00902d37a_html_ga5de50313b1437f7f926093f00902d37a"><div class="ttname"><a href="group__CMSIS_ga5de50313b1437f7f926093f00902d37a.html#ga5de50313b1437f7f926093f00902d37a">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:684</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083aa9d5577443e46249121f0d7e2ad50e71"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a></div><div class="ttdeci">@ DMA1_Channel2_3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:252</div></div>
<div class="ttc" id="agroup__CMSIS_ga25b145e57a694bb384eee08fcd107c3a_html_ga25b145e57a694bb384eee08fcd107c3a"><div class="ttname"><a href="group__CMSIS_ga25b145e57a694bb384eee08fcd107c3a.html#ga25b145e57a694bb384eee08fcd107c3a">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint16_t DIER</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:625</div></div>
<div class="ttc" id="agroup__CMSIS_gaf33fa5c173e1c102e6d0242fe60e569f_html_gaf33fa5c173e1c102e6d0242fe60e569f"><div class="ttname"><a href="group__CMSIS_gaf33fa5c173e1c102e6d0242fe60e569f.html#gaf33fa5c173e1c102e6d0242fe60e569f">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:355</div></div>
<div class="ttc" id="astructOB__TypeDef_html"><div class="ttname"><a href="structOB__TypeDef.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:443</div></div>
<div class="ttc" id="astructSYSCFG__TypeDef_html"><div class="ttname"><a href="structSYSCFG__TypeDef.html">SYSCFG_TypeDef</a></div><div class="ttdoc">General Purpose IO.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:482</div></div>
<div class="ttc" id="agroup__CMSIS_ga5439bfca3708c6b8be6a74626f06111f_html_ga5439bfca3708c6b8be6a74626f06111f"><div class="ttname"><a href="group__CMSIS_ga5439bfca3708c6b8be6a74626f06111f.html#ga5439bfca3708c6b8be6a74626f06111f">RTC_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:580</div></div>
<div class="ttc" id="agroup__CMSIS_ga0721b1b729c313211126709559fad371_html_ga0721b1b729c313211126709559fad371"><div class="ttname"><a href="group__CMSIS_ga0721b1b729c313211126709559fad371.html#ga0721b1b729c313211126709559fad371">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:538</div></div>
<div class="ttc" id="agroup__CMSIS_ga994061b8b26ae9b2e8ddb981cb3eec11_html_ga994061b8b26ae9b2e8ddb981cb3eec11"><div class="ttname"><a href="group__CMSIS_ga994061b8b26ae9b2e8ddb981cb3eec11.html#ga994061b8b26ae9b2e8ddb981cb3eec11">TIM_TypeDef::RESERVED12</a></div><div class="ttdeci">uint16_t RESERVED12</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:642</div></div>
<div class="ttc" id="agroup__CMSIS_ga95191a7f002c8738f835ffbb356e28c6_html_ga95191a7f002c8738f835ffbb356e28c6"><div class="ttname"><a href="group__CMSIS_ga95191a7f002c8738f835ffbb356e28c6.html#ga95191a7f002c8738f835ffbb356e28c6">TSC_TypeDef::IOSCR</a></div><div class="ttdeci">__IO uint32_t IOSCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:670</div></div>
<div class="ttc" id="agroup__CMSIS_ga7ff59eaa0f8c9e69e6736dddc514a037_html_ga7ff59eaa0f8c9e69e6736dddc514a037"><div class="ttname"><a href="group__CMSIS_ga7ff59eaa0f8c9e69e6736dddc514a037.html#ga7ff59eaa0f8c9e69e6736dddc514a037">TSC_TypeDef::RESERVED2</a></div><div class="ttdeci">__IO uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:669</div></div>
<div class="ttc" id="astructCOMP__TypeDef_html"><div class="ttname"><a href="structCOMP__TypeDef.html">COMP_TypeDef</a></div><div class="ttdoc">Comparator.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:340</div></div>
<div class="ttc" id="agroup__CMSIS_gaa166b00195900a37903238cc8d50ba36_html_gaa166b00195900a37903238cc8d50ba36"><div class="ttname"><a href="group__CMSIS_gaa166b00195900a37903238cc8d50ba36.html#gaa166b00195900a37903238cc8d50ba36">TSC_TypeDef::IOGCSR</a></div><div class="ttdeci">__IO uint32_t IOGCSR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:674</div></div>
<div class="ttc" id="astructRTC__TypeDef_html"><div class="ttname"><a href="structRTC__TypeDef.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:558</div></div>
<div class="ttc" id="agroup__CMSIS_gaec7622ba90341c9faf843d9ee54a759f_html_gaec7622ba90341c9faf843d9ee54a759f"><div class="ttname"><a href="group__CMSIS_gaec7622ba90341c9faf843d9ee54a759f.html#gaec7622ba90341c9faf843d9ee54a759f">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:544</div></div>
<div class="ttc" id="agroup__CMSIS_gabe51502097b1fd281d0a2a1b157d769e_html_gabe51502097b1fd281d0a2a1b157d769e"><div class="ttname"><a href="group__CMSIS_gabe51502097b1fd281d0a2a1b157d769e.html#gabe51502097b1fd281d0a2a1b157d769e">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint16_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:689</div></div>
<div class="ttc" id="agroup__CMSIS_gae192c943732b6ab5e5611e860cc05544_html_gae192c943732b6ab5e5611e860cc05544"><div class="ttname"><a href="group__CMSIS_gae192c943732b6ab5e5611e860cc05544.html#gae192c943732b6ab5e5611e860cc05544">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint16_t DR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:599</div></div>
<div class="ttc" id="agroup__CMSIS_ga447b91de2a50d7ebde5716a8e7eda3ee_html_ga447b91de2a50d7ebde5716a8e7eda3ee"><div class="ttname"><a href="group__CMSIS_ga447b91de2a50d7ebde5716a8e7eda3ee.html#ga447b91de2a50d7ebde5716a8e7eda3ee">TSC_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:664</div></div>
<div class="ttc" id="agroup__CMSIS_gab48a6f127baacf912bf12846bce15f17_html_gab48a6f127baacf912bf12846bce15f17"><div class="ttname"><a href="group__CMSIS_gab48a6f127baacf912bf12846bce15f17.html#gab48a6f127baacf912bf12846bce15f17">RTC_TypeDef::CAL</a></div><div class="ttdeci">__IO uint32_t CAL</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:574</div></div>
<div class="ttc" id="agroup__CMSIS_ga498ecce9715c916dd09134fddd0072c0_html_ga498ecce9715c916dd09134fddd0072c0"><div class="ttname"><a href="group__CMSIS_ga498ecce9715c916dd09134fddd0072c0.html#ga498ecce9715c916dd09134fddd0072c0">RTC_TypeDef::TAFCR</a></div><div class="ttdeci">__IO uint32_t TAFCR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:575</div></div>
<div class="ttc" id="agroup__CMSIS_ga5163baa7563204840a69aee0543b76b7_html_ga5163baa7563204840a69aee0543b76b7"><div class="ttname"><a href="group__CMSIS_ga5163baa7563204840a69aee0543b76b7.html#ga5163baa7563204840a69aee0543b76b7">SYSCFG_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:484</div></div>
<div class="ttc" id="agroup__CMSIS_gab38dd649c7ec25ed70fe49791d45668d_html_gab38dd649c7ec25ed70fe49791d45668d"><div class="ttname"><a href="group__CMSIS_gab38dd649c7ec25ed70fe49791d45668d.html#gab38dd649c7ec25ed70fe49791d45668d">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint16_t RDR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:696</div></div>
<div class="ttc" id="agroup__CMSIS_ga7e913b8bf59d4351e1f3d19387bd05b9_html_ga7e913b8bf59d4351e1f3d19387bd05b9"><div class="ttname"><a href="group__CMSIS_ga7e913b8bf59d4351e1f3d19387bd05b9.html#ga7e913b8bf59d4351e1f3d19387bd05b9">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:546</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083_html_gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group__Configuration__section__for__CMSIS_ga666eb0caeb12ec0e281415592ae89083.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdeci">@ ADC1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:254</div></div>
<div class="ttc" id="agroup__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__LPC11Uxx_ga7e1129cd8a196f4284d41db3e82ad5c8.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdef"><b>Definition:</b> LPC11Uxx.h:43</div></div>
<div class="ttc" id="agroup__CMSIS_ga92514ade6721d7c8e35d95c5b5810852_html_ga92514ade6721d7c8e35d95c5b5810852"><div class="ttname"><a href="group__CMSIS_ga92514ade6721d7c8e35d95c5b5810852.html#ga92514ade6721d7c8e35d95c5b5810852">I2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:499</div></div>
<div class="ttc" id="agroup__CMSIS_ga731d9209ce40dce6ea61fcc6f818c892_html_ga731d9209ce40dce6ea61fcc6f818c892"><div class="ttname"><a href="group__CMSIS_ga731d9209ce40dce6ea61fcc6f818c892.html#ga731d9209ce40dce6ea61fcc6f818c892">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f0xx.h:561</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
