
crc32_aarch64:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000000678 <_init>:
 678:	d503201f 	nop
 67c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 680:	910003fd 	mov	x29, sp
 684:	9400003c 	bl	774 <call_weak_fn>
 688:	a8c17bfd 	ldp	x29, x30, [sp], #16
 68c:	d65f03c0 	ret

Disassembly of section .plt:

0000000000000690 <.plt>:
 690:	a9bf7bf0 	stp	x16, x30, [sp, #-16]!
 694:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf4a8>
 698:	f947ca11 	ldr	x17, [x16, #3984]
 69c:	913e4210 	add	x16, x16, #0xf90
 6a0:	d61f0220 	br	x17
 6a4:	d503201f 	nop
 6a8:	d503201f 	nop
 6ac:	d503201f 	nop

00000000000006b0 <__libc_start_main@plt>:
 6b0:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf4a8>
 6b4:	f947ce11 	ldr	x17, [x16, #3992]
 6b8:	913e6210 	add	x16, x16, #0xf98
 6bc:	d61f0220 	br	x17

00000000000006c0 <__cxa_finalize@plt>:
 6c0:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf4a8>
 6c4:	f947d211 	ldr	x17, [x16, #4000]
 6c8:	913e8210 	add	x16, x16, #0xfa0
 6cc:	d61f0220 	br	x17

00000000000006d0 <__stack_chk_fail@plt>:
 6d0:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf4a8>
 6d4:	f947d611 	ldr	x17, [x16, #4008]
 6d8:	913ea210 	add	x16, x16, #0xfa8
 6dc:	d61f0220 	br	x17

00000000000006e0 <__gmon_start__@plt>:
 6e0:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf4a8>
 6e4:	f947da11 	ldr	x17, [x16, #4016]
 6e8:	913ec210 	add	x16, x16, #0xfb0
 6ec:	d61f0220 	br	x17

00000000000006f0 <abort@plt>:
 6f0:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf4a8>
 6f4:	f947de11 	ldr	x17, [x16, #4024]
 6f8:	913ee210 	add	x16, x16, #0xfb8
 6fc:	d61f0220 	br	x17

0000000000000700 <printf@plt>:
 700:	90000090 	adrp	x16, 10000 <__FRAME_END__+0xf4a8>
 704:	f947e211 	ldr	x17, [x16, #4032]
 708:	913f0210 	add	x16, x16, #0xfc0
 70c:	d61f0220 	br	x17

Disassembly of section .text:

0000000000000740 <_start>:
 740:	d503201f 	nop
 744:	d280001d 	mov	x29, #0x0                   	// #0
 748:	d280001e 	mov	x30, #0x0                   	// #0
 74c:	aa0003e5 	mov	x5, x0
 750:	f94003e1 	ldr	x1, [sp]
 754:	910023e2 	add	x2, sp, #0x8
 758:	910003e6 	mov	x6, sp
 75c:	90000080 	adrp	x0, 10000 <__FRAME_END__+0xf4a8>
 760:	f947f800 	ldr	x0, [x0, #4080]
 764:	d2800003 	mov	x3, #0x0                   	// #0
 768:	d2800004 	mov	x4, #0x0                   	// #0
 76c:	97ffffd1 	bl	6b0 <__libc_start_main@plt>
 770:	97ffffe0 	bl	6f0 <abort@plt>

0000000000000774 <call_weak_fn>:
 774:	90000080 	adrp	x0, 10000 <__FRAME_END__+0xf4a8>
 778:	f947f000 	ldr	x0, [x0, #4064]
 77c:	b4000040 	cbz	x0, 784 <call_weak_fn+0x10>
 780:	17ffffd8 	b	6e0 <__gmon_start__@plt>
 784:	d65f03c0 	ret
 788:	d503201f 	nop
 78c:	d503201f 	nop

0000000000000790 <deregister_tm_clones>:
 790:	b0000080 	adrp	x0, 11000 <__data_start>
 794:	91004000 	add	x0, x0, #0x10
 798:	b0000081 	adrp	x1, 11000 <__data_start>
 79c:	91004021 	add	x1, x1, #0x10
 7a0:	eb00003f 	cmp	x1, x0
 7a4:	540000c0 	b.eq	7bc <deregister_tm_clones+0x2c>  // b.none
 7a8:	90000081 	adrp	x1, 10000 <__FRAME_END__+0xf4a8>
 7ac:	f947e821 	ldr	x1, [x1, #4048]
 7b0:	b4000061 	cbz	x1, 7bc <deregister_tm_clones+0x2c>
 7b4:	aa0103f0 	mov	x16, x1
 7b8:	d61f0200 	br	x16
 7bc:	d65f03c0 	ret

00000000000007c0 <register_tm_clones>:
 7c0:	b0000080 	adrp	x0, 11000 <__data_start>
 7c4:	91004000 	add	x0, x0, #0x10
 7c8:	b0000081 	adrp	x1, 11000 <__data_start>
 7cc:	91004021 	add	x1, x1, #0x10
 7d0:	cb000021 	sub	x1, x1, x0
 7d4:	d37ffc22 	lsr	x2, x1, #63
 7d8:	8b810c41 	add	x1, x2, x1, asr #3
 7dc:	9341fc21 	asr	x1, x1, #1
 7e0:	b40000c1 	cbz	x1, 7f8 <register_tm_clones+0x38>
 7e4:	90000082 	adrp	x2, 10000 <__FRAME_END__+0xf4a8>
 7e8:	f947fc42 	ldr	x2, [x2, #4088]
 7ec:	b4000062 	cbz	x2, 7f8 <register_tm_clones+0x38>
 7f0:	aa0203f0 	mov	x16, x2
 7f4:	d61f0200 	br	x16
 7f8:	d65f03c0 	ret
 7fc:	d503201f 	nop

0000000000000800 <__do_global_dtors_aux>:
 800:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 804:	910003fd 	mov	x29, sp
 808:	f9000bf3 	str	x19, [sp, #16]
 80c:	b0000093 	adrp	x19, 11000 <__data_start>
 810:	39404260 	ldrb	w0, [x19, #16]
 814:	35000140 	cbnz	w0, 83c <__do_global_dtors_aux+0x3c>
 818:	90000080 	adrp	x0, 10000 <__FRAME_END__+0xf4a8>
 81c:	f947ec00 	ldr	x0, [x0, #4056]
 820:	b4000080 	cbz	x0, 830 <__do_global_dtors_aux+0x30>
 824:	b0000080 	adrp	x0, 11000 <__data_start>
 828:	f9400400 	ldr	x0, [x0, #8]
 82c:	97ffffa5 	bl	6c0 <__cxa_finalize@plt>
 830:	97ffffd8 	bl	790 <deregister_tm_clones>
 834:	52800020 	mov	w0, #0x1                   	// #1
 838:	39004260 	strb	w0, [x19, #16]
 83c:	f9400bf3 	ldr	x19, [sp, #16]
 840:	a8c27bfd 	ldp	x29, x30, [sp], #32
 844:	d65f03c0 	ret
 848:	d503201f 	nop
 84c:	d503201f 	nop

0000000000000850 <frame_dummy>:
 850:	17ffffdc 	b	7c0 <register_tm_clones>

0000000000000854 <rc_crc32>:
 854:	d10103ff 	sub	sp, sp, #0x40
 858:	f90007e0 	str	x0, [sp, #8]
 85c:	f90003e1 	str	x1, [sp]
 860:	12800000 	mov	w0, #0xffffffff            	// #-1
 864:	b9002fe0 	str	w0, [sp, #44]
 868:	b0000080 	adrp	x0, 11000 <__data_start>
 86c:	91006000 	add	x0, x0, #0x18
 870:	b9400000 	ldr	w0, [x0]
 874:	7100001f 	cmp	w0, #0x0
 878:	54000581 	b.ne	928 <rc_crc32+0xd4>  // b.any
 87c:	b90027ff 	str	wzr, [sp, #36]
 880:	14000023 	b	90c <rc_crc32+0xb8>
 884:	b94027e0 	ldr	w0, [sp, #36]
 888:	b90023e0 	str	w0, [sp, #32]
 88c:	b9002bff 	str	wzr, [sp, #40]
 890:	14000014 	b	8e0 <rc_crc32+0x8c>
 894:	b94023e0 	ldr	w0, [sp, #32]
 898:	12000000 	and	w0, w0, #0x1
 89c:	7100001f 	cmp	w0, #0x0
 8a0:	54000140 	b.eq	8c8 <rc_crc32+0x74>  // b.none
 8a4:	b94023e0 	ldr	w0, [sp, #32]
 8a8:	53017c00 	lsr	w0, w0, #1
 8ac:	b90023e0 	str	w0, [sp, #32]
 8b0:	b94023e1 	ldr	w1, [sp, #32]
 8b4:	52906400 	mov	w0, #0x8320                	// #33568
 8b8:	72bdb700 	movk	w0, #0xedb8, lsl #16
 8bc:	4a000020 	eor	w0, w1, w0
 8c0:	b90023e0 	str	w0, [sp, #32]
 8c4:	14000004 	b	8d4 <rc_crc32+0x80>
 8c8:	b94023e0 	ldr	w0, [sp, #32]
 8cc:	53017c00 	lsr	w0, w0, #1
 8d0:	b90023e0 	str	w0, [sp, #32]
 8d4:	b9402be0 	ldr	w0, [sp, #40]
 8d8:	11000400 	add	w0, w0, #0x1
 8dc:	b9002be0 	str	w0, [sp, #40]
 8e0:	b9402be0 	ldr	w0, [sp, #40]
 8e4:	71001c1f 	cmp	w0, #0x7
 8e8:	54fffd6d 	b.le	894 <rc_crc32+0x40>
 8ec:	b0000080 	adrp	x0, 11000 <__data_start>
 8f0:	91008000 	add	x0, x0, #0x20
 8f4:	b98027e1 	ldrsw	x1, [sp, #36]
 8f8:	b94023e2 	ldr	w2, [sp, #32]
 8fc:	b8217802 	str	w2, [x0, x1, lsl #2]
 900:	b94027e0 	ldr	w0, [sp, #36]
 904:	11000400 	add	w0, w0, #0x1
 908:	b90027e0 	str	w0, [sp, #36]
 90c:	b94027e0 	ldr	w0, [sp, #36]
 910:	7103fc1f 	cmp	w0, #0xff
 914:	54fffb8d 	b.le	884 <rc_crc32+0x30>
 918:	b0000080 	adrp	x0, 11000 <__data_start>
 91c:	91006000 	add	x0, x0, #0x18
 920:	52800021 	mov	w1, #0x1                   	// #1
 924:	b9000001 	str	w1, [x0]
 928:	b9402fe0 	ldr	w0, [sp, #44]
 92c:	2a2003e0 	mvn	w0, w0
 930:	b9002fe0 	str	w0, [sp, #44]
 934:	f94007e1 	ldr	x1, [sp, #8]
 938:	f94003e0 	ldr	x0, [sp]
 93c:	8b000020 	add	x0, x1, x0
 940:	f9001fe0 	str	x0, [sp, #56]
 944:	f94007e0 	ldr	x0, [sp, #8]
 948:	f9001be0 	str	x0, [sp, #48]
 94c:	14000013 	b	998 <rc_crc32+0x144>
 950:	f9401be0 	ldr	x0, [sp, #48]
 954:	39400000 	ldrb	w0, [x0]
 958:	39007fe0 	strb	w0, [sp, #31]
 95c:	b9402fe0 	ldr	w0, [sp, #44]
 960:	53087c01 	lsr	w1, w0, #8
 964:	b9402fe0 	ldr	w0, [sp, #44]
 968:	12001c02 	and	w2, w0, #0xff
 96c:	39407fe0 	ldrb	w0, [sp, #31]
 970:	4a000042 	eor	w2, w2, w0
 974:	b0000080 	adrp	x0, 11000 <__data_start>
 978:	91008000 	add	x0, x0, #0x20
 97c:	2a0203e2 	mov	w2, w2
 980:	b8627800 	ldr	w0, [x0, x2, lsl #2]
 984:	4a000020 	eor	w0, w1, w0
 988:	b9002fe0 	str	w0, [sp, #44]
 98c:	f9401be0 	ldr	x0, [sp, #48]
 990:	91000400 	add	x0, x0, #0x1
 994:	f9001be0 	str	x0, [sp, #48]
 998:	f9401be1 	ldr	x1, [sp, #48]
 99c:	f9401fe0 	ldr	x0, [sp, #56]
 9a0:	eb00003f 	cmp	x1, x0
 9a4:	54fffd63 	b.cc	950 <rc_crc32+0xfc>  // b.lo, b.ul, b.last
 9a8:	b9402fe0 	ldr	w0, [sp, #44]
 9ac:	2a2003e0 	mvn	w0, w0
 9b0:	910103ff 	add	sp, sp, #0x40
 9b4:	d65f03c0 	ret

00000000000009b8 <main>:
 9b8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 9bc:	910003fd 	mov	x29, sp
 9c0:	90000080 	adrp	x0, 10000 <__FRAME_END__+0xf4a8>
 9c4:	f947f400 	ldr	x0, [x0, #4072]
 9c8:	f9400001 	ldr	x1, [x0]
 9cc:	f9000fe1 	str	x1, [sp, #24]
 9d0:	d2800001 	mov	x1, #0x0                   	// #0
 9d4:	528c4c20 	mov	w0, #0x6261                	// #25185
 9d8:	72ac8c60 	movk	w0, #0x6463, lsl #16
 9dc:	b90013e0 	str	w0, [sp, #16]
 9e0:	910043e0 	add	x0, sp, #0x10
 9e4:	d2800081 	mov	x1, #0x4                   	// #4
 9e8:	97ffff9b 	bl	854 <rc_crc32>
 9ec:	2a0003e1 	mov	w1, w0
 9f0:	90000000 	adrp	x0, 0 <__abi_tag-0x278>
 9f4:	91294000 	add	x0, x0, #0xa50
 9f8:	97ffff42 	bl	700 <printf@plt>
 9fc:	52800000 	mov	w0, #0x0                   	// #0
 a00:	2a0003e1 	mov	w1, w0
 a04:	90000080 	adrp	x0, 10000 <__FRAME_END__+0xf4a8>
 a08:	f947f400 	ldr	x0, [x0, #4072]
 a0c:	f9400fe3 	ldr	x3, [sp, #24]
 a10:	f9400002 	ldr	x2, [x0]
 a14:	eb020063 	subs	x3, x3, x2
 a18:	d2800002 	mov	x2, #0x0                   	// #0
 a1c:	54000040 	b.eq	a24 <main+0x6c>  // b.none
 a20:	97ffff2c 	bl	6d0 <__stack_chk_fail@plt>
 a24:	2a0103e0 	mov	w0, w1
 a28:	a8c27bfd 	ldp	x29, x30, [sp], #32
 a2c:	d65f03c0 	ret

Disassembly of section .fini:

0000000000000a30 <_fini>:
 a30:	d503201f 	nop
 a34:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 a38:	910003fd 	mov	x29, sp
 a3c:	a8c17bfd 	ldp	x29, x30, [sp], #16
 a40:	d65f03c0 	ret
