Classic Timing Analyzer report for scan_led3
Mon May 10 18:46:59 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                   ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+---------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 14.070 ns                                      ; counter4:inst|74161:inst|f74161:sub|87 ; qg                  ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 16.890 ns                                      ; din0[0]                                ; qg                  ; --         ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|9  ; counter4:inst|inst3 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                        ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+---------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                   ; To                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|9  ; counter4:inst|inst3                    ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|9  ; counter4:inst|74161:inst|f74161:sub|87 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|87 ; counter4:inst|inst3                    ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|9  ; counter4:inst|74161:inst|f74161:sub|9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|87 ; counter4:inst|74161:inst|f74161:sub|87 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; tco                                                                                              ;
+-------+--------------+------------+----------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                   ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------+--------+------------+
; N/A   ; None         ; 14.070 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qg     ; clk        ;
; N/A   ; None         ; 13.765 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qf     ; clk        ;
; N/A   ; None         ; 13.494 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qd     ; clk        ;
; N/A   ; None         ; 13.470 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qg     ; clk        ;
; N/A   ; None         ; 13.288 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qc     ; clk        ;
; N/A   ; None         ; 13.169 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qb     ; clk        ;
; N/A   ; None         ; 13.165 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qf     ; clk        ;
; N/A   ; None         ; 13.128 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qa     ; clk        ;
; N/A   ; None         ; 13.090 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qe     ; clk        ;
; N/A   ; None         ; 12.894 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qd     ; clk        ;
; N/A   ; None         ; 12.685 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qc     ; clk        ;
; N/A   ; None         ; 12.568 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qb     ; clk        ;
; N/A   ; None         ; 12.523 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qa     ; clk        ;
; N/A   ; None         ; 12.490 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qe     ; clk        ;
; N/A   ; None         ; 11.047 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; bsg[2] ; clk        ;
; N/A   ; None         ; 10.804 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; b[2]   ; clk        ;
; N/A   ; None         ; 10.731 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; bsg[2] ; clk        ;
; N/A   ; None         ; 10.697 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; bsg[1] ; clk        ;
; N/A   ; None         ; 10.488 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; b[2]   ; clk        ;
; N/A   ; None         ; 10.447 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; bsg[1] ; clk        ;
; N/A   ; None         ; 8.899 ns   ; counter4:inst|74161:inst|f74161:sub|87 ; bsg[0] ; clk        ;
+-------+--------------+------------+----------------------------------------+--------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+---------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To     ;
+-------+-------------------+-----------------+---------+--------+
; N/A   ; None              ; 16.890 ns       ; din0[0] ; qg     ;
; N/A   ; None              ; 16.889 ns       ; din1[2] ; qg     ;
; N/A   ; None              ; 16.879 ns       ; din1[0] ; qg     ;
; N/A   ; None              ; 16.815 ns       ; din1[3] ; qg     ;
; N/A   ; None              ; 16.812 ns       ; din0[2] ; qg     ;
; N/A   ; None              ; 16.750 ns       ; din0[3] ; qg     ;
; N/A   ; None              ; 16.584 ns       ; din1[2] ; qf     ;
; N/A   ; None              ; 16.584 ns       ; din0[0] ; qf     ;
; N/A   ; None              ; 16.574 ns       ; din2[2] ; qg     ;
; N/A   ; None              ; 16.573 ns       ; din1[0] ; qf     ;
; N/A   ; None              ; 16.530 ns       ; din0[1] ; qg     ;
; N/A   ; None              ; 16.509 ns       ; din1[3] ; qf     ;
; N/A   ; None              ; 16.507 ns       ; din0[2] ; qf     ;
; N/A   ; None              ; 16.444 ns       ; din0[3] ; qf     ;
; N/A   ; None              ; 16.323 ns       ; din0[0] ; qd     ;
; N/A   ; None              ; 16.313 ns       ; din1[2] ; qd     ;
; N/A   ; None              ; 16.312 ns       ; din1[0] ; qd     ;
; N/A   ; None              ; 16.285 ns       ; din1[1] ; qg     ;
; N/A   ; None              ; 16.273 ns       ; din2[1] ; qg     ;
; N/A   ; None              ; 16.269 ns       ; din2[2] ; qf     ;
; N/A   ; None              ; 16.259 ns       ; din2[3] ; qg     ;
; N/A   ; None              ; 16.247 ns       ; din1[3] ; qd     ;
; N/A   ; None              ; 16.236 ns       ; din0[2] ; qd     ;
; N/A   ; None              ; 16.224 ns       ; din0[1] ; qf     ;
; N/A   ; None              ; 16.182 ns       ; din0[3] ; qd     ;
; N/A   ; None              ; 16.180 ns       ; din2[0] ; qg     ;
; N/A   ; None              ; 16.104 ns       ; din1[2] ; qc     ;
; N/A   ; None              ; 16.030 ns       ; din0[0] ; qc     ;
; N/A   ; None              ; 16.027 ns       ; din0[2] ; qc     ;
; N/A   ; None              ; 16.019 ns       ; din1[0] ; qc     ;
; N/A   ; None              ; 16.005 ns       ; din0[1] ; qc     ;
; N/A   ; None              ; 15.998 ns       ; din2[2] ; qd     ;
; N/A   ; None              ; 15.987 ns       ; din1[2] ; qb     ;
; N/A   ; None              ; 15.979 ns       ; din1[1] ; qf     ;
; N/A   ; None              ; 15.967 ns       ; din2[1] ; qf     ;
; N/A   ; None              ; 15.962 ns       ; din0[1] ; qd     ;
; N/A   ; None              ; 15.953 ns       ; din2[3] ; qf     ;
; N/A   ; None              ; 15.942 ns       ; din1[2] ; qa     ;
; N/A   ; None              ; 15.924 ns       ; din1[3] ; qc     ;
; N/A   ; None              ; 15.921 ns       ; din0[0] ; qe     ;
; N/A   ; None              ; 15.915 ns       ; din0[0] ; qb     ;
; N/A   ; None              ; 15.910 ns       ; din1[0] ; qe     ;
; N/A   ; None              ; 15.910 ns       ; din0[2] ; qb     ;
; N/A   ; None              ; 15.909 ns       ; din1[2] ; qe     ;
; N/A   ; None              ; 15.904 ns       ; din1[0] ; qb     ;
; N/A   ; None              ; 15.886 ns       ; din0[1] ; qb     ;
; N/A   ; None              ; 15.874 ns       ; din2[0] ; qf     ;
; N/A   ; None              ; 15.870 ns       ; din0[0] ; qa     ;
; N/A   ; None              ; 15.865 ns       ; din0[2] ; qa     ;
; N/A   ; None              ; 15.859 ns       ; din0[3] ; qc     ;
; N/A   ; None              ; 15.859 ns       ; din1[0] ; qa     ;
; N/A   ; None              ; 15.845 ns       ; din0[1] ; qa     ;
; N/A   ; None              ; 15.832 ns       ; din0[2] ; qe     ;
; N/A   ; None              ; 15.807 ns       ; din1[3] ; qb     ;
; N/A   ; None              ; 15.797 ns       ; din1[3] ; qe     ;
; N/A   ; None              ; 15.789 ns       ; din2[2] ; qc     ;
; N/A   ; None              ; 15.763 ns       ; din1[3] ; qa     ;
; N/A   ; None              ; 15.760 ns       ; din1[1] ; qc     ;
; N/A   ; None              ; 15.748 ns       ; din2[1] ; qc     ;
; N/A   ; None              ; 15.742 ns       ; din0[3] ; qb     ;
; N/A   ; None              ; 15.732 ns       ; din0[3] ; qe     ;
; N/A   ; None              ; 15.717 ns       ; din1[1] ; qd     ;
; N/A   ; None              ; 15.705 ns       ; din2[1] ; qd     ;
; N/A   ; None              ; 15.698 ns       ; din0[3] ; qa     ;
; N/A   ; None              ; 15.691 ns       ; din2[3] ; qd     ;
; N/A   ; None              ; 15.672 ns       ; din2[2] ; qb     ;
; N/A   ; None              ; 15.641 ns       ; din1[1] ; qb     ;
; N/A   ; None              ; 15.629 ns       ; din2[1] ; qb     ;
; N/A   ; None              ; 15.627 ns       ; din2[2] ; qa     ;
; N/A   ; None              ; 15.613 ns       ; din2[0] ; qd     ;
; N/A   ; None              ; 15.600 ns       ; din1[1] ; qa     ;
; N/A   ; None              ; 15.594 ns       ; din2[2] ; qe     ;
; N/A   ; None              ; 15.588 ns       ; din2[1] ; qa     ;
; N/A   ; None              ; 15.563 ns       ; din0[1] ; qe     ;
; N/A   ; None              ; 15.368 ns       ; din2[3] ; qc     ;
; N/A   ; None              ; 15.320 ns       ; din2[0] ; qc     ;
; N/A   ; None              ; 15.318 ns       ; din1[1] ; qe     ;
; N/A   ; None              ; 15.306 ns       ; din2[1] ; qe     ;
; N/A   ; None              ; 15.251 ns       ; din2[3] ; qb     ;
; N/A   ; None              ; 15.241 ns       ; din2[3] ; qe     ;
; N/A   ; None              ; 15.211 ns       ; din2[0] ; qe     ;
; N/A   ; None              ; 15.207 ns       ; din2[3] ; qa     ;
; N/A   ; None              ; 15.205 ns       ; din2[0] ; qb     ;
; N/A   ; None              ; 15.160 ns       ; din2[0] ; qa     ;
; N/A   ; None              ; 5.142 ns        ; clk     ; clkout ;
+-------+-------------------+-----------------+---------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 10 18:46:58 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scan_led3 -c scan_led3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "counter4:inst|74161:inst|f74161:sub|9" and destination register "counter4:inst|inst3"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.182 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N1; Fanout = 9; REG Node = 'counter4:inst|74161:inst|f74161:sub|9'
            Info: 2: + IC(0.450 ns) + CELL(0.624 ns) = 1.074 ns; Loc. = LCCOMB_X19_Y1_N30; Fanout = 1; COMB Node = 'decoder2_3:inst2|74139:inst|33~2'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.182 ns; Loc. = LCFF_X19_Y1_N31; Fanout = 1; REG Node = 'counter4:inst|inst3'
            Info: Total cell delay = 0.732 ns ( 61.93 % )
            Info: Total interconnect delay = 0.450 ns ( 38.07 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.768 ns; Loc. = LCFF_X19_Y1_N31; Fanout = 1; REG Node = 'counter4:inst|inst3'
                Info: Total cell delay = 1.776 ns ( 64.16 % )
                Info: Total interconnect delay = 0.992 ns ( 35.84 % )
            Info: - Longest clock path from clock "clk" to source register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.768 ns; Loc. = LCFF_X19_Y1_N1; Fanout = 9; REG Node = 'counter4:inst|74161:inst|f74161:sub|9'
                Info: Total cell delay = 1.776 ns ( 64.16 % )
                Info: Total interconnect delay = 0.992 ns ( 35.84 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk" to destination pin "qg" through register "counter4:inst|74161:inst|f74161:sub|87" is 14.070 ns
    Info: + Longest clock path from clock "clk" to source register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.768 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 13; REG Node = 'counter4:inst|74161:inst|f74161:sub|87'
        Info: Total cell delay = 1.776 ns ( 64.16 % )
        Info: Total interconnect delay = 0.992 ns ( 35.84 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 10.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N27; Fanout = 13; REG Node = 'counter4:inst|74161:inst|f74161:sub|87'
        Info: 2: + IC(1.240 ns) + CELL(0.544 ns) = 1.784 ns; Loc. = LCCOMB_X19_Y1_N24; Fanout = 1; COMB Node = 'mux4_3_1:inst1|dout[2]~10'
        Info: 3: + IC(0.369 ns) + CELL(0.319 ns) = 2.472 ns; Loc. = LCCOMB_X19_Y1_N18; Fanout = 7; COMB Node = 'mux4_3_1:inst1|dout[2]~11'
        Info: 4: + IC(1.811 ns) + CELL(0.624 ns) = 4.907 ns; Loc. = LCCOMB_X8_Y1_N14; Fanout = 1; COMB Node = 'n7449:inst3|dout[0]~106'
        Info: 5: + IC(2.855 ns) + CELL(3.236 ns) = 10.998 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'qg'
        Info: Total cell delay = 4.723 ns ( 42.94 % )
        Info: Total interconnect delay = 6.275 ns ( 57.06 % )
Info: Longest tpd from source pin "din0[0]" to destination pin "qg" is 16.890 ns
    Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'din0[0]'
    Info: 2: + IC(6.573 ns) + CELL(0.206 ns) = 7.713 ns; Loc. = LCCOMB_X19_Y1_N16; Fanout = 1; COMB Node = 'mux4_3_1:inst1|dout[0]~14'
    Info: 3: + IC(0.394 ns) + CELL(0.651 ns) = 8.758 ns; Loc. = LCCOMB_X19_Y1_N10; Fanout = 7; COMB Node = 'mux4_3_1:inst1|dout[0]~15'
    Info: 4: + IC(1.835 ns) + CELL(0.206 ns) = 10.799 ns; Loc. = LCCOMB_X8_Y1_N14; Fanout = 1; COMB Node = 'n7449:inst3|dout[0]~106'
    Info: 5: + IC(2.855 ns) + CELL(3.236 ns) = 16.890 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'qg'
    Info: Total cell delay = 5.233 ns ( 30.98 % )
    Info: Total interconnect delay = 11.657 ns ( 69.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Mon May 10 18:46:59 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


