
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      uart
die area:    ( 0 0 ) ( 124445 135165 )
trackPts:    12
defvias:     4
#components: 2072
#terminals:  95
#snets:      2
#nets:       739

reading guide ...

#guides:     4779
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 195

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 24751
mcon shape region query size = 20756
met1 shape region query size = 5655
via shape region query size = 420
met2 shape region query size = 260
via2 shape region query size = 420
met3 shape region query size = 245
via3 shape region query size = 420
met4 shape region query size = 128
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 500 pins
  complete 600 pins
  complete 644 pins
  complete 100 unique inst patterns
  complete 189 unique inst patterns
  complete 682 groups
Expt1 runtime (pin-level access point gen): 1.64355
Expt2 runtime (design-level access pattern gen): 0.369672
#scanned instances     = 2072
#unique  instances     = 195
#stdCellGenAp          = 3657
#stdCellValidPlanarAp  = 7
#stdCellValidViaAp     = 2751
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2112
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 18.45 (MB), peak = 18.69 (MB)

post process guides ...
GCELLGRID X 0 DO 19 STEP 6900 ;
GCELLGRID Y 0 DO 18 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 1800
mcon guide region query size = 0
met1 guide region query size = 1492
via guide region query size = 0
met2 guide region query size = 805
via2 guide region query size = 0
met3 guide region query size = 35
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 2605 vertical wires in 1 frboxes and 1527 horizontal wires in 1 frboxes.
Done with 396 vertical wires in 1 frboxes and 464 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 25.89 (MB), peak = 32.49 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 25.89 (MB), peak = 32.49 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 63.89 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 67.65 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 63.29 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 56.32 (MB)
    completing 50% with 92 violations
    elapsed time = 00:00:01, memory = 74.08 (MB)
    completing 60% with 92 violations
    elapsed time = 00:00:02, memory = 72.33 (MB)
    completing 70% with 154 violations
    elapsed time = 00:00:03, memory = 68.27 (MB)
    completing 80% with 154 violations
    elapsed time = 00:00:03, memory = 73.94 (MB)
    completing 90% with 195 violations
    elapsed time = 00:00:06, memory = 60.28 (MB)
    completing 100% with 257 violations
    elapsed time = 00:00:06, memory = 30.74 (MB)
  number of violations = 350
cpu time = 00:00:10, elapsed time = 00:00:07, memory = 389.36 (MB), peak = 389.45 (MB)
total wire length = 18478 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 9175 um
total wire length on LAYER met2 = 8974 um
total wire length on LAYER met3 = 323 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4490
up-via summary (total 4490):

-----------------------
 FR_MASTERSLICE       0
            li1    2098
           met1    2345
           met2      47
           met3       0
           met4       0
-----------------------
                   4490


start 1st optimization iteration ...
    completing 10% with 350 violations
    elapsed time = 00:00:00, memory = 422.96 (MB)
    completing 20% with 350 violations
    elapsed time = 00:00:00, memory = 425.64 (MB)
    completing 30% with 350 violations
    elapsed time = 00:00:00, memory = 428.11 (MB)
    completing 40% with 350 violations
    elapsed time = 00:00:00, memory = 430.95 (MB)
    completing 50% with 264 violations
    elapsed time = 00:00:01, memory = 438.24 (MB)
    completing 60% with 264 violations
    elapsed time = 00:00:02, memory = 438.82 (MB)
    completing 70% with 232 violations
    elapsed time = 00:00:02, memory = 432.50 (MB)
    completing 80% with 232 violations
    elapsed time = 00:00:03, memory = 433.18 (MB)
    completing 90% with 149 violations
    elapsed time = 00:00:05, memory = 441.50 (MB)
    completing 100% with 82 violations
    elapsed time = 00:00:05, memory = 405.44 (MB)
  number of violations = 82
cpu time = 00:00:08, elapsed time = 00:00:05, memory = 405.44 (MB), peak = 441.57 (MB)
total wire length = 18223 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 9066 um
total wire length on LAYER met2 = 8870 um
total wire length on LAYER met3 = 279 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4427
up-via summary (total 4427):

-----------------------
 FR_MASTERSLICE       0
            li1    2101
           met1    2281
           met2      45
           met3       0
           met4       0
-----------------------
                   4427


start 2nd optimization iteration ...
    completing 10% with 82 violations
    elapsed time = 00:00:00, memory = 405.95 (MB)
    completing 20% with 82 violations
    elapsed time = 00:00:01, memory = 442.91 (MB)
    completing 30% with 89 violations
    elapsed time = 00:00:02, memory = 406.13 (MB)
    completing 40% with 89 violations
    elapsed time = 00:00:02, memory = 408.73 (MB)
    completing 50% with 89 violations
    elapsed time = 00:00:04, memory = 408.86 (MB)
    completing 60% with 102 violations
    elapsed time = 00:00:04, memory = 421.49 (MB)
    completing 70% with 102 violations
    elapsed time = 00:00:05, memory = 445.47 (MB)
    completing 80% with 70 violations
    elapsed time = 00:00:05, memory = 409.67 (MB)
    completing 90% with 70 violations
    elapsed time = 00:00:05, memory = 412.77 (MB)
    completing 100% with 71 violations
    elapsed time = 00:00:07, memory = 397.58 (MB)
  number of violations = 71
cpu time = 00:00:07, elapsed time = 00:00:07, memory = 397.58 (MB), peak = 445.52 (MB)
total wire length = 18145 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 9074 um
total wire length on LAYER met2 = 8807 um
total wire length on LAYER met3 = 257 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4369
up-via summary (total 4369):

-----------------------
 FR_MASTERSLICE       0
            li1    2097
           met1    2233
           met2      39
           met3       0
           met4       0
-----------------------
                   4369


start 3rd optimization iteration ...
    completing 10% with 71 violations
    elapsed time = 00:00:00, memory = 411.49 (MB)
    completing 20% with 71 violations
    elapsed time = 00:00:00, memory = 425.41 (MB)
    completing 30% with 71 violations
    elapsed time = 00:00:00, memory = 425.41 (MB)
    completing 40% with 71 violations
    elapsed time = 00:00:00, memory = 425.65 (MB)
    completing 50% with 65 violations
    elapsed time = 00:00:00, memory = 432.54 (MB)
    completing 60% with 65 violations
    elapsed time = 00:00:01, memory = 449.73 (MB)
    completing 70% with 50 violations
    elapsed time = 00:00:01, memory = 420.41 (MB)
    completing 80% with 50 violations
    elapsed time = 00:00:01, memory = 435.31 (MB)
    completing 90% with 41 violations
    elapsed time = 00:00:06, memory = 443.26 (MB)
    completing 100% with 8 violations
    elapsed time = 00:00:06, memory = 411.72 (MB)
  number of violations = 8
cpu time = 00:00:07, elapsed time = 00:00:06, memory = 411.72 (MB), peak = 466.21 (MB)
total wire length = 18142 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 8869 um
total wire length on LAYER met2 = 8833 um
total wire length on LAYER met3 = 433 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4408
up-via summary (total 4408):

-----------------------
 FR_MASTERSLICE       0
            li1    2099
           met1    2242
           met2      67
           met3       0
           met4       0
-----------------------
                   4408


start 4th optimization iteration ...
    completing 10% with 8 violations
    elapsed time = 00:00:00, memory = 417.65 (MB)
    completing 20% with 8 violations
    elapsed time = 00:00:00, memory = 417.65 (MB)
    completing 30% with 8 violations
    elapsed time = 00:00:00, memory = 418.16 (MB)
    completing 40% with 8 violations
    elapsed time = 00:00:00, memory = 420.74 (MB)
    completing 50% with 8 violations
    elapsed time = 00:00:00, memory = 421.56 (MB)
    completing 60% with 8 violations
    elapsed time = 00:00:01, memory = 436.68 (MB)
    completing 70% with 8 violations
    elapsed time = 00:00:01, memory = 436.85 (MB)
    completing 80% with 8 violations
    elapsed time = 00:00:01, memory = 436.85 (MB)
    completing 90% with 8 violations
    elapsed time = 00:00:01, memory = 440.97 (MB)
    completing 100% with 8 violations
    elapsed time = 00:00:01, memory = 441.07 (MB)
  number of violations = 8
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 441.07 (MB), peak = 466.21 (MB)
total wire length = 18142 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 8869 um
total wire length on LAYER met2 = 8833 um
total wire length on LAYER met3 = 433 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4408
up-via summary (total 4408):

-----------------------
 FR_MASTERSLICE       0
            li1    2099
           met1    2242
           met2      67
           met3       0
           met4       0
-----------------------
                   4408


start 5th optimization iteration ...
    completing 10% with 8 violations
    elapsed time = 00:00:00, memory = 441.07 (MB)
    completing 20% with 8 violations
    elapsed time = 00:00:00, memory = 441.07 (MB)
    completing 30% with 8 violations
    elapsed time = 00:00:00, memory = 441.07 (MB)
    completing 40% with 8 violations
    elapsed time = 00:00:00, memory = 441.07 (MB)
    completing 50% with 8 violations
    elapsed time = 00:00:00, memory = 441.07 (MB)
    completing 60% with 8 violations
    elapsed time = 00:00:00, memory = 453.44 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 433.37 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 433.53 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 433.53 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 433.53 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 433.53 (MB), peak = 466.21 (MB)
total wire length = 18138 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 8858 um
total wire length on LAYER met2 = 8840 um
total wire length on LAYER met3 = 433 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4413
up-via summary (total 4413):

-----------------------
 FR_MASTERSLICE       0
            li1    2099
           met1    2247
           met2      67
           met3       0
           met4       0
-----------------------
                   4413


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 433.53 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 433.53 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 433.53 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 433.53 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 433.53 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 438.16 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 438.36 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 438.36 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 438.36 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 440.67 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 440.67 (MB), peak = 466.21 (MB)
total wire length = 18138 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 8858 um
total wire length on LAYER met2 = 8840 um
total wire length on LAYER met3 = 433 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4413
up-via summary (total 4413):

-----------------------
 FR_MASTERSLICE       0
            li1    2099
           met1    2247
           met2      67
           met3       0
           met4       0
-----------------------
                   4413


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 440.67 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 440.69 (MB), peak = 466.21 (MB)
total wire length = 18138 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 8858 um
total wire length on LAYER met2 = 8840 um
total wire length on LAYER met3 = 433 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4413
up-via summary (total 4413):

-----------------------
 FR_MASTERSLICE       0
            li1    2099
           met1    2247
           met2      67
           met3       0
           met4       0
-----------------------
                   4413


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 440.69 (MB), peak = 466.21 (MB)
total wire length = 18138 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 8858 um
total wire length on LAYER met2 = 8840 um
total wire length on LAYER met3 = 433 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4413
up-via summary (total 4413):

-----------------------
 FR_MASTERSLICE       0
            li1    2099
           met1    2247
           met2      67
           met3       0
           met4       0
-----------------------
                   4413


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 440.69 (MB), peak = 466.21 (MB)
total wire length = 18138 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 8858 um
total wire length on LAYER met2 = 8840 um
total wire length on LAYER met3 = 433 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4413
up-via summary (total 4413):

-----------------------
 FR_MASTERSLICE       0
            li1    2099
           met1    2247
           met2      67
           met3       0
           met4       0
-----------------------
                   4413


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 440.69 (MB), peak = 466.21 (MB)
total wire length = 18138 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 8858 um
total wire length on LAYER met2 = 8840 um
total wire length on LAYER met3 = 433 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4413
up-via summary (total 4413):

-----------------------
 FR_MASTERSLICE       0
            li1    2099
           met1    2247
           met2      67
           met3       0
           met4       0
-----------------------
                   4413


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 440.69 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 440.69 (MB), peak = 466.21 (MB)
total wire length = 18138 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 8858 um
total wire length on LAYER met2 = 8840 um
total wire length on LAYER met3 = 433 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4413
up-via summary (total 4413):

-----------------------
 FR_MASTERSLICE       0
            li1    2099
           met1    2247
           met2      67
           met3       0
           met4       0
-----------------------
                   4413


complete detail routing
total wire length = 18138 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 8858 um
total wire length on LAYER met2 = 8840 um
total wire length on LAYER met3 = 433 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 4413
up-via summary (total 4413):

-----------------------
 FR_MASTERSLICE       0
            li1    2099
           met1    2247
           met2      67
           met3       0
           met4       0
-----------------------
                   4413

cpu time = 00:00:45, elapsed time = 00:00:30, memory = 440.69 (MB), peak = 466.21 (MB)

post processing ...

Runtime taken (hrt): 34.7972
