# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 21:20:17  October 18, 2010
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		gpuchip_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY new_gpuchip
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:20:17  OCTOBER 18, 2010"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 672
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_location_assignment PIN_N2 -to pin_clkin
set_location_assignment PIN_G26 -to pin_pushbtn
set_location_assignment PIN_N24 -to pin_port_in[0]
set_location_assignment PIN_R25 -to pin_port_in[1]
set_location_assignment PIN_R20 -to pin_port_in[2]
set_location_assignment PIN_T23 -to pin_port_in[3]
set_location_assignment PIN_T25 -to pin_port_in[4]
set_location_assignment PIN_T21 -to pin_port_in[5]
set_location_assignment PIN_U26 -to pin_port_in[6]
set_location_assignment PIN_U23 -to pin_port_in[7]
set_location_assignment PIN_R19 -to pin_port_addr[0]
set_location_assignment PIN_U20 -to pin_port_addr[1]
set_location_assignment PIN_V26 -to pin_port_addr[2]
set_location_assignment PIN_V24 -to pin_port_addr[3]
set_location_assignment PIN_M22 -to pin_start
set_location_assignment PIN_M19 -to pin_done
set_location_assignment PIN_B8 -to pin_vga_clk
set_location_assignment PIN_D6 -to pin_vga_blank
set_location_assignment PIN_B7 -to pin_vga_sync
set_location_assignment PIN_J13 -to pin_blue[0]
set_location_assignment PIN_J14 -to pin_blue[1]
set_location_assignment PIN_F12 -to pin_blue[2]
set_location_assignment PIN_G12 -to pin_blue[3]
set_location_assignment PIN_J10 -to pin_blue[4]
set_location_assignment PIN_J11 -to pin_blue[5]
set_location_assignment PIN_C11 -to pin_blue[6]
set_location_assignment PIN_B11 -to pin_blue[7]
set_location_assignment PIN_C12 -to pin_blue[8]
set_location_assignment PIN_B12 -to pin_blue[9]
set_location_assignment PIN_W25 -to pin_clkout
set_location_assignment PIN_B9 -to pin_green[0]
set_location_assignment PIN_A9 -to pin_green[1]
set_location_assignment PIN_C10 -to pin_green[2]
set_location_assignment PIN_D10 -to pin_green[3]
set_location_assignment PIN_B10 -to pin_green[4]
set_location_assignment PIN_A10 -to pin_green[5]
set_location_assignment PIN_G11 -to pin_green[6]
set_location_assignment PIN_D11 -to pin_green[7]
set_location_assignment PIN_E12 -to pin_green[8]
set_location_assignment PIN_D12 -to pin_green[9]
set_location_assignment PIN_C8 -to pin_red[0]
set_location_assignment PIN_F10 -to pin_red[1]
set_location_assignment PIN_G10 -to pin_red[2]
set_location_assignment PIN_D9 -to pin_red[3]
set_location_assignment PIN_C9 -to pin_red[4]
set_location_assignment PIN_A8 -to pin_red[5]
set_location_assignment PIN_H11 -to pin_red[6]
set_location_assignment PIN_H12 -to pin_red[7]
set_location_assignment PIN_F11 -to pin_red[8]
set_location_assignment PIN_E10 -to pin_red[9]
set_global_assignment -name MISC_FILE gpuchip.dpf
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY .\\output
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_location_assignment PIN_AF10 -to hex0[0]
set_location_assignment PIN_AB12 -to hex0[1]
set_location_assignment PIN_AC12 -to hex0[2]
set_location_assignment PIN_AD11 -to hex0[3]
set_location_assignment PIN_AE11 -to hex0[4]
set_location_assignment PIN_V14 -to hex0[5]
set_location_assignment PIN_V13 -to hex0[6]
set_location_assignment PIN_V20 -to hex1[0]
set_location_assignment PIN_V21 -to hex1[1]
set_location_assignment PIN_W21 -to hex1[2]
set_location_assignment PIN_Y22 -to hex1[3]
set_location_assignment PIN_AA24 -to hex1[4]
set_location_assignment PIN_AA23 -to hex1[5]
set_location_assignment PIN_AB24 -to hex1[6]
set_location_assignment PIN_AB23 -to hex2[0]
set_location_assignment PIN_V22 -to hex2[1]
set_location_assignment PIN_AC25 -to hex2[2]
set_location_assignment PIN_AC26 -to hex2[3]
set_location_assignment PIN_AB26 -to hex2[4]
set_location_assignment PIN_AB25 -to hex2[5]
set_location_assignment PIN_Y24 -to hex2[6]
set_location_assignment PIN_Y23 -to hex3[0]
set_location_assignment PIN_AA25 -to hex3[1]
set_location_assignment PIN_AA26 -to hex3[2]
set_location_assignment PIN_Y26 -to hex3[3]
set_location_assignment PIN_Y25 -to hex3[4]
set_location_assignment PIN_U22 -to hex3[5]
set_location_assignment PIN_W24 -to hex3[6]
set_location_assignment PIN_U9 -to hex4[0]
set_location_assignment PIN_U1 -to hex4[1]
set_location_assignment PIN_U2 -to hex4[2]
set_location_assignment PIN_T4 -to hex4[3]
set_location_assignment PIN_R7 -to hex4[4]
set_location_assignment PIN_R6 -to hex4[5]
set_location_assignment PIN_T3 -to hex4[6]
set_location_assignment PIN_T2 -to hex5[0]
set_location_assignment PIN_P6 -to hex5[1]
set_location_assignment PIN_P7 -to hex5[2]
set_location_assignment PIN_T9 -to hex5[3]
set_location_assignment PIN_R5 -to hex5[4]
set_location_assignment PIN_R4 -to hex5[5]
set_location_assignment PIN_R3 -to hex5[6]
set_location_assignment PIN_R2 -to hex6[0]
set_location_assignment PIN_P4 -to hex6[1]
set_location_assignment PIN_P3 -to hex6[2]
set_location_assignment PIN_M2 -to hex6[3]
set_location_assignment PIN_M3 -to hex6[4]
set_location_assignment PIN_M5 -to hex6[5]
set_location_assignment PIN_M4 -to hex6[6]
set_location_assignment PIN_L3 -to hex7[0]
set_location_assignment PIN_L2 -to hex7[1]
set_location_assignment PIN_L9 -to hex7[2]
set_location_assignment PIN_L6 -to hex7[3]
set_location_assignment PIN_L7 -to hex7[4]
set_location_assignment PIN_P9 -to hex7[5]
set_location_assignment PIN_N9 -to hex7[6]
set_global_assignment -name ENABLE_CLOCK_LATENCY ON
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_N25 -to SW[0]
set_location_assignment PIN_V2 -to SW[17]
set_location_assignment PIN_V1 -to SW[16]
set_location_assignment PIN_U4 -to SW[15]
set_location_assignment PIN_U3 -to SW[14]
set_location_assignment PIN_T7 -to SW[13]
set_location_assignment PIN_P2 -to SW[12]
set_location_assignment PIN_P1 -to SW[11]
set_location_assignment PIN_N1 -to SW[10]
set_location_assignment PIN_A13 -to SW[9]
set_location_assignment PIN_B13 -to SW[8]
set_location_assignment PIN_C13 -to SW[7]
set_location_assignment PIN_AC13 -to SW[6]
set_location_assignment PIN_AD13 -to SW[5]
set_location_assignment PIN_AF14 -to SW[4]
set_location_assignment PIN_AE14 -to SW[3]
set_location_assignment PIN_P25 -to SW[2]
set_location_assignment PIN_N26 -to SW[1]
set_global_assignment -name MISC_FILE "D:/g9impulseng/gpuchip_altera_memcntl/gpuchip.dpf"
set_global_assignment -name VHDL_FILE blitter_fifo.vhd
set_global_assignment -name VHDL_FILE new_gpuchip.vhd
set_global_assignment -name SOURCE_FILE sdram_pll.cmp
set_global_assignment -name VHDL_FILE sdram_pll.vhd
set_global_assignment -name VHDL_FILE sdram_0.vhd
set_global_assignment -name VHDL_FILE gpuchip_sim.vhd
set_global_assignment -name VHDL_FILE sdram_0_test_component.vhd
set_global_assignment -name VHDL_FILE HexDriver.vhd
set_global_assignment -name VHDL_FILE ram2port.vhd
set_global_assignment -name VHDL_FILE VGA_controller.vhd
set_global_assignment -name VHDL_FILE view.vhd
set_global_assignment -name VHDL_FILE Color_Mapper.vhd
set_global_assignment -name VHDL_FILE blitter.vhd
set_global_assignment -name VHDL_FILE common.vhd
set_global_assignment -name VHDL_FILE fifo_cc.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_location_assignment PIN_A7 -to pin_hsync
set_location_assignment PIN_T6 -to pin_sdram_addr[0]
set_location_assignment PIN_V4 -to pin_sdram_addr[1]
set_location_assignment PIN_V3 -to pin_sdram_addr[2]
set_location_assignment PIN_W2 -to pin_sdram_addr[3]
set_location_assignment PIN_W1 -to pin_sdram_addr[4]
set_location_assignment PIN_U6 -to pin_sdram_addr[5]
set_location_assignment PIN_U7 -to pin_sdram_addr[6]
set_location_assignment PIN_U5 -to pin_sdram_addr[7]
set_location_assignment PIN_W4 -to pin_sdram_addr[8]
set_location_assignment PIN_W3 -to pin_sdram_addr[9]
set_location_assignment PIN_Y1 -to pin_sdram_addr[10]
set_location_assignment PIN_V5 -to pin_sdram_addr[11]
set_location_assignment PIN_AE2 -to pin_sdram_ba[0]
set_location_assignment PIN_AE3 -to pin_sdram_ba[1]
set_location_assignment PIN_AB3 -to pin_sdram_cas_n
set_location_assignment PIN_AA6 -to pin_sdram_cke
set_location_assignment PIN_AA7 -to pin_sdram_clk
set_location_assignment PIN_AC3 -to pin_sdram_cs_n
set_location_assignment PIN_V6 -to pin_sdram_dq[0]
set_location_assignment PIN_AA2 -to pin_sdram_dq[1]
set_location_assignment PIN_AA1 -to pin_sdram_dq[2]
set_location_assignment PIN_Y3 -to pin_sdram_dq[3]
set_location_assignment PIN_Y4 -to pin_sdram_dq[4]
set_location_assignment PIN_R8 -to pin_sdram_dq[5]
set_location_assignment PIN_T8 -to pin_sdram_dq[6]
set_location_assignment PIN_V7 -to pin_sdram_dq[7]
set_location_assignment PIN_W6 -to pin_sdram_dq[8]
set_location_assignment PIN_AB2 -to pin_sdram_dq[9]
set_location_assignment PIN_AB1 -to pin_sdram_dq[10]
set_location_assignment PIN_AA4 -to pin_sdram_dq[11]
set_location_assignment PIN_AA3 -to pin_sdram_dq[12]
set_location_assignment PIN_AC2 -to pin_sdram_dq[13]
set_location_assignment PIN_AC1 -to pin_sdram_dq[14]
set_location_assignment PIN_AA5 -to pin_sdram_dq[15]
set_location_assignment PIN_AD2 -to pin_sdram_dqm[0]
set_location_assignment PIN_Y5 -to pin_sdram_dqm[1]
set_location_assignment PIN_AB4 -to pin_sdram_ras_n
set_location_assignment PIN_AD3 -to pin_sdram_we_n
set_location_assignment PIN_AE4 -to pin_sram_addr[0]
set_location_assignment PIN_AF4 -to pin_sram_addr[1]
set_location_assignment PIN_AC5 -to pin_sram_addr[2]
set_location_assignment PIN_AC6 -to pin_sram_addr[3]
set_location_assignment PIN_AD4 -to pin_sram_addr[4]
set_location_assignment PIN_AD5 -to pin_sram_addr[5]
set_location_assignment PIN_AE5 -to pin_sram_addr[6]
set_location_assignment PIN_AF5 -to pin_sram_addr[7]
set_location_assignment PIN_AD6 -to pin_sram_addr[8]
set_location_assignment PIN_AD7 -to pin_sram_addr[9]
set_location_assignment PIN_V10 -to pin_sram_addr[10]
set_location_assignment PIN_V9 -to pin_sram_addr[11]
set_location_assignment PIN_AC7 -to pin_sram_addr[12]
set_location_assignment PIN_W8 -to pin_sram_addr[13]
set_location_assignment PIN_W10 -to pin_sram_addr[14]
set_location_assignment PIN_Y10 -to pin_sram_addr[15]
set_location_assignment PIN_AB8 -to pin_sram_addr[16]
set_location_assignment PIN_AC8 -to pin_sram_addr[17]
set_location_assignment PIN_AC11 -to pin_sram_ce_n
set_location_assignment PIN_AD8 -to pin_sram_dq[0]
set_location_assignment PIN_AE6 -to pin_sram_dq[1]
set_location_assignment PIN_AF6 -to pin_sram_dq[2]
set_location_assignment PIN_AA9 -to pin_sram_dq[3]
set_location_assignment PIN_AA10 -to pin_sram_dq[4]
set_location_assignment PIN_AB10 -to pin_sram_dq[5]
set_location_assignment PIN_AA11 -to pin_sram_dq[6]
set_location_assignment PIN_Y11 -to pin_sram_dq[7]
set_location_assignment PIN_AE7 -to pin_sram_dq[8]
set_location_assignment PIN_AF7 -to pin_sram_dq[9]
set_location_assignment PIN_AE8 -to pin_sram_dq[10]
set_location_assignment PIN_AF8 -to pin_sram_dq[11]
set_location_assignment PIN_W11 -to pin_sram_dq[12]
set_location_assignment PIN_W12 -to pin_sram_dq[13]
set_location_assignment PIN_AC9 -to pin_sram_dq[14]
set_location_assignment PIN_AC10 -to pin_sram_dq[15]
set_location_assignment PIN_AE9 -to pin_sram_lb_n
set_location_assignment PIN_AD10 -to pin_sram_oe_n
set_location_assignment PIN_AF9 -to pin_sram_ub_n
set_location_assignment PIN_AE10 -to pin_sram_we_n
set_location_assignment PIN_D8 -to pin_vsync
set_location_assignment PIN_K25 -to pin_load
set_global_assignment -name QIP_FILE blitter_fifo.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top