Fitter report for top_dct
Tue Mar 31 15:10:05 2009
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Partition Preservation Settings
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. HardCopy Device Resource Guide
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. PLL Summary
 15. PLL Usage
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Interconnect Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Advanced Data - General
 38. Advanced Data - Placement Preparation
 39. Advanced Data - Placement
 40. Advanced Data - Routing
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Fitter Summary                                                           ;
+-------------------------------+------------------------------------------+
; Fitter Status                 ; Successful - Tue Mar 31 15:10:05 2009    ;
; Quartus II Version            ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name                 ; top_dct                                  ;
; Top-level Entity Name         ; top_dct                                  ;
; Family                        ; Stratix II                               ;
; Device                        ; EP2S15F484C3                             ;
; Timing Models                 ; Final                                    ;
; Logic utilization             ; 9 %                                      ;
;     Combinational ALUTs       ; 655 / 12,480 ( 5 % )                     ;
;     Dedicated logic registers ; 932 / 12,480 ( 7 % )                     ;
; Total registers               ; 955                                      ;
; Total pins                    ; 34 / 343 ( 10 % )                        ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 3,014 / 419,328 ( < 1 % )                ;
; DSP block 9-bit elements      ; 18 / 96 ( 19 % )                         ;
; Total PLLs                    ; 1 / 6 ( 17 % )                           ;
; Total DLLs                    ; 0 / 2 ( 0 % )                            ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2S15F484C3                   ;                                ;
; Use TimeQuest Timing Analyzer                                      ; On                             ; Off                            ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Maximum processors allowed for parallel compilation                ; 1                              ; 1                              ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                                        ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Maximum number of global clocks allowed                            ; -1                             ; -1                             ;
; Maximum number of regional clocks allowed                          ; -1                             ; -1                             ;
; Maximum number of clocks of any type allowed                       ; -1                             ; -1                             ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Fitter Partition Preservation Settings                                                                 ;
+------+-------------------+---------+------------------------------+------------------------+-----------+
; Name ; # Preserved Nodes ; # Nodes ; Preservation Level Requested ; Netlist Type Used      ; Hierarchy ;
+------+-------------------+---------+------------------------------+------------------------+-----------+
; Top  ; 0                 ; 2074    ; Placement and Routing        ; Post-Synthesis Netlist ;           ;
+------+-------------------+---------+------------------------------+------------------------+-----------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; data_valid     ; Incomplete set of assignments ;
; dct_out[21]    ; Incomplete set of assignments ;
; dct_out[20]    ; Incomplete set of assignments ;
; dct_out[19]    ; Incomplete set of assignments ;
; dct_out[18]    ; Incomplete set of assignments ;
; dct_out[17]    ; Incomplete set of assignments ;
; dct_out[16]    ; Incomplete set of assignments ;
; dct_out[15]    ; Incomplete set of assignments ;
; dct_out[14]    ; Incomplete set of assignments ;
; dct_out[13]    ; Incomplete set of assignments ;
; dct_out[12]    ; Incomplete set of assignments ;
; dct_out[11]    ; Incomplete set of assignments ;
; dct_out[10]    ; Incomplete set of assignments ;
; dct_out[9]     ; Incomplete set of assignments ;
; dct_out[8]     ; Incomplete set of assignments ;
; dct_out[7]     ; Incomplete set of assignments ;
; dct_out[6]     ; Incomplete set of assignments ;
; dct_out[5]     ; Incomplete set of assignments ;
; dct_out[4]     ; Incomplete set of assignments ;
; dct_out[3]     ; Incomplete set of assignments ;
; dct_out[2]     ; Incomplete set of assignments ;
; dct_out[1]     ; Incomplete set of assignments ;
; dct_out[0]     ; Incomplete set of assignments ;
; aclr           ; Incomplete set of assignments ;
; clk            ; Incomplete set of assignments ;
; clken          ; Incomplete set of assignments ;
; serial_data[0] ; Incomplete set of assignments ;
; serial_data[1] ; Incomplete set of assignments ;
; serial_data[2] ; Incomplete set of assignments ;
; serial_data[3] ; Incomplete set of assignments ;
; serial_data[4] ; Incomplete set of assignments ;
; serial_data[5] ; Incomplete set of assignments ;
; serial_data[6] ; Incomplete set of assignments ;
; serial_data[7] ; Incomplete set of assignments ;
+----------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------+------------------+-----------------------+
; Node                                                      ; Action          ; Operation                                         ; Reason                   ; Node Port ; Node Port Name ; Destination Node                                                   ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------+------------------+-----------------------+
; two_d_dct_new:inst|data_valid                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; data_valid                                                         ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[0]                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[0]                                                         ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[1]                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[1]                                                         ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[2]                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[2]                                                         ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[3]                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[3]                                                         ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[4]                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[4]                                                         ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[5]                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[5]                                                         ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[6]                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[6]                                                         ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[7]                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[7]                                                         ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[8]                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[8]                                                         ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[9]                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[9]                                                         ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[10]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[10]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[11]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[11]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[12]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[12]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[13]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[13]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[14]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[14]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[15]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[15]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[16]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[16]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[17]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[17]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[18]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[18]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[19]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[19]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[20]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[20]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|dct_out[21]                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; REGOUT    ;                ; dct_out[21]                                                        ; DATAIN           ;                       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|mux_sel[2]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; two_d_dct_new:inst|column_dct:col_dct_inst|mux_sel[2]~DUPLICATE    ;                  ;                       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|mux_sel[2]~112 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; two_d_dct_new:inst|column_dct:col_dct_inst|mux_sel[2]~112DUPLICATE ;                  ;                       ;
+-----------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------+------------------+-----------------------+


Color Legend:
  -- Green:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package, and the design has been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package, indicating that migration from the selected FPGA device package will likely be successful. You must compile and check the HardCopy companion revision to ensure migration is successful.
  -- Orange:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package; however, the design has not been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package; however, the resource is constrained so much that the design may not migrate.
  -- Red:
      -- Package Resource:       The HardCopy device package cannot be migrated from the selected FPGA device package.
      -- Other Device Resources: The design did not migrate because the resource quantity exceeds the acceptable range of the HardCopy device and package, or, for other reasons detailed in the footnotes.

Note: The used resource quantities listed for each HardCopy device and package combination are estimates only.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to obtain the most accurate measurement of HardCopy resource utilization.

Note: The Device Resource Guide cannot estimate the routing demand by the design in a HardCopy device.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to confirm routability of the design in the selected HardCopy device.

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HardCopy Device Resource Guide                                                                                                                                       ;
+-----------------------------------+----------------------+--------------+--------------+--------------+--------------+---------------+---------------+---------------+
; Resource                          ; Stratix II EP2S15    ; HC210W       ; HC210        ; HC220        ; HC220        ; HC230         ; HC240         ; HC240         ;
+-----------------------------------+----------------------+--------------+--------------+--------------+--------------+---------------+---------------+---------------+
; Migration Compatibility           ;                      ; None         ; None         ; None         ; None         ; None          ; None          ; None          ;
; Primary Migration Constraint      ;                      ; Package      ; Package      ; Package      ; Package      ; Package       ; Package       ; Package       ;
; Package*                          ; FBGA - 484           ; FBGA - 484   ; FBGA - 484   ; FBGA - 672   ; FBGA - 780   ; FBGA - 1020   ; FBGA - 1020   ; FBGA - 1508   ;
; Logic                             ; --                   ; 8%           ; 8%           ; 4%           ; 4%           ; 3%            ; 2%            ; 2%            ;
;   -- Logic cells                  ; 1145                 ; --           ; --           ; --           ; --           ; --            ; --            ; --            ;
;   -- DSP elements                 ; 18                   ; --           ; --           ; --           ; --           ; --            ; --            ; --            ;
; Pins                              ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- Total                        ; 34                   ; 34 / 309     ; 34 / 335     ; 34 / 493     ; 34 / 495     ; 34 / 699      ; 34 / 743      ; 34 / 952      ;
;   -- Differential Input           ; 0                    ; 0 / 66       ; 0 / 70       ; 0 / 90       ; 0 / 90       ; 0 / 128       ; 0 / 224       ; 0 / 272       ;
;   -- Differential Output          ; 0                    ; 0 / 44       ; 0 / 50       ; 0 / 70       ; 0 / 70       ; 0 / 112       ; 0 / 200       ; 0 / 256       ;
;   -- PCI / PCI-X                  ; 0                    ; 0 / 159      ; 0 / 166      ; 0 / 244      ; 0 / 246      ; 0 / 358       ; 0 / 366       ; 0 / 471       ;
;   -- DQ                           ; 0                    ; 0 / 20       ; 0 / 20       ; 0 / 50       ; 0 / 50       ; 0 / 204       ; 0 / 204       ; 0 / 204       ;
;   -- DQS                          ; 0                    ; 0 / 8        ; 0 / 8        ; 0 / 18       ; 0 / 18       ; 0 / 72        ; 0 / 72        ; 0 / 72        ;
; Memory                            ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- M-RAM                        ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 2        ; 0 / 2        ; 0 / 6         ; 0 / 9         ; 0 / 9         ;
;   -- M4K blocks & M512 blocks**   ; 13                   ; 13 / 190     ; 13 / 190     ; 13 / 408     ; 13 / 408     ; 13 / 614      ; 13 / 816      ; 13 / 816      ;
; PLLs                              ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- Enhanced                     ; 0                    ; 0 / 2        ; 0 / 2        ; 0 / 2        ; 0 / 2        ; 0 / 4         ; 0 / 4         ; 0 / 4         ;
;   -- Fast                         ; 1                    ; 1 / 2        ; 1 / 2        ; 1 / 2        ; 1 / 2        ; 1 / 4         ; 1 / 8         ; 1 / 8         ;
; DLLs                              ; 0                    ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 2         ; 0 / 2         ; 0 / 2         ;
; SERDES                            ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- RX                           ; 0                    ; 0 / 17       ; 0 / 21       ; 0 / 31       ; 0 / 31       ; 0 / 46        ; 0 / 92        ; 0 / 116       ;
;   -- TX                           ; 0                    ; 0 / 18       ; 0 / 19       ; 0 / 29       ; 0 / 29       ; 0 / 44        ; 0 / 88        ; 0 / 116       ;
; Configuration                     ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- CRC                          ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0         ; 0 / 0         ; 0 / 0         ;
;   -- ASMI                         ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0         ; 0 / 0         ; 0 / 0         ;
;   -- Remote Update                ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0         ; 0 / 0         ; 0 / 0         ;
;   -- JTAG                         ; 0                    ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 1         ; 0 / 1         ; 0 / 1         ;
+-----------------------------------+----------------------+--------------+--------------+--------------+--------------+---------------+---------------+---------------+
*  The selected FPGA device cannot migrate to any HardCopy device, regardless of the design. Try this design with a different FPGA device.
**  Design contains one or more M512 blocks, which cannot be migrated to HardCopy devices.



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/top_dct.pin.


+----------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                      ;
+----------------------------------------------+-----------------------------------------------------+
; Resource                                     ; Usage                                               ;
+----------------------------------------------+-----------------------------------------------------+
; ALUTs Used                                   ; 655 / 12,480 ( 5 % )                                ;
; Dedicated logic registers                    ; 932 / 12,480 ( 7 % )                                ;
;                                              ;                                                     ;
; ALUTs Unavailable                            ; 42                                                  ;
;     -- Due to unpartnered 7 input function   ; 0                                                   ;
;     -- Due to unpartnered 6 input function   ; 42                                                  ;
;                                              ;                                                     ;
; Combinational ALUT usage by number of inputs ;                                                     ;
;     -- 7 input functions                     ; 0                                                   ;
;     -- 6 input functions                     ; 141                                                 ;
;     -- 5 input functions                     ; 56                                                  ;
;     -- 4 input functions                     ; 17                                                  ;
;     -- <=3 input functions                   ; 441                                                 ;
;                                              ;                                                     ;
; Combinational ALUTs by mode                  ;                                                     ;
;     -- normal mode                           ; 276                                                 ;
;     -- extended LUT mode                     ; 0                                                   ;
;     -- arithmetic mode                       ; 271                                                 ;
;     -- shared arithmetic mode                ; 108                                                 ;
;                                              ;                                                     ;
; Logic utilization                            ; 1,145 / 12,480 ( 9 % )                              ;
;     -- ALUT/register pairs used              ; 1103                                                ;
;         -- Combinational with no register    ; 171                                                 ;
;         -- Register only                     ; 448                                                 ;
;         -- Combinational with a register     ; 484                                                 ;
;     -- ALUT/register pairs unavailable       ; 42                                                  ;
;                                              ;                                                     ;
; Total registers*                             ; 955 / 14,410 ( 7 % )                                ;
;     -- Dedicated logic registers             ; 932 / 12,480 ( 7 % )                                ;
;     -- I/O registers                         ; 23 / 1,930 ( 1 % )                                  ;
;                                              ;                                                     ;
; ALMs:  partially or completely used          ; 650 / 6,240 ( 10 % )                                ;
;                                              ;                                                     ;
; Total LABs:  partially or completely used    ; 94 / 780 ( 12 % )                                   ;
;                                              ;                                                     ;
; User inserted logic elements                 ; 0                                                   ;
; Virtual pins                                 ; 0                                                   ;
; I/O pins                                     ; 34 / 343 ( 10 % )                                   ;
;     -- Clock pins                            ; 1 / 16 ( 6 % )                                      ;
; Global signals                               ; 3                                                   ;
; M512s                                        ; 1 / 104 ( < 1 % )                                   ;
; M4Ks                                         ; 12 / 78 ( 15 % )                                    ;
; Total block memory bits                      ; 3,014 / 419,328 ( < 1 % )                           ;
; Total block memory implementation bits       ; 55,872 / 419,328 ( 13 % )                           ;
; DSP block 9-bit elements                     ; 18 / 96 ( 19 % )                                    ;
; PLLs                                         ; 1 / 6 ( 17 % )                                      ;
; Global clocks                                ; 3 / 16 ( 19 % )                                     ;
; Regional clocks                              ; 0 / 32 ( 0 % )                                      ;
; SERDES transmitters                          ; 0 / 38 ( 0 % )                                      ;
; SERDES receivers                             ; 0 / 42 ( 0 % )                                      ;
; JTAGs                                        ; 0 / 1 ( 0 % )                                       ;
; Average interconnect usage (total/H/V)       ; 2% / 3% / 2%                                        ;
; Peak interconnect usage (total/H/V)          ; 8% / 9% / 8%                                        ;
; Maximum fan-out node                         ; dct_pll:inst1|altpll:altpll_component|_clk0~clkctrl ;
; Maximum fan-out                              ; 958                                                 ;
; Highest non-global fan-out signal            ; two_d_dct_new:inst|data_valid_state.idle            ;
; Highest non-global fan-out                   ; 834                                                 ;
; Total fan-out                                ; 6723                                                ;
; Average fan-out                              ; 3.56                                                ;
+----------------------------------------------+-----------------------------------------------------+
*  Register count does not include registers inside block RAM or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; aclr           ; V22   ; 1        ; 0            ; 3            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; clk            ; N22   ; 1        ; 0            ; 10           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; clken          ; D15   ; 3        ; 6            ; 27           ; 0           ; 24                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; serial_data[0] ; K20   ; 2        ; 0            ; 18           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; serial_data[1] ; J18   ; 2        ; 0            ; 20           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; serial_data[2] ; H22   ; 2        ; 0            ; 20           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; serial_data[3] ; G22   ; 2        ; 0            ; 21           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; serial_data[4] ; E15   ; 3        ; 5            ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; serial_data[5] ; H21   ; 2        ; 0            ; 20           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; serial_data[6] ; J16   ; 2        ; 0            ; 21           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; serial_data[7] ; J17   ; 2        ; 0            ; 21           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; data_valid  ; J19   ; 2        ; 0            ; 20           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; dct_out[0]  ; B16   ; 3        ; 13           ; 27           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[10] ; C15   ; 3        ; 14           ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[11] ; A18   ; 3        ; 11           ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[12] ; D14   ; 3        ; 10           ; 27           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[13] ; B17   ; 3        ; 11           ; 27           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[14] ; A17   ; 3        ; 11           ; 27           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[15] ; H14   ; 3        ; 7            ; 27           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[16] ; H16   ; 3        ; 5            ; 27           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[17] ; E14   ; 3        ; 7            ; 27           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[18] ; G15   ; 3        ; 5            ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[19] ; F16   ; 3        ; 6            ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[1]  ; F15   ; 3        ; 5            ; 27           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[20] ; G14   ; 3        ; 7            ; 27           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[21] ; J15   ; 3        ; 6            ; 27           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[2]  ; F14   ; 3        ; 7            ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[3]  ; C14   ; 3        ; 10           ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[4]  ; C17   ; 3        ; 11           ; 27           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[5]  ; C18   ; 3        ; 10           ; 27           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[6]  ; B18   ; 3        ; 10           ; 27           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[7]  ; G13   ; 3        ; 13           ; 27           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[8]  ; A16   ; 3        ; 13           ; 27           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; dct_out[9]  ; F13   ; 3        ; 13           ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 2 / 40 ( 5 % )   ; 3.3V          ; --           ;
; 2        ; 8 / 44 ( 18 % )  ; 3.3V          ; --           ;
; 3        ; 25 / 50 ( 50 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 35 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 0 / 44 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 7        ; 0 / 34 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
; 9        ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
; 10       ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                       ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; TEMPDIODEp               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 277        ; 4        ; ^MSEL3                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A5       ; 307        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 311        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 315        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 318        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A10      ; 323        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A13      ; 329        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A15      ; 343        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 347        ; 3        ; dct_out[8]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 351        ; 3        ; dct_out[14]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 350        ; 3        ; dct_out[11]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 375        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A21      ; 383        ; 3        ; ^nCE                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 191        ; 7        ; ^nCEO                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA4      ; 181        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 163        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 159        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 155        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 151        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 144        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 147        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 141        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 138        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 137        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ;            ; 8        ; VREFB8                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AA15     ; 127        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 123        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 119        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 115        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 85         ; 8        ; #TCK                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA20     ; 86         ; 8        ; #TMS                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 190        ; 7        ; ^nIO_PULLUP              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB5      ; 161        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 157        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 153        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 150        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB10     ; 145        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB12     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB13     ; 139        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB15     ; 125        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 124        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 117        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 118        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 87         ; 8        ; #TRST                    ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB21     ; 84         ; 8        ; #TDI                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 276        ; 4        ; #TDO                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 279        ; 4        ; ^MSEL2                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 305        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 309        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 313        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 317        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 320        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 321        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 327        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 328        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 331        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ;            ; 3        ; VREFB3                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 341        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 345        ; 3        ; dct_out[0]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 349        ; 3        ; dct_out[13]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ; 353        ; 3        ; dct_out[6]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 377        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 381        ; 3        ; ^nSTATUS                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 275        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 273        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ;            ;          ; TEMPDIODEn               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 285        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 306        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 308        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 316        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 314        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 319        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 324        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 325        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ; 326        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 330        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ; 354        ; 3        ; dct_out[3]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 342        ; 3        ; dct_out[10]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 344        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 352        ; 3        ; dct_out[4]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 355        ; 3        ; dct_out[5]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 369        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ; 384        ; 3        ; ^CONF_DONE               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C21      ; 2          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 0          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 271        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 269        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 287        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 278        ; 4        ; ^MSEL1                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 283        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 293        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ; 4        ; VREFB4                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 297        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ;            ; 4        ; VREFB4                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D10      ; 322        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 337        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 333        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 332        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D14      ; 356        ; 3        ; dct_out[12]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 361        ; 3        ; clken                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ; 3        ; VREFB3                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D17      ; 373        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 379        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 382        ; 3        ; ^DCLK                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D20      ; 371        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 6          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 4          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 267        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 265        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 274        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 272        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ; 280        ; 4        ; ^MSEL0                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 281        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 289        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 298        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 312        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 335        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 339        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ; 338        ; 3        ; ~DATA0~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ; 357        ; 3        ; dct_out[17]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 365        ; 3        ; serial_data[4]           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 374        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E17      ; 376        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E18      ; 380        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ; 3          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 1          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 10         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 8          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 263        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 261        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ;            ; 5        ; VREFB5                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ; 270        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ; 268        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 288        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 296        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 294        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 300        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; VCCA_PLL5                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F13      ; 346        ; 3        ; dct_out[9]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ; 358        ; 3        ; dct_out[2]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 367        ; 3        ; dct_out[1]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 362        ; 3        ; dct_out[19]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F17      ; 378        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ;            ; 2        ; VREFB2                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ; 11         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F20      ; 9          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 14         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 12         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 255        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 253        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 262        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 260        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 266        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 264        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 286        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 291        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ; 302        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ;            ; 9        ; VCC_PLL5_OUT             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCD_PLL5                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ; 336        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ; 348        ; 3        ; dct_out[7]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 359        ; 3        ; dct_out[20]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G15      ; 366        ; 3        ; dct_out[18]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 370        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 7          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 5          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ; 19         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G20      ; 17         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G21      ; 22         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 20         ; 2        ; serial_data[3]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 251        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 249        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 259        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 257        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 254        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 252        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 284        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H9       ; 304        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ;            ; 4        ; VCCPD4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H11      ; 334        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 340        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ;            ; 3        ; VCCPD3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H14      ; 360        ; 3        ; dct_out[15]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ; 368        ; 3        ; dct_out[16]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H17      ; 15         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 13         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 18         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ; 16         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H21      ; 26         ; 2        ; serial_data[5]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 24         ; 2        ; serial_data[2]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 247        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 245        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ;            ; 5        ; VREFB5                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 250        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J6       ; 248        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 258        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 256        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 364        ; 3        ; dct_out[21]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J16      ; 23         ; 2        ; serial_data[6]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J17      ; 21         ; 2        ; serial_data[7]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J18      ; 27         ; 2        ; serial_data[1]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J19      ; 25         ; 2        ; data_valid               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J20      ; 30         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 28         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K1       ; 239        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 237        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 243        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 241        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 246        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 244        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 242        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 240        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 2        ; VCCPD2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 35         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 33         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K17      ; 31         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K18      ; 29         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 34         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ; 32         ; 2        ; serial_data[0]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K21      ; 38         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 36         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 233        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 235        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL4                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 238        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 236        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ;            ; 5        ; VCCPD5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 39         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 37         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L17      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 2        ; VREFB2                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ; 40         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 42         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M2       ; 232        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 234        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M4       ;            ;          ; VCCA_PLL3                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL3                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; VCCA_PLL4                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCD_PLL1                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCA_PLL1                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; VCCD_PLL2                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCA_PLL2                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ; 41         ; 2        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M21      ; 43         ; 2        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N1       ; 231        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 229        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 230        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N4       ; 228        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N5       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 226        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N8       ; 224        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N9       ;            ; 6        ; VCCPD6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ; 51         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 49         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N17      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ; 47         ; 1        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N20      ; 45         ; 1        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N21      ; 46         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 44         ; 1        ; clk                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 227        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 225        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ;            ; 6        ; VREFB6                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 222        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 220        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 218        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ; 216        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ; 7        ; VCCPD7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ;            ; 1        ; VCCPD1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P16      ; 59         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P17      ; 57         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 55         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ; 53         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P20      ; 50         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P21      ; 48         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 223        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 221        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 215        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 213        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 214        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 212        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 202        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 200        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 168        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R11      ;            ; 10       ; VCC_PLL6_OUT             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCA_PLL6                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ; 8        ; VCCPD8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R14      ; 106        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 89         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 83         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R17      ; 81         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 63         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 61         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ;            ; 1        ; VREFB1                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; R21      ; 54         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R22      ; 52         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ; 219        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 217        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 207        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 205        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T5       ; 210        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 208        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 186        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 172        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 170        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 156        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ; 120        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 108        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 98         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 92         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ; 67         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 65         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 66         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 64         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 58         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 56         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U1       ; 211        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 209        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ;            ; 6        ; VREFB6                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 206        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 204        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 179        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U7       ; 180        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U8       ; 173        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 171        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 158        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCD_PLL6                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 130        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ; 112        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 103        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 99         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ; 94         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U17      ; 71         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U18      ; 69         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 70         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 68         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 62         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 60         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 203        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 201        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 198        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 196        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 188        ; 7        ; ^PORSEL                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ; 185        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V7       ; 175        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V8       ; 166        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 149        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 165        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 132        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 134        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V13      ; 114        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 105        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 97         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ; 93         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V17      ; 90         ; 8        ; ^VCCSEL                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ; 75         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V19      ; 73         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ;            ; 1        ; VREFB1                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 74         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 72         ; 1        ; aclr                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 199        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 197        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 194        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 192        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 182        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W6       ;            ; 7        ; VREFB7                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 177        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ;            ; 7        ; VREFB7                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W9       ; 148        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ; 142        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 133        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 135        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ; 128        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W14      ; 109        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 102        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 101        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 95         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ; 88         ; 8        ; ^nCONFIG                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ; 79         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W20      ; 77         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W21      ; 78         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 76         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 195        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 193        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 184        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y4       ; 189        ; 7        ; PLL_ENA                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y5       ; 162        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 160        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 154        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y8       ; 152        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y9       ; 146        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 140        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 143        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 136        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 131        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 110        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 126        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 121        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 116        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 113        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y19      ;            ; 8        ; VREFB8                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ; 91         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y21      ; 82         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 80         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------+
; PLL Summary                                                                  ;
+----------------------------------+-------------------------------------------+
; Name                             ; dct_pll:inst1|altpll:altpll_component|pll ;
+----------------------------------+-------------------------------------------+
; PLL type                         ; Fast                                      ;
; PLL mode                         ; Normal                                    ;
; Feedback source                  ; --                                        ;
; Compensate clock                 ; clock0                                    ;
; Switchover type                  ; --                                        ;
; Switchover on loss of clock      ; --                                        ;
; Switchover counter               ; --                                        ;
; Self reset on gated loss of lock ; Off                                       ;
; Gate lock counter                ; --                                        ;
; Input frequency 0                ; 250.0 MHz                                 ;
; Input frequency 1                ; --                                        ;
; Nominal PFD frequency            ; 250.0 MHz                                 ;
; Nominal VCO frequency            ; 750.2 MHz                                 ;
; VCO post scale                   ; --                                        ;
; VCO multiply                     ; --                                        ;
; VCO divide                       ; --                                        ;
; Freq min lock                    ; 100.01 MHz                                ;
; Freq max lock                    ; 347.58 MHz                                ;
; M VCO Tap                        ; 0                                         ;
; M Initial                        ; 1                                         ;
; M value                          ; 3                                         ;
; N value                          ; 1                                         ;
; M2 value                         ; --                                        ;
; N2 value                         ; --                                        ;
; SS counter                       ; --                                        ;
; Downspread                       ; --                                        ;
; Spread frequency                 ; --                                        ;
; Charge pump current              ; 52 uA                                     ;
; Loop filter resistance           ; 1.000000 KOhm                             ;
; Loop filter capacitance          ; 2 pF                                      ;
; Bandwidth                        ; 6.38 MHz (5.19 MHz to 11.16 MHz)          ;
; Real time reconfigurable         ; Off                                       ;
; Scan chain MIF file              ; --                                        ;
; Preserve counter order           ; Off                                       ;
; PLL location                     ; PLL_2                                     ;
; Inclk0 signal                    ; clk                                       ;
; Inclk1 signal                    ; --                                        ;
; Inclk0 signal type               ; Dedicated Pin                             ;
; Inclk1 signal type               ; --                                        ;
+----------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                        ;
+---------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------------+---------+---------+
; Name                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ;
+---------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------------+---------+---------+
; dct_pll:inst1|altpll:altpll_component|_clk0 ; clock0       ; 1    ; 1   ; 250.0 MHz        ; 0 (0 ps)    ; 50/50      ; C0      ; 3             ; 2/1 Odd    ; --            ; 1       ; 0       ;
; dct_pll:inst1|altpll:altpll_component|_clk1 ; clock1       ; 1    ; 1   ; 250.0 MHz        ; 0 (0 ps)    ; 50/50      ; C1      ; 3             ; 2/1 Odd    ; --            ; 1       ; 0       ;
+---------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------------+---------+---------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; HyperTransport                   ; 0 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.2-V HSTL                       ; 0 pF  ; Not Available                      ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; Differential 1.2-V HSTL          ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; ALMs      ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                                                                                                               ; Library Name ;
;                                                         ;                     ;           ;                           ;               ;                   ;       ;      ;        ;              ;         ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                                                                                                                   ;              ;
+---------------------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_dct                                                ; 697 (1)             ; 650 (2)   ; 932 (2)                   ; 23 (23)       ; 3014              ; 1     ; 12   ; 0      ; 18           ; 0       ; 9         ; 0         ; 34   ; 0            ; 171 (1)                        ; 448 (2)            ; 484 (0)                       ; |top_dct                                                                                                                                                                                          ; work         ;
;    |dct_pll:inst1|                                      ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|dct_pll:inst1                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|dct_pll:inst1|altpll:altpll_component                                                                                                                                                    ; work         ;
;    |two_d_dct_new:inst|                                 ; 696 (40)            ; 648 (25)  ; 930 (30)                  ; 0 (0)         ; 3014              ; 1     ; 12   ; 0      ; 18           ; 0       ; 9         ; 0         ; 0    ; 0            ; 170 (12)                       ; 446 (3)            ; 484 (27)                      ; |top_dct|two_d_dct_new:inst                                                                                                                                                                       ; work         ;
;       |column_dct:col_dct_inst|                         ; 121 (121)           ; 90 (90)   ; 24 (24)                   ; 0 (0)         ; 1408              ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 76 (76)                        ; 1 (1)              ; 24 (24)                       ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst                                                                                                                                               ; work         ;
;          |ram_tpmtx:ram0|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component                                                                                                ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;          |ram_tpmtx:ram1|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component                                                                                                ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;          |ram_tpmtx:ram2|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component                                                                                                ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;          |ram_tpmtx:ram3|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component                                                                                                ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;          |ram_tpmtx:ram4|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component                                                                                                ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;          |ram_tpmtx:ram5|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component                                                                                                ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;          |ram_tpmtx:ram6|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component                                                                                                ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;          |ram_tpmtx:ram7|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component                                                                                                ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                                 ; work         ;
;       |row_dct:row_dct_inst|                            ; 516 (86)            ; 549 (148) ; 861 (176)                 ; 0 (0)         ; 198               ; 1     ; 2    ; 0      ; 18           ; 0       ; 9         ; 0         ; 0    ; 0            ; 76 (44)                        ; 441 (153)          ; 420 (22)                      ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst                                                                                                                                                  ; work         ;
;          |dct:u1|                                       ; 430 (130)           ; 403 (225) ; 685 (356)                 ; 0 (0)         ; 198               ; 1     ; 2    ; 0      ; 18           ; 0       ; 9         ; 0         ; 0    ; 0            ; 32 (16)                        ; 288 (243)          ; 398 (114)                     ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1                                                                                                                                           ; work         ;
;             |adder:adder_s1_0|                          ; 22 (0)              ; 11 (0)    ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 22 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_0                                                                                                                          ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)              ; 11 (0)    ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 22 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                   |add_sub_n2j:auto_generated|          ; 22 (22)             ; 11 (11)   ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 22 (22)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;             |adder:adder_s1_1|                          ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_1                                                                                                                          ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_1|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                   |add_sub_n2j:auto_generated|          ; 22 (22)             ; 11 (11)   ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 21 (21)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_1|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;             |adder:adder_s1_2|                          ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_2                                                                                                                          ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_2|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                   |add_sub_n2j:auto_generated|          ; 22 (22)             ; 11 (11)   ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 21 (21)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_2|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;             |adder:adder_s1_3|                          ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_3                                                                                                                          ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_3|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                   |add_sub_n2j:auto_generated|          ; 22 (22)             ; 11 (11)   ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 21 (21)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_3|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;             |adder:adder_s2_0|                          ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_0                                                                                                                          ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_0|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                   |add_sub_n2j:auto_generated|          ; 22 (22)             ; 11 (11)   ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 21 (21)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;             |adder:adder_s2_1|                          ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_1                                                                                                                          ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_1|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                   |add_sub_n2j:auto_generated|          ; 22 (22)             ; 11 (11)   ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 21 (21)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_1|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;             |adder:adder_s3_0|                          ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s3_0                                                                                                                          ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 22 (0)              ; 11 (0)    ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 21 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s3_0|lpm_add_sub:lpm_add_sub_component                                                                                        ; work         ;
;                   |add_sub_n2j:auto_generated|          ; 22 (22)             ; 11 (11)   ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 21 (21)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s3_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated                                                             ; work         ;
;             |altshift_taps:stage4_0_0p_rtl_1|           ; 9 (0)               ; 6 (0)     ; 5 (0)                     ; 0 (0)         ; 66                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 5 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1                                                                                                           ; work         ;
;                |shift_taps_a2n:auto_generated|          ; 9 (1)               ; 6 (1)     ; 5 (1)                     ; 0 (0)         ; 66                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 5 (1)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated                                                                             ; work         ;
;                   |altsyncram_aua1:altsyncram2|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 66                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|altsyncram_aua1:altsyncram2                                                 ; work         ;
;                   |cntr_c5h:cntr3|                      ; 4 (4)               ; 3 (3)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 2 (2)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|cntr_c5h:cntr3                                                              ; work         ;
;                   |cntr_mlf:cntr1|                      ; 4 (4)               ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 2 (2)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|cntr_mlf:cntr1                                                              ; work         ;
;             |altshift_taps:stage6_3_0p_rtl_0|           ; 10 (0)              ; 8 (0)     ; 6 (0)                     ; 0 (0)         ; 132               ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 5 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0                                                                                                           ; work         ;
;                |shift_taps_c2n:auto_generated|          ; 10 (3)              ; 8 (4)     ; 6 (3)                     ; 0 (0)         ; 132               ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (1)                          ; 1 (1)              ; 5 (2)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated                                                                             ; work         ;
;                   |altsyncram_j561:altsyncram4|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 132               ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|altsyncram_j561:altsyncram4                                                 ; work         ;
;                   |cntr_95h:cntr5|                      ; 3 (3)               ; 2 (2)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 1 (1)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|cntr_95h:cntr5                                                              ; work         ;
;                   |cntr_mlf:cntr1|                      ; 4 (4)               ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 2 (2)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|cntr_mlf:cntr1                                                              ; work         ;
;             |four_mult_add_blk:four_mult_add_blk_inst0| ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0                                                                                                 ; work         ;
;                |four_mult_add:four_mult_add_inst|       ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst                                                                ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|   ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component                              ; work         ;
;                      |mult_add_tc05:auto_generated|     ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_tc05:auto_generated ; work         ;
;             |one_mult_blk:one_mult_blk_inst0|           ; 0 (0)               ; 27 (0)    ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)                          ; 44 (0)             ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0                                                                                                           ; work         ;
;                |lpm_mult:lpm_mult_component|            ; 0 (0)               ; 27 (0)    ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)                          ; 44 (0)             ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component                                                                               ; work         ;
;                   |mult_lar:auto_generated|             ; 0 (0)               ; 27 (27)   ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)                          ; 44 (44)            ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component|mult_lar:auto_generated                                                       ; work         ;
;             |subtractor:subtractor_s1_4|                ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4                                                                                                                ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                   |add_sub_o3j:auto_generated|          ; 18 (18)             ; 9 (9)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (18)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;             |subtractor:subtractor_s1_5|                ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5                                                                                                                ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                   |add_sub_o3j:auto_generated|          ; 18 (18)             ; 9 (9)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (18)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;             |subtractor:subtractor_s1_6|                ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6                                                                                                                ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                   |add_sub_o3j:auto_generated|          ; 18 (18)             ; 9 (9)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (18)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;             |subtractor:subtractor_s1_7|                ; 19 (0)              ; 10 (0)    ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_7                                                                                                                ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 19 (0)              ; 10 (0)    ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_7|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                   |add_sub_o3j:auto_generated|          ; 19 (19)             ; 10 (10)   ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 18 (18)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_7|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;             |subtractor:subtractor_s2_2|                ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2                                                                                                                ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                   |add_sub_o3j:auto_generated|          ; 18 (18)             ; 9 (9)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (18)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;             |subtractor:subtractor_s2_3|                ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3                                                                                                                ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                   |add_sub_o3j:auto_generated|          ; 18 (18)             ; 9 (9)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (18)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;             |subtractor:subtractor_s3_1|                ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1                                                                                                                ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|      ; 18 (0)              ; 9 (0)     ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (0)                        ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1|lpm_add_sub:lpm_add_sub_component                                                                              ; work         ;
;                   |add_sub_o3j:auto_generated|          ; 18 (18)             ; 9 (9)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 18 (18)                       ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated                                                   ; work         ;
;             |two_mult_add_blk:two_mult_add_blk_inst0|   ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0                                                                                                   ; work         ;
;                |two_mult_add:two_mult_add_inst|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst                                                                    ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|   ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component                                  ; work         ;
;                      |mult_add_8ja3:auto_generated|     ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated     ; work         ;
;             |two_mult_add_blk:two_mult_add_blk_inst1|   ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1                                                                                                   ; work         ;
;                |two_mult_add:two_mult_add_inst|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst                                                                    ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|   ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component                                  ; work         ;
;                      |mult_add_8ja3:auto_generated|     ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated     ; work         ;
;       |transpose_matrix:tp_mtx_inst|                    ; 20 (20)             ; 18 (18)   ; 15 (15)                   ; 0 (0)         ; 1408              ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 1 (1)              ; 14 (14)                       ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst                                                                                                                                          ; work         ;
;          |ram_tpmtx:ram0|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;          |ram_tpmtx:ram1|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;          |ram_tpmtx:ram2|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;          |ram_tpmtx:ram3|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;          |ram_tpmtx:ram4|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;          |ram_tpmtx:ram5|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;          |ram_tpmtx:ram6|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
;          |ram_tpmtx:ram7|                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_47n1:auto_generated|         ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 176               ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated                                                            ; work         ;
+---------------------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                              ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ; DQS bus ; NDQS bus ; DQS output ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; data_valid     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[21]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[20]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[19]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[18]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[17]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[16]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[15]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[14]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[13]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[12]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[11]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[10]    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[9]     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[8]     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[7]     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[6]     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[5]     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[4]     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[3]     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[2]     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[1]     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; dct_out[0]     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; aclr           ; Input    ; 7             ; 3             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; clk            ; Input    ; --            ; --            ; --                    ; --  ; --   ; --      ; --       ; --         ;
; clken          ; Input    ; 3             ; 5             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; serial_data[0] ; Input    ; 7             ; 6             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; serial_data[1] ; Input    ; 7             ; 6             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; serial_data[2] ; Input    ; 6             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; serial_data[3] ; Input    ; 7             ; 6             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; serial_data[4] ; Input    ; 7             ; 5             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; serial_data[5] ; Input    ; 6             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; serial_data[6] ; Input    ; 6             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; serial_data[7] ; Input    ; 5             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+


+------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                           ;
+------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------+-------------------+---------+
; aclr                                                       ;                   ;         ;
;      - dct_pll:inst1|altpll:altpll_component|pll           ; 0                 ; 7       ;
;      - inst2~feeder                                        ; 1                 ; 3       ;
; clk                                                        ;                   ;         ;
; clken                                                      ;                   ;         ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[0]  ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[7]  ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[2]  ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[19] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[5]  ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[6]  ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[16] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[20] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[21] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[17] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[4]  ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[3]  ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[1]  ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[18] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[15] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[14] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[13] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[12] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[11] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[10] ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[9]  ; 1                 ; 5       ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[8]  ; 1                 ; 5       ;
;      - two_d_dct_new:inst|Selector2~136                    ; 1                 ; 5       ;
;      - two_d_dct_new:inst|Selector1~122                    ; 1                 ; 5       ;
; serial_data[0]                                             ;                   ;         ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[8]  ; 0                 ; 7       ;
; serial_data[1]                                             ;                   ;         ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[9]  ; 0                 ; 7       ;
; serial_data[2]                                             ;                   ;         ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[10] ; 1                 ; 7       ;
; serial_data[3]                                             ;                   ;         ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[11] ; 0                 ; 7       ;
; serial_data[4]                                             ;                   ;         ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[12] ; 0                 ; 7       ;
; serial_data[5]                                             ;                   ;         ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[13] ; 1                 ; 7       ;
; serial_data[6]                                             ;                   ;         ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[14] ; 1                 ; 7       ;
; serial_data[7]                                             ;                   ;         ;
;      - two_d_dct_new:inst|row_dct:row_dct_inst|data_t0[15] ; 1                 ; 7       ;
+------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                ; Location           ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; aclr                                                                                                                                                ; PIN_V22            ; 2       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                 ; PIN_N22            ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; clken                                                                                                                                               ; PIN_D15            ; 24      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; dct_pll:inst1|altpll:altpll_component|_clk0                                                                                                         ; PLL_2              ; 958     ; Clock                                   ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; dct_pll:inst1|altpll:altpll_component|_clk1                                                                                                         ; PLL_2              ; 23      ; Clock                                   ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; inst3                                                                                                                                               ; LCFF_X1_Y11_N25    ; 886     ; Async. clear, Async. load               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; two_d_dct_new:inst|Selector2~136                                                                                                                    ; LCCOMB_X17_Y25_N24 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|col_clken                                                                                                                        ; LCFF_X15_Y25_N31   ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|column_dct:col_dct_inst|wren_w                                                                                                   ; LCCOMB_X13_Y24_N10 ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|column_dct_en~31                                                                                                                 ; LCCOMB_X15_Y21_N6  ; 26      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|data_valid_state.idle                                                                                                            ; LCFF_X17_Y25_N19   ; 829     ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|row_clken                                                                                                                        ; LCFF_X18_Y25_N1    ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|Add5~675                                                                                             ; LCCOMB_X13_Y22_N26 ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|cntr_c5h:cntr3|counter_reg_bit6a[1]~2  ; LCCOMB_X11_Y20_N8  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|cntr_mlf:cntr1|cout_actual             ; LCCOMB_X18_Y17_N6  ; 2       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|dffe4                                  ; LCFF_X19_Y20_N27   ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|cntr_95h:cntr5|counter_reg_bit10a[0]~1 ; LCCOMB_X6_Y21_N14  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|cntr_mlf:cntr1|cout_actual             ; LCCOMB_X19_Y22_N6  ; 2       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|dffe6                                  ; LCFF_X7_Y22_N17    ; 2       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|mux_sel[0]                                                                                           ; LCFF_X13_Y26_N1    ; 76      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|wren_w                                                                                              ; LCCOMB_X17_Y21_N22 ; 48      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                   ;
+---------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; Name                                        ; Location        ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; dct_pll:inst1|altpll:altpll_component|_clk0 ; PLL_2           ; 958     ; Global Clock         ; GCLK1            ; --                        ;
; dct_pll:inst1|altpll:altpll_component|_clk1 ; PLL_2           ; 23      ; Global Clock         ; GCLK0            ; --                        ;
; inst3                                       ; LCFF_X1_Y11_N25 ; 886     ; Global Clock         ; GCLK3            ; --                        ;
+---------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; two_d_dct_new:inst|data_valid_state.idle                                                                                              ; 834     ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|mux_sel[1]                                                                             ; 93      ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|mux_sel[0]                                                                             ; 76      ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|wren_w                                                                                ; 48      ;
; two_d_dct_new:inst|column_dct:col_dct_inst|mux_sel[1]                                                                                 ; 47      ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|mux_sel[1]                                                                            ; 46      ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|mux_sel[2]                                                                            ; 45      ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|Equal0~16                                                                             ; 40      ;
; two_d_dct_new:inst|column_dct:col_dct_inst|mux_sel[2]                                                                                 ; 29      ;
; two_d_dct_new:inst|column_dct_en~31                                                                                                   ; 26      ;
; two_d_dct_new:inst|column_dct:col_dct_inst|mux_sel[0]                                                                                 ; 26      ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|mux_sel[0]                                                                            ; 25      ;
; clken                                                                                                                                 ; 24      ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|Add5~675                                                                               ; 18      ;
; two_d_dct_new:inst|column_dct:col_dct_inst|mux_sel[2]~DUPLICATE                                                                       ; 17      ;
; two_d_dct_new:inst|dct_cnt[7]                                                                                                         ; 13      ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|write_add[0]                                                                          ; 9       ;
; two_d_dct_new:inst|col_clken                                                                                                          ; 9       ;
; two_d_dct_new:inst|dct_cnt[6]                                                                                                         ; 9       ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|read_add[0]                                                                           ; 8       ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|write_add[1]                                                                          ; 8       ;
; two_d_dct_new:inst|row_clken                                                                                                          ; 8       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|read_add[0]                                                                                ; 8       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|write_add[0]                                                                               ; 8       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|wr_clken~71                                                                                ; 8       ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|read_add[1]                                                                           ; 7       ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|write_add[2]                                                                          ; 7       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|read_add[1]                                                                                ; 7       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|write_add[1]                                                                               ; 7       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|wr_clken~72                                                                                ; 7       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|wren_cnt[0]                                                                                ; 7       ;
; two_d_dct_new:inst|dct_cnt[3]                                                                                                         ; 7       ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|read_add[2]                                                                           ; 6       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|read_add[2]                                                                                ; 6       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|write_add[2]                                                                               ; 6       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|wren_cnt[1]                                                                                ; 6       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|mux_sel_cnt[1]                                                                             ; 6       ;
; two_d_dct_new:inst|dct_cnt[2]                                                                                                         ; 6       ;
; two_d_dct_new:inst|dct_cnt[1]                                                                                                         ; 6       ;
; ~GND                                                                                                                                  ; 5       ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|mux_sel_cnt[1]                                                                        ; 5       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|wren_w                                                                                     ; 5       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|wren_cnt[2]                                                                                ; 5       ;
; two_d_dct_new:inst|column_dct:col_dct_inst|mux_sel_cnt[2]                                                                             ; 5       ;
; two_d_dct_new:inst|data_valid_w~119                                                                                                   ; 5       ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|cntr_mlf:cntr1|safe_q[1] ; 5       ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|cntr_mlf:cntr1|safe_q[0] ; 5       ;
; two_d_dct_new:inst|dct_cnt[0]                                                                                                         ; 5       ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|mux_sel_w~45                                                                          ; 4       ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|mux_sel_cnt[2]                                                                        ; 4       ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------+-------------------------------------------------------------+
; Name                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF  ; Location                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------+-------------------------------------------------------------+
; two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y23, M4K_X20_Y24, M4K_X8_Y24, M4K_X8_Y26, M4K_X8_Y25 ;
; two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y23, M4K_X20_Y24, M4K_X8_Y24, M4K_X8_Y26, M4K_X8_Y25 ;
; two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y23, M4K_X20_Y24, M4K_X8_Y24, M4K_X8_Y26, M4K_X8_Y25 ;
; two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y23, M4K_X20_Y24, M4K_X8_Y24, M4K_X8_Y26, M4K_X8_Y25 ;
; two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y23, M4K_X20_Y24, M4K_X8_Y24, M4K_X8_Y26, M4K_X8_Y25 ;
; two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y23, M4K_X20_Y24, M4K_X8_Y24, M4K_X8_Y26, M4K_X8_Y25 ;
; two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y23, M4K_X20_Y24, M4K_X8_Y24, M4K_X8_Y26, M4K_X8_Y25 ;
; two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y23, M4K_X20_Y24, M4K_X8_Y24, M4K_X8_Y26, M4K_X8_Y25 ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage4_0_0p_rtl_1|shift_taps_a2n:auto_generated|altsyncram_aua1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 22           ; 3            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 66   ; 3                           ; 22                          ; 3                           ; 22                          ; 66                  ; 0     ; 1    ; 0      ; None ; M4K_X20_Y20                                                 ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|altshift_taps:stage6_3_0p_rtl_0|shift_taps_c2n:auto_generated|altsyncram_j561:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 3            ; 44           ; 3            ; 44           ; yes                    ; no                      ; yes                    ; yes                     ; 132  ; 3                           ; 44                          ; 3                           ; 44                          ; 132                 ; 1     ; 1    ; 0      ; None ; M512_X16_Y22, M4K_X8_Y22                                    ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y21, M4K_X8_Y18, M4K_X8_Y20, M4K_X20_Y21, M4K_X8_Y19 ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y21, M4K_X8_Y18, M4K_X8_Y20, M4K_X20_Y21, M4K_X8_Y19 ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y21, M4K_X8_Y18, M4K_X8_Y20, M4K_X20_Y21, M4K_X8_Y19 ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y21, M4K_X8_Y18, M4K_X8_Y20, M4K_X20_Y21, M4K_X8_Y19 ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y21, M4K_X8_Y18, M4K_X8_Y20, M4K_X20_Y21, M4K_X8_Y19 ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y21, M4K_X8_Y18, M4K_X8_Y20, M4K_X20_Y21, M4K_X8_Y19 ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y21, M4K_X8_Y18, M4K_X8_Y20, M4K_X20_Y21, M4K_X8_Y19 ;
; two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 22                          ; 8                           ; 22                          ; 176                 ; 0     ; 5    ; 0      ; None ; M4K_X8_Y21, M4K_X8_Y18, M4K_X8_Y20, M4K_X20_Y21, M4K_X8_Y19 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------+-------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                           ;
+----------------------------------+-------------+---------------------+-------------------+
; Statistic                        ; Number Used ; Available per Block ; Maximum Available ;
+----------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)       ; 0           ; 8                   ; 96                ;
; Simple Multipliers (18-bit)      ; 1           ; 4                   ; 48                ;
; Simple Multipliers (36-bit)      ; 0           ; 1                   ; 12                ;
; Multiply Accumulators (18-bit)   ; 0           ; 2                   ; 24                ;
; Two-Multipliers Adders (9-bit)   ; 0           ; 4                   ; 48                ;
; Two-Multipliers Adders (18-bit)  ; 2           ; 2                   ; 24                ;
; Four-Multipliers Adders (9-bit)  ; 0           ; 2                   ; 24                ;
; Four-Multipliers Adders (18-bit) ; 1           ; 1                   ; 12                ;
; Dynamic DSP Blocks               ; 0           ; 1                   ; 12                ;
; DSP Blocks                       ; 3           ; --                  ; 12                ;
; DSP Block 9-bit Elements         ; 18          ; 8                   ; 96                ;
; Signed Multipliers               ; 9           ; --                  ; --                ;
; Unsigned Multipliers             ; 0           ; --                  ; --                ;
; Mixed Sign Multipliers           ; 0           ; --                  ; --                ;
; Variable Sign Multipliers        ; 0           ; --                  ; --                ;
; Dedicated Shift Register Chains  ; 0           ; --                  ; --                ;
+----------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                  ; Mode                            ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_tc05:auto_generated|result[0]    ; Four-Multipliers Adder (18-bit) ; DSPOUT_X12_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_tc05:auto_generated|mac_mult1 ;                                 ; DSPMULT_X12_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; yes               ;                 ;
;    two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_tc05:auto_generated|mac_mult2 ;                                 ; DSPMULT_X12_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; yes               ;                 ;
;    two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_tc05:auto_generated|mac_mult3 ;                                 ; DSPMULT_X12_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; yes               ;                 ;
;    two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_tc05:auto_generated|mac_mult4 ;                                 ; DSPMULT_X12_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; yes               ;                 ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated|result[0]        ; Two-Multipliers Adder (18-bit)  ; DSPOUT_X12_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated|mac_mult1     ;                                 ; DSPMULT_X12_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; yes               ;                 ;
;    two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated|mac_mult2     ;                                 ; DSPMULT_X12_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; yes               ;                 ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated|result[0]        ; Two-Multipliers Adder (18-bit)  ; DSPOUT_X12_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated|mac_mult1     ;                                 ; DSPMULT_X12_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; yes               ;                 ;
;    two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated|mac_mult2     ;                                 ; DSPMULT_X12_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; yes               ;                 ;
; two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component|mult_lar:auto_generated|mac_out1                                                           ; Simple Multiplier (18-bit)      ; DSPOUT_X12_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component|mult_lar:auto_generated|mac_mult2                                                       ;                                 ; DSPMULT_X12_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; yes               ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------------------------+
; Interconnect Usage Summary                                         ;
+-------------------------------------------+------------------------+
; Interconnect Resource Type                ; Usage                  ;
+-------------------------------------------+------------------------+
; Block interconnects                       ; 2,406 / 51,960 ( 5 % ) ;
; C16 interconnects                         ; 7 / 1,680 ( < 1 % )    ;
; C4 interconnects                          ; 1,146 / 38,400 ( 3 % ) ;
; DPA clocks                                ; 0 / 4 ( 0 % )          ;
; DQS bus muxes                             ; 0 / 18 ( 0 % )         ;
; DQS-18 I/O buses                          ; 0 / 4 ( 0 % )          ;
; DQS-4 I/O buses                           ; 0 / 18 ( 0 % )         ;
; DQS-9 I/O buses                           ; 0 / 8 ( 0 % )          ;
; Differential I/O clocks                   ; 0 / 32 ( 0 % )         ;
; Direct links                              ; 193 / 51,960 ( < 1 % ) ;
; Global clocks                             ; 3 / 16 ( 19 % )        ;
; Local interconnects                       ; 433 / 12,480 ( 3 % )   ;
; NDQS bus muxes                            ; 0 / 18 ( 0 % )         ;
; NDQS-18 I/O buses                         ; 0 / 4 ( 0 % )          ;
; NDQS-4 I/O buses                          ; 0 / 18 ( 0 % )         ;
; NDQS-9 I/O buses                          ; 0 / 8 ( 0 % )          ;
; PLL transmitter or receiver load enables  ; 0 / 8 ( 0 % )          ;
; PLL transmitter or receiver synch. clocks ; 0 / 8 ( 0 % )          ;
; R24 interconnects                         ; 9 / 1,664 ( < 1 % )    ;
; R24/C16 interconnect drivers              ; 7 / 4,160 ( < 1 % )    ;
; R4 interconnects                          ; 1,822 / 59,488 ( 3 % ) ;
; Regional clocks                           ; 0 / 32 ( 0 % )         ;
+-------------------------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 6.91) ; Number of LABs  (Total = 94) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 1                            ;
; 2                                          ; 3                            ;
; 3                                          ; 8                            ;
; 4                                          ; 2                            ;
; 5                                          ; 3                            ;
; 6                                          ; 5                            ;
; 7                                          ; 10                           ;
; 8                                          ; 62                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.79) ; Number of LABs  (Total = 94) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 84                           ;
; 1 Clock                            ; 87                           ;
; 1 Clock enable                     ; 77                           ;
; 1 Sync. clear                      ; 7                            ;
; 1 Sync. load                       ; 7                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.34) ; Number of LABs  (Total = 94) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 6                            ;
; 4                                            ; 3                            ;
; 5                                            ; 1                            ;
; 6                                            ; 2                            ;
; 7                                            ; 4                            ;
; 8                                            ; 3                            ;
; 9                                            ; 1                            ;
; 10                                           ; 7                            ;
; 11                                           ; 1                            ;
; 12                                           ; 3                            ;
; 13                                           ; 4                            ;
; 14                                           ; 5                            ;
; 15                                           ; 3                            ;
; 16                                           ; 4                            ;
; 17                                           ; 4                            ;
; 18                                           ; 4                            ;
; 19                                           ; 7                            ;
; 20                                           ; 3                            ;
; 21                                           ; 7                            ;
; 22                                           ; 8                            ;
; 23                                           ; 7                            ;
; 24                                           ; 6                            ;
; 25                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.33) ; Number of LABs  (Total = 94) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 5                            ;
; 3                                               ; 7                            ;
; 4                                               ; 4                            ;
; 5                                               ; 1                            ;
; 6                                               ; 5                            ;
; 7                                               ; 6                            ;
; 8                                               ; 6                            ;
; 9                                               ; 9                            ;
; 10                                              ; 8                            ;
; 11                                              ; 3                            ;
; 12                                              ; 6                            ;
; 13                                              ; 1                            ;
; 14                                              ; 10                           ;
; 15                                              ; 8                            ;
; 16                                              ; 9                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 19.27) ; Number of LABs  (Total = 94) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 4                            ;
; 4                                            ; 4                            ;
; 5                                            ; 2                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 3                            ;
; 10                                           ; 2                            ;
; 11                                           ; 3                            ;
; 12                                           ; 5                            ;
; 13                                           ; 1                            ;
; 14                                           ; 3                            ;
; 15                                           ; 6                            ;
; 16                                           ; 3                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 4                            ;
; 20                                           ; 4                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 8                            ;
; 24                                           ; 7                            ;
; 25                                           ; 5                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 3                            ;
; 30                                           ; 0                            ;
; 31                                           ; 5                            ;
; 32                                           ; 5                            ;
; 33                                           ; 3                            ;
; 34                                           ; 2                            ;
; 35                                           ; 0                            ;
; 36                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 31    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 23    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                                ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                         ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                         ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                         ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks            ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks                   ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks                   ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O       ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O       ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O       ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O       ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O       ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O       ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O       ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O       ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O       ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000032 ; I/O Properties Checks for Multiple I/Os ; I/O registers and SERDES should not be used at the same XY location.                                 ; Critical ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks                 ; Current density for consecutive I/Os should not exceed 250mA for row I/Os and 250mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks              ; Single-ended outputs should be 1 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000037 ; SI Related Distance Checks              ; Single-ended I/O and differential I/O should not coexist in a PLL output I/O bank.                   ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000038 ; SI Related SSO Limit Checks             ; Single-ended outputs and High-speed LVDS should not coexist in an I/O bank.                          ; High     ; No High-speed LVDS found.                                                ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks             ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Inapplicable ; IO_000040 ; SI Related SSO Limit Checks             ; The total drive strength of single ended outputs in a DPA bank should not exceed 120mA.              ; High     ; No DPA found.                                                            ; I/O  ;                   ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002 ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000032    ; IO_000033 ; IO_000034    ; IO_000037    ; IO_000038    ; IO_000042    ; IO_000040    ;
+--------------------+-----------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 34        ; 34        ; 34        ; 0            ; 0            ; 34        ; 34        ; 0            ; 34        ; 34        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 34        ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 0         ; 0         ; 34           ; 34           ; 0         ; 0         ; 34           ; 0         ; 0         ; 34           ; 34           ; 34           ; 34           ; 34           ; 34           ; 34           ; 34           ; 34           ; 34           ; 34           ; 34           ; 34           ; 34           ; 34           ; 0         ; 34           ; 34           ; 34           ; 34           ; 34           ;
; Total Fail         ; 0         ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; data_valid         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[21]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[20]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[19]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[18]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[17]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[16]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[15]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[14]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[13]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[12]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[11]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[10]        ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[9]         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[8]         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[7]         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[6]         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[5]         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[4]         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[3]         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[2]         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[1]         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dct_out[0]         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; aclr               ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clken              ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; serial_data[0]     ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; serial_data[1]     ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; serial_data[2]     ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; serial_data[3]     ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; serial_data[4]     ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; serial_data[5]     ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; serial_data[6]     ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; serial_data[7]     ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Error detection CRC                          ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nWS, nRS, nCS, CS                            ; Unreserved               ;
; RDYnBUSY                                     ; Unreserved               ;
; Data[7..1]                                   ; Unreserved               ;
; Data[0]                                      ; As input tri-stated      ;
; ASDO,nCSO                                    ; Unreserved               ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                         ;
+--------------------------------------------------------------------------+--------------------+
; Name                                                                     ; Value              ;
+--------------------------------------------------------------------------+--------------------+
; Mid Wire Use - Fit Attempt 1                                             ; 5                  ;
; Mid Slack - Fit Attempt 1                                                ; -2656              ;
; Internal Atom Count - Fit Attempt 1                                      ; 1585               ;
; LE/ALM Count - Fit Attempt 1                                             ; 613                ;
; LAB Count - Fit Attempt 1                                                ; 124                ;
; Outputs per Lab - Fit Attempt 1                                          ; 6.726              ;
; Inputs per LAB - Fit Attempt 1                                           ; 12.460             ;
; Global Inputs per LAB - Fit Attempt 1                                    ; 1.831              ;
; LAB Constraint 'CE + async load' - Fit Attempt 1                         ; 0:15;1:107;3:2     ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1            ; 0:112;1:12         ;
; LAB Constraint 'non-global controls' - Fit Attempt 1                     ; 0:12;1:93;2:17;3:2 ;
; LAB Constraint 'deterministic LABSMUXA/LABSMUXB overuse' - Fit Attempt 1 ; 0:14;1:97;2:11;3:2 ;
; LAB Constraint 'deterministic LABSMUXE/LABSMUXF overuse' - Fit Attempt 1 ; 0:13;1:103;2:6;4:2 ;
; LAB Constraint 'global controls' - Fit Attempt 1                         ; 0:8;1:5;2:109;3:2  ;
; LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1       ; 0:122;1:2          ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1              ; 0:8;1:89;2:27      ;
; LAB Constraint 'clock constraint' - Fit Attempt 1                        ; 0:8;1:116          ;
; LAB Constraint 'carry chain tie-off constraint' - Fit Attempt 1          ; 0:82;1:24;2:18     ;
; LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1         ; 0:122;1:2          ;
; LAB Constraint 'aload_aclr pair' - Fit Attempt 1                         ; 0:8;1:94;2:22      ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1                  ; 0:81;1:43          ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1              ; 0:116;1:8          ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1                ; 0:89;1:35          ;
; LEs in Chains - Fit Attempt 1                                            ; 379                ;
; LEs in Long Chains - Fit Attempt 1                                       ; 335                ;
; LABs with Chains - Fit Attempt 1                                         ; 42                 ;
; LABs with Multiple Chains - Fit Attempt 1                                ; 1                  ;
; Time - Fit Attempt 1                                                     ; 3                  ;
; Time in tsm_tan.dll - Fit Attempt 1                                      ; 0.562              ;
+--------------------------------------------------------------------------+--------------------+


+----------------------------------------------+
; Advanced Data - Placement                    ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Early Wire Use - Fit Attempt 1      ; 2      ;
; Early Slack - Fit Attempt 1         ; -393   ;
; Mid Wire Use - Fit Attempt 1        ; 3      ;
; Mid Slack - Fit Attempt 1           ; -407   ;
; Late Wire Use - Fit Attempt 1       ; 3      ;
; Late Slack - Fit Attempt 1          ; -407   ;
; Peak Regional Wire - Fit Attempt 1  ; 20.926 ;
; Time - Fit Attempt 1                ; 16     ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 6.170  ;
+-------------------------------------+--------+


+---------------------------------------------+
; Advanced Data - Routing                     ;
+-------------------------------------+-------+
; Name                                ; Value ;
+-------------------------------------+-------+
; Early Slack - Fit Attempt 1         ; 159   ;
; Early Wire Use - Fit Attempt 1      ; 3     ;
; Peak Regional Wire - Fit Attempt 1  ; 8     ;
; Mid Slack - Fit Attempt 1           ; -109  ;
; Late Slack - Fit Attempt 1          ; -109  ;
; Late Wire Use - Fit Attempt 1       ; 3     ;
; Time - Fit Attempt 1                ; 5     ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 2.860 ;
+-------------------------------------+-------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Tue Mar 31 15:09:20 2009
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off two_d_dct -c top_dct
Info: Selected device EP2S15F484C3 for design "top_dct"
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2S30F484C3 is compatible
    Info: Device EP2S60F484C3 is compatible
    Info: Device EP2S60F484C3ES is compatible
Info: Fitter converted 1 user pins into dedicated programming pins
    Info: Pin ~DATA0~ is reserved at location E13
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Implemented PLL "dct_pll:inst1|altpll:altpll_component|pll" as Fast PLL type
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for dct_pll:inst1|altpll:altpll_component|_clk0 port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for dct_pll:inst1|altpll:altpll_component|_clk1 port
Info: Fitter is using the TimeQuest Timing Analyzer
Info: Reading SDC File: 'top_dct.sdc'
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 3 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    4.000          clk
    Info:    4.000      clk_int
    Info:    4.000      clk_out
Info: Automatically promoted node dct_pll:inst1|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info: Automatically promoted node dct_pll:inst1|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info: Automatically promoted node inst3 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Info: Finished register packing
    Extra Info: Packed 23 registers into blocks of type I/O
Info: Fitter preparation operations ending: elapsed time is 00:00:06
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:03
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:16
Info: Fitter routing operations beginning
Info: Average interconnect usage is 2% of the available device resources
    Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27
Info: Fitter routing operations ending: elapsed time is 00:00:05
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Fitter merged 10 physical RAM blocks that contain multiple logical RAM slices into a single location
    Info: Following physical RAM blocks contain multiple logical RAM slices
        Info: Physical RAM block M4K_X8_Y23 contains the following logical RAM slices
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
        Info: Physical RAM block M4K_X20_Y24 contains the following logical RAM slices
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
        Info: Physical RAM block M4K_X8_Y24 contains the following logical RAM slices
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
        Info: Physical RAM block M4K_X8_Y26 contains the following logical RAM slices
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
        Info: Physical RAM block M4K_X8_Y25 contains the following logical RAM slices
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
        Info: Physical RAM block M4K_X8_Y21 contains the following logical RAM slices
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a0
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a1
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a2
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a3
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
        Info: Physical RAM block M4K_X8_Y18 contains the following logical RAM slices
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a4
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a5
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a6
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a7
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a8
        Info: Physical RAM block M4K_X8_Y20 contains the following logical RAM slices
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a9
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a10
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a11
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a12
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
        Info: Physical RAM block M4K_X20_Y21 contains the following logical RAM slices
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a13
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a14
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a15
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a16
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a17
        Info: Physical RAM block M4K_X8_Y19 contains the following logical RAM slices
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a18
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a19
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a20
            Info: RAM slice: two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated|ram_block1a21
Info: Duplicated 1 combinational logic cells to improve design speed or routability
Info: Duplicated 1 registered logic cells to improve design speed or routability
Info: Started post-fitting delay annotation
Warning: Found 23 output pins without output pin load capacitance assignment
    Info: Pin "data_valid" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dct_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/top_dct.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 235 megabytes
    Info: Processing ended: Tue Mar 31 15:10:08 2009
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:00:47


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex2_PLL_OPT/PLL_OPT/top_dct.fit.smsg.


