Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun  4 12:28:33 2025
| Host         : SNPOR161 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mic_to_led_pc_control_sets_placed.rpt
| Design       : mic_to_led_pc
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             134 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             292 |          111 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                Enable Signal                                                |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | adc_dig_uart/fifo_to_uart/uart_inst/tx_i_2_n_0                                                              | adc_dig_uart/fifo_to_uart/uart_inst/tx2_out        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | adc_dig_uart/fifo_to_uart/sample_delay[13]_i_2_n_0                                                          |                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/FSM_sequential_state[3]_i_1_n_0                                                    |                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/fifo_to_uart/uart_inst/sending                                                                 | adc_dig_uart/fifo_to_uart/uart_inst/shift_reg      |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/data_in[7]_i_1_n_0                                                                 |                                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int |                                                    |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG | adc_dig_uart/fifo_to_uart/uart_inst/shift_reg                                                               |                                                    |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | adc_dig_uart/fifo_to_uart/sample_delay[13]_i_2_n_0                                                          | adc_dig_uart/fifo_to_uart/sample_delay[13]_i_1_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | adc_dig_uart/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]              |                                                    |                9 |             27 |         3.00 |
|  clk_IBUF_BUFG | adc_dig_uart/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]              |                                                    |                6 |             27 |         4.50 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_sample_0                                                                       |                                                    |               10 |             41 |         4.10 |
|  clk_IBUF_BUFG |                                                                                                             |                                                    |               47 |            144 |         3.06 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0_i_1_n_0                                |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1792_2047_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1024_1279_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1280_1535_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_1536_1791_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_2048_2303_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_2816_3071_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_2304_2559_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_3072_3327_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_2560_2815_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_256_511_0_0_i_1_n_0                              |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_3840_4095_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_512_767_0_0_i_1_n_0                              |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_3328_3583_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_768_1023_0_0_i_1_n_0                             |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_3584_3839_0_0_i_1_n_0                            |                                                    |               36 |            144 |         4.00 |
|  clk_IBUF_BUFG | xadc/drdy_out                                                                                               |                                                    |               74 |            165 |         2.23 |
+----------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


