{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1660036310772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1660036310772 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cy_lvdslcd EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"cy_lvdslcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1660036310777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1660036310842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1660036310842 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] 7 10 0 0 " "Implementing clock multiplication of 7, clock division of 10, and phase shift of 0 degrees (0 ps) for lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036310893 ""}  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1660036310893 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock 7 2 -90 -2041 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of -90 degrees (-2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036310894 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock 7 2 90 2041 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of 90 degrees (2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 585 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036310894 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] 1 2 -13 -2041 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -13 degrees (-2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 578 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036310894 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] 1 2 13 2041 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 13 degrees (2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 578 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036310894 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1660036310894 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1660036310959 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1660036310964 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1660036311016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1660036311016 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1660036311016 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1660036311016 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1660036311020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 1200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1660036311020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1660036311020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 1204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1660036311020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1660036311020 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1660036311020 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1660036311022 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "5 " "Following 5 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "txdata\[0\] txdata\[0\](n) " "Pin \"txdata\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"txdata\[0\](n)\"" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[0] } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txdata\[0\]" } { 0 "txdata\[0\](n)" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036311316 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "txdata\[1\] txdata\[1\](n) " "Pin \"txdata\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"txdata\[1\](n)\"" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[1] } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txdata\[1\]" } { 0 "txdata\[1\](n)" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036311316 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "txdata\[2\] txdata\[2\](n) " "Pin \"txdata\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"txdata\[2\](n)\"" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[2] } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txdata\[2\]" } { 0 "txdata\[2\](n)" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036311316 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "txdata\[3\] txdata\[3\](n) " "Pin \"txdata\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"txdata\[3\](n)\"" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[3] } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txdata\[3\]" } { 0 "txdata\[3\](n)" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036311316 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "txclk txclk(n) " "Pin \"txclk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"txclk(n)\"" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txclk } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txclk" } { 0 "txclk(n)" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txclk(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036311316 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1660036311316 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] 7 10 0 0 " "Implementing clock multiplication of 7, clock division of 10, and phase shift of 0 degrees (0 ps) for lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036311344 ""}  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1660036311344 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock 7 2 -90 -2041 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of -90 degrees (-2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036311346 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock 7 2 90 2041 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of 90 degrees (2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 585 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036311346 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] 1 2 -13 -2041 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -13 degrees (-2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 578 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036311346 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] 1 2 13 2041 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 13 degrees (2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 578 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036311346 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1660036311346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_1) " "Automatically promoted node lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1660036311352 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 849 -1 0 } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660036311352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock (placed in counter C2 of PLL_1) " "Automatically promoted node lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1660036311352 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 849 -1 0 } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660036311352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1660036311352 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 849 -1 0 } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660036311352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1660036311352 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 849 -1 0 } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660036311352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1660036311352 ""}  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660036311352 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cy_lvdslcd.sdc " "Synopsys Design Constraints File file not found: 'cy_lvdslcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1660036311473 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1660036311473 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1660036311476 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1660036311476 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1660036311480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1660036311481 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1660036311482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1660036311493 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1660036311494 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1660036311495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1660036311497 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1660036311500 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1660036311502 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1660036311502 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1660036311503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1660036311504 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1660036311506 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1660036311506 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll 0 " "PLL \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll driven by lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll\" is driven by lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "altlvds_tx.tdf" "" { Text "/home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "lcd_serdes_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 72 0 0 } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 37 0 0 } } { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "lcdpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcdpll.v" 104 0 0 } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 18 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1660036311520 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "altlvds_tx.tdf" "" { Text "/home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "lcd_serdes_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 72 0 0 } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 37 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1660036311520 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660036311534 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1660036311538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1660036311950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660036312078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1660036312093 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1660036312339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660036312339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1660036312573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1660036313142 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1660036313142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1660036313208 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1660036313208 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1660036313208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660036313209 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1660036313312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1660036313322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1660036313506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1660036313507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1660036313726 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660036314143 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 3.3-V LVTTL M16 " "Pin clk_in uses I/O standard 3.3-V LVTTL at M16" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { clk_in } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1660036314656 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1660036314656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jlywxy/project/cy_lvdslcd/output_files/cy_lvdslcd.fit.smsg " "Generated suppressed messages file /home/jlywxy/project/cy_lvdslcd/output_files/cy_lvdslcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1660036314713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "982 " "Peak virtual memory: 982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660036314980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  9 17:11:54 2022 " "Processing ended: Tue Aug  9 17:11:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660036314980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660036314980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660036314980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1660036314980 ""}
