<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\impl\gwsynthesis\nes.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\nestang.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\Projects\tangprimer25k\RiscY25kHDMI\neshdmi\src\nes.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct  7 23:36:18 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>11601</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11817</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>14</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>all_inputs</td>
</tr>
<tr>
<td>2</td>
<td>clk_sdram</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>all_outputs</td>
</tr>
<tr>
<td>3</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clock480p/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>82.459(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_sdram</td>
<td>25.000(MHz)</td>
<td>29.489(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clock480p/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.573</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_41_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.644</td>
<td>20.830</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.276</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_57_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.651</td>
<td>20.527</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.836</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_70_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.653</td>
<td>20.084</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.723</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_49_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.670</td>
<td>19.954</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.519</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_12_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.646</td>
<td>19.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.445</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_13_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.656</td>
<td>19.690</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.179</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_59_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.663</td>
<td>19.417</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.095</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_35_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.673</td>
<td>19.324</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.061</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_18_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.683</td>
<td>19.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.055</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_28_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.680</td>
<td>19.277</td>
</tr>
<tr>
<td>11</td>
<td>0.011</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_36_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.665</td>
<td>19.225</td>
</tr>
<tr>
<td>12</td>
<td>0.086</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_114_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.678</td>
<td>19.138</td>
</tr>
<tr>
<td>13</td>
<td>0.100</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_20_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.661</td>
<td>19.140</td>
</tr>
<tr>
<td>14</td>
<td>0.239</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_19_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.646</td>
<td>19.016</td>
</tr>
<tr>
<td>15</td>
<td>0.291</td>
<td>u_hdmi/stringScreen1[65]_2_s0/Q</td>
<td>u_hdmi/charMem_54_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.642</td>
<td>18.969</td>
</tr>
<tr>
<td>16</td>
<td>0.314</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_90_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.668</td>
<td>18.919</td>
</tr>
<tr>
<td>17</td>
<td>0.430</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.663</td>
<td>18.808</td>
</tr>
<tr>
<td>18</td>
<td>0.438</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_81_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.708</td>
<td>18.755</td>
</tr>
<tr>
<td>19</td>
<td>0.440</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_31_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.699</td>
<td>18.763</td>
</tr>
<tr>
<td>20</td>
<td>0.456</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_74_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.656</td>
<td>18.790</td>
</tr>
<tr>
<td>21</td>
<td>0.463</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_65_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.718</td>
<td>18.720</td>
</tr>
<tr>
<td>22</td>
<td>0.464</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_26_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.702</td>
<td>18.735</td>
</tr>
<tr>
<td>23</td>
<td>0.488</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_108_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.649</td>
<td>18.764</td>
</tr>
<tr>
<td>24</td>
<td>0.547</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_109_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.651</td>
<td>18.703</td>
</tr>
<tr>
<td>25</td>
<td>0.554</td>
<td>u_hdmi/stringScreen1[424]_5_s0/Q</td>
<td>u_hdmi/charMem_52_s0/D</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.692</td>
<td>18.655</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.220</td>
<td>s1_ibuf/O</td>
<td>addr_0_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.395</td>
<td>1.639</td>
</tr>
<tr>
<td>2</td>
<td>0.251</td>
<td>s1_ibuf/O</td>
<td>wen_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.397</td>
<td>1.579</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>data_7_s1/Q</td>
<td>data_7_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>reset_cnt_4_s1/Q</td>
<td>reset_cnt_4_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>data_4_s1/Q</td>
<td>data_4_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.278</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>7</td>
<td>0.281</td>
<td>u_hdmi/hdmi/cy_0_s1/Q</td>
<td>u_hdmi/hdmi/cy_0_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>8</td>
<td>0.281</td>
<td>data_0_s13/Q</td>
<td>data_0_s13/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>9</td>
<td>0.281</td>
<td>state_s2/Q</td>
<td>state_s2/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>10</td>
<td>0.281</td>
<td>u_hdmi/hdmi/cy_2_s0/Q</td>
<td>u_hdmi/hdmi/cy_2_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>11</td>
<td>0.287</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/counter_0_s0/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/counter_0_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>12</td>
<td>0.287</td>
<td>u_hdmi/hdmi/cx_0_s0/Q</td>
<td>u_hdmi/hdmi/cx_0_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>13</td>
<td>0.317</td>
<td>s1_ibuf/O</td>
<td>data_6_s13/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.397</td>
<td>1.738</td>
</tr>
<tr>
<td>14</td>
<td>0.318</td>
<td>s1_ibuf/O</td>
<td>data_1_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.376</td>
<td>1.719</td>
</tr>
<tr>
<td>15</td>
<td>0.318</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/tmds_7_s1/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/D7</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.403</td>
</tr>
<tr>
<td>16</td>
<td>0.321</td>
<td>reset_ibuf/O</td>
<td>sys_resetn_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.371</td>
<td>1.717</td>
</tr>
<tr>
<td>17</td>
<td>0.331</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>u_hdmi/rgb_20_s0/Q</td>
<td>u_hdmi/hdmi/video_data_20_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>u_hdmi/rgb_21_s0/Q</td>
<td>u_hdmi/hdmi/video_data_21_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>20</td>
<td>0.335</td>
<td>u_hdmi/rgb_22_s0/Q</td>
<td>u_hdmi/hdmi/video_data_22_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>21</td>
<td>0.338</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_5_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_3_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>22</td>
<td>0.338</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_5_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_3_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>23</td>
<td>0.338</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_0_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_7_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>24</td>
<td>0.338</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_5_s1/Q</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_4_s1/D</td>
<td>clk_sdram:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>25</td>
<td>0.341</td>
<td>reset_cnt_7_s1/Q</td>
<td>reset_cnt_6_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.005</td>
<td>sys_resetn_s0/Q</td>
<td>clk_div/clkdiv_inst/RESETN</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.167</td>
<td>5.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.068</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.167</td>
<td>2.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.068</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.167</td>
<td>2.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.068</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.167</td>
<td>2.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.741</td>
<td>0.167</td>
<td>2.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.741</td>
<td>0.167</td>
<td>2.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.741</td>
<td>0.167</td>
<td>2.454</td>
</tr>
<tr>
<td>8</td>
<td>16.721</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.637</td>
<td>2.454</td>
</tr>
<tr>
<td>9</td>
<td>16.721</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.637</td>
<td>2.454</td>
</tr>
<tr>
<td>10</td>
<td>16.730</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>20.000</td>
<td>0.628</td>
<td>2.454</td>
</tr>
<tr>
<td>11</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[507]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>2.399</td>
</tr>
<tr>
<td>12</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[506]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>2.399</td>
</tr>
<tr>
<td>13</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[483]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>2.411</td>
</tr>
<tr>
<td>14</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[481]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>2.411</td>
</tr>
<tr>
<td>15</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[477]_0_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>2.411</td>
</tr>
<tr>
<td>16</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[477]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>2.411</td>
</tr>
<tr>
<td>17</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[477]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>2.411</td>
</tr>
<tr>
<td>18</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[472]_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>2.399</td>
</tr>
<tr>
<td>19</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[472]_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>2.399</td>
</tr>
<tr>
<td>20</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[466]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>2.411</td>
</tr>
<tr>
<td>21</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[466]_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>2.399</td>
</tr>
<tr>
<td>22</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[465]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>2.411</td>
</tr>
<tr>
<td>23</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[462]_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>2.399</td>
</tr>
<tr>
<td>24</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[462]_3_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>2.399</td>
</tr>
<tr>
<td>25</td>
<td>17.232</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[462]_6_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>2.411</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.054</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.810</td>
<td>1.053</td>
</tr>
<tr>
<td>2</td>
<td>0.054</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.810</td>
<td>1.053</td>
</tr>
<tr>
<td>3</td>
<td>0.054</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.810</td>
<td>1.053</td>
</tr>
<tr>
<td>4</td>
<td>0.056</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.810</td>
<td>1.053</td>
</tr>
<tr>
<td>5</td>
<td>0.056</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.810</td>
<td>1.053</td>
</tr>
<tr>
<td>6</td>
<td>0.056</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.810</td>
<td>1.053</td>
</tr>
<tr>
<td>7</td>
<td>1.062</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[28]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.015</td>
</tr>
<tr>
<td>8</td>
<td>1.062</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[28]_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.015</td>
</tr>
<tr>
<td>9</td>
<td>1.062</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[19]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.015</td>
</tr>
<tr>
<td>10</td>
<td>1.062</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[19]_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.015</td>
</tr>
<tr>
<td>11</td>
<td>1.062</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[0]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.015</td>
</tr>
<tr>
<td>12</td>
<td>1.062</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[0]_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.015</td>
</tr>
<tr>
<td>13</td>
<td>1.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[505]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.015</td>
</tr>
<tr>
<td>14</td>
<td>1.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[503]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.015</td>
</tr>
<tr>
<td>15</td>
<td>1.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[498]_0_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.015</td>
</tr>
<tr>
<td>16</td>
<td>1.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[457]_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.015</td>
</tr>
<tr>
<td>17</td>
<td>1.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[451]_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.015</td>
</tr>
<tr>
<td>18</td>
<td>1.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[449]_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.015</td>
</tr>
<tr>
<td>19</td>
<td>1.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[401]_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.015</td>
</tr>
<tr>
<td>20</td>
<td>1.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[386]_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.015</td>
</tr>
<tr>
<td>21</td>
<td>1.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[378]_0_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.015</td>
</tr>
<tr>
<td>22</td>
<td>1.066</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/stringScreen1[378]_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.015</td>
</tr>
<tr>
<td>23</td>
<td>1.514</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.650</td>
<td>1.053</td>
</tr>
<tr>
<td>24</td>
<td>1.518</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.654</td>
<td>1.053</td>
</tr>
<tr>
<td>25</td>
<td>1.518</td>
<td>sys_resetn_s0/Q</td>
<td>u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>sys_clk:[R]</td>
<td>clk_sdram:[R]</td>
<td>0.000</td>
<td>0.654</td>
<td>1.053</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.484</td>
<td>8.734</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_25_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.484</td>
<td>8.734</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.484</td>
<td>8.734</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[504]_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.484</td>
<td>8.734</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[507]_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.485</td>
<td>8.735</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[279]_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.485</td>
<td>8.735</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[281]_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.485</td>
<td>8.735</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[264]_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.486</td>
<td>8.736</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[273]_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.486</td>
<td>8.736</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[277]_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.486</td>
<td>8.736</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_hdmi/stringScreen1[275]_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>39.157</td>
<td>2.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[1][A]</td>
<td>u_hdmi/n39727_s0/I2</td>
</tr>
<tr>
<td>39.683</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s0/F</td>
</tr>
<tr>
<td>40.703</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td>u_hdmi/n39799_s11/I0</td>
</tr>
<tr>
<td>41.219</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39799_s11/F</td>
</tr>
<tr>
<td>41.947</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C50[1][A]</td>
<td>u_hdmi/n39799_s8/I3</td>
</tr>
<tr>
<td>42.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C50[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39799_s8/F</td>
</tr>
<tr>
<td>42.565</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[3][A]</td>
<td>u_hdmi/n39799_s3/I2</td>
</tr>
<tr>
<td>42.980</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C51[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39799_s3/F</td>
</tr>
<tr>
<td>42.983</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[1][A]</td>
<td>u_hdmi/n39799_s14/I3</td>
</tr>
<tr>
<td>43.444</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C51[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39799_s14/F</td>
</tr>
<tr>
<td>43.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.970</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[1][A]</td>
<td>u_hdmi/charMem_41_s0/CLK</td>
</tr>
<tr>
<td>41.935</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_41_s0</td>
</tr>
<tr>
<td>41.871</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C51[1][A]</td>
<td>u_hdmi/charMem_41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.644</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.912, 28.384%; route: 14.535, 69.780%; tC2Q: 0.382, 1.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_57_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>38.782</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][A]</td>
<td>u_hdmi/n39735_s0/I2</td>
</tr>
<tr>
<td>39.243</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C53[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39735_s0/F</td>
</tr>
<tr>
<td>40.499</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>u_hdmi/n39816_s15/I3</td>
</tr>
<tr>
<td>41.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C48[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39816_s15/F</td>
</tr>
<tr>
<td>41.935</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C52[3][A]</td>
<td>u_hdmi/n39832_s2/I1</td>
</tr>
<tr>
<td>42.457</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C52[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39832_s2/F</td>
</tr>
<tr>
<td>42.614</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C52[0][B]</td>
<td>u_hdmi/n39832_s0/I1</td>
</tr>
<tr>
<td>43.140</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C52[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39832_s0/F</td>
</tr>
<tr>
<td>43.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C52[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_57_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C52[0][B]</td>
<td>u_hdmi/charMem_57_s0/CLK</td>
</tr>
<tr>
<td>41.928</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_57_s0</td>
</tr>
<tr>
<td>41.864</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C52[0][B]</td>
<td>u_hdmi/charMem_57_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.557, 27.075%; route: 14.587, 71.062%; tC2Q: 0.382, 1.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_70_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>33.235</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_hdmi/n39775_s20/I3</td>
</tr>
<tr>
<td>33.761</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39775_s20/F</td>
</tr>
<tr>
<td>37.342</td>
<td>3.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[0][B]</td>
<td>u_hdmi/n39751_s15/I3</td>
</tr>
<tr>
<td>37.605</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R4C52[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39751_s15/F</td>
</tr>
<tr>
<td>39.594</td>
<td>1.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>u_hdmi/n39859_s4/I0</td>
</tr>
<tr>
<td>40.091</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39859_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C51[2][A]</td>
<td>u_hdmi/n39859_s1/I3</td>
</tr>
<tr>
<td>41.706</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C51[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39859_s1/F</td>
</tr>
<tr>
<td>42.171</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C52[1][A]</td>
<td>u_hdmi/n39859_s0/I1</td>
</tr>
<tr>
<td>42.697</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C52[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39859_s0/F</td>
</tr>
<tr>
<td>42.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C52[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_70_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C52[1][A]</td>
<td>u_hdmi/charMem_70_s0/CLK</td>
</tr>
<tr>
<td>41.926</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_70_s0</td>
</tr>
<tr>
<td>41.862</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C52[1][A]</td>
<td>u_hdmi/charMem_70_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.355, 26.663%; route: 14.346, 71.432%; tC2Q: 0.382, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_49_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>38.782</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][A]</td>
<td>u_hdmi/n39735_s0/I2</td>
</tr>
<tr>
<td>39.243</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C53[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39735_s0/F</td>
</tr>
<tr>
<td>40.499</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>u_hdmi/n39816_s15/I3</td>
</tr>
<tr>
<td>41.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C48[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39816_s15/F</td>
</tr>
<tr>
<td>42.107</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][B]</td>
<td>u_hdmi/n39816_s0/I1</td>
</tr>
<tr>
<td>42.568</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39816_s0/F</td>
</tr>
<tr>
<td>42.568</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_49_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.944</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][B]</td>
<td>u_hdmi/charMem_49_s0/CLK</td>
</tr>
<tr>
<td>41.909</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_49_s0</td>
</tr>
<tr>
<td>41.845</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C45[0][B]</td>
<td>u_hdmi/charMem_49_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.670</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.971, 24.913%; route: 14.600, 73.170%; tC2Q: 0.382, 1.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>39.157</td>
<td>2.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[1][A]</td>
<td>u_hdmi/n39727_s0/I2</td>
</tr>
<tr>
<td>39.683</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s0/F</td>
</tr>
<tr>
<td>41.442</td>
<td>1.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C55[3][B]</td>
<td>u_hdmi/n39743_s1/I1</td>
</tr>
<tr>
<td>41.857</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C55[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39743_s1/F</td>
</tr>
<tr>
<td>41.862</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C55[0][A]</td>
<td>u_hdmi/n39741_s1/I0</td>
</tr>
<tr>
<td>42.388</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C55[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39741_s1/F</td>
</tr>
<tr>
<td>42.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C55[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.967</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C55[0][A]</td>
<td>u_hdmi/charMem_12_s0/CLK</td>
</tr>
<tr>
<td>41.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_12_s0</td>
</tr>
<tr>
<td>41.869</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C55[0][A]</td>
<td>u_hdmi/charMem_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.646</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.000, 25.286%; route: 14.392, 72.780%; tC2Q: 0.382, 1.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>39.157</td>
<td>2.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[1][A]</td>
<td>u_hdmi/n39727_s0/I2</td>
</tr>
<tr>
<td>39.683</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s0/F</td>
</tr>
<tr>
<td>41.442</td>
<td>1.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C55[3][B]</td>
<td>u_hdmi/n39743_s1/I1</td>
</tr>
<tr>
<td>41.857</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C55[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39743_s1/F</td>
</tr>
<tr>
<td>42.304</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.958</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[1][B]</td>
<td>u_hdmi/charMem_13_s0/CLK</td>
</tr>
<tr>
<td>41.923</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_13_s0</td>
</tr>
<tr>
<td>41.859</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C56[1][B]</td>
<td>u_hdmi/charMem_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.656</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.474, 22.721%; route: 14.834, 75.337%; tC2Q: 0.382, 1.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>34.361</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[2][B]</td>
<td>u_hdmi/n39918_s3/I1</td>
</tr>
<tr>
<td>34.877</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R2C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39918_s3/F</td>
</tr>
<tr>
<td>37.712</td>
<td>2.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td>u_hdmi/n39853_s9/I2</td>
</tr>
<tr>
<td>38.229</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39853_s9/F</td>
</tr>
<tr>
<td>38.231</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>u_hdmi/n39853_s6/I2</td>
</tr>
<tr>
<td>38.747</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39853_s6/F</td>
</tr>
<tr>
<td>40.225</td>
<td>1.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>u_hdmi/n39836_s16/I1</td>
</tr>
<tr>
<td>40.741</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39836_s16/F</td>
</tr>
<tr>
<td>40.899</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>u_hdmi/n39836_s3/I2</td>
</tr>
<tr>
<td>41.189</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39836_s3/F</td>
</tr>
<tr>
<td>41.515</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[2][B]</td>
<td>u_hdmi/n39836_s0/I2</td>
</tr>
<tr>
<td>42.031</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39836_s0/F</td>
</tr>
<tr>
<td>42.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[2][B]</td>
<td>u_hdmi/charMem_59_s0/CLK</td>
</tr>
<tr>
<td>41.916</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_59_s0</td>
</tr>
<tr>
<td>41.852</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C41[2][B]</td>
<td>u_hdmi/charMem_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.663</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.888, 30.321%; route: 13.148, 67.710%; tC2Q: 0.382, 1.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>39.283</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[2][B]</td>
<td>u_hdmi/n39787_s6/I3</td>
</tr>
<tr>
<td>39.744</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39787_s6/F</td>
</tr>
<tr>
<td>39.902</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[2][B]</td>
<td>u_hdmi/n39787_s1/I2</td>
</tr>
<tr>
<td>40.418</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39787_s1/F</td>
</tr>
<tr>
<td>41.422</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td>u_hdmi/n39787_s0/I0</td>
</tr>
<tr>
<td>41.938</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39787_s0/F</td>
</tr>
<tr>
<td>41.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.941</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td>u_hdmi/charMem_35_s0/CLK</td>
</tr>
<tr>
<td>41.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_35_s0</td>
</tr>
<tr>
<td>41.842</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C49[0][A]</td>
<td>u_hdmi/charMem_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.026, 26.010%; route: 13.915, 72.010%; tC2Q: 0.382, 1.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.401</td>
<td>2.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_hdmi/n39727_s7/I1</td>
</tr>
<tr>
<td>32.927</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s7/F</td>
</tr>
<tr>
<td>32.932</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][B]</td>
<td>u_hdmi/n39727_s21/I2</td>
</tr>
<tr>
<td>33.195</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R12C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s21/F</td>
</tr>
<tr>
<td>35.769</td>
<td>2.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][B]</td>
<td>u_hdmi/n39725_s4/I3</td>
</tr>
<tr>
<td>36.230</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C53[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39725_s4/F</td>
</tr>
<tr>
<td>38.289</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][B]</td>
<td>u_hdmi/n39753_s17/I0</td>
</tr>
<tr>
<td>38.704</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39753_s17/F</td>
</tr>
<tr>
<td>38.706</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>u_hdmi/n39753_s8/I3</td>
</tr>
<tr>
<td>39.233</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39753_s8/F</td>
</tr>
<tr>
<td>40.169</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[3][B]</td>
<td>u_hdmi/n39753_s2/I3</td>
</tr>
<tr>
<td>40.666</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C51[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39753_s2/F</td>
</tr>
<tr>
<td>41.368</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>u_hdmi/n39753_s0/I1</td>
</tr>
<tr>
<td>41.894</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39753_s0/F</td>
</tr>
<tr>
<td>41.894</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.931</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>u_hdmi/charMem_18_s0/CLK</td>
</tr>
<tr>
<td>41.896</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_18_s0</td>
</tr>
<tr>
<td>41.833</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>u_hdmi/charMem_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.705, 29.590%; route: 13.193, 68.426%; tC2Q: 0.382, 1.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.931, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>38.703</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[1][B]</td>
<td>u_hdmi/n39775_s9/I3</td>
</tr>
<tr>
<td>38.965</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39775_s9/F</td>
</tr>
<tr>
<td>39.123</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>u_hdmi/n39775_s2/I2</td>
</tr>
<tr>
<td>39.649</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39775_s2/F</td>
</tr>
<tr>
<td>40.395</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>u_hdmi/n39773_s4/I1</td>
</tr>
<tr>
<td>40.857</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39773_s4/F</td>
</tr>
<tr>
<td>41.429</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[0][B]</td>
<td>u_hdmi/n39773_s0/I3</td>
</tr>
<tr>
<td>41.890</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C53[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39773_s0/F</td>
</tr>
<tr>
<td>41.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.934</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[0][B]</td>
<td>u_hdmi/charMem_28_s0/CLK</td>
</tr>
<tr>
<td>41.899</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_28_s0</td>
</tr>
<tr>
<td>41.835</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C53[0][B]</td>
<td>u_hdmi/charMem_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.680</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.244, 27.203%; route: 13.650, 70.813%; tC2Q: 0.382, 1.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>38.782</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[1][A]</td>
<td>u_hdmi/n39735_s0/I2</td>
</tr>
<tr>
<td>39.243</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C53[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39735_s0/F</td>
</tr>
<tr>
<td>39.630</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][B]</td>
<td>u_hdmi/n39789_s11/I2</td>
</tr>
<tr>
<td>40.147</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39789_s11/F</td>
</tr>
<tr>
<td>40.149</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td>u_hdmi/n39789_s3/I2</td>
</tr>
<tr>
<td>40.675</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39789_s3/F</td>
</tr>
<tr>
<td>41.577</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C49[1][A]</td>
<td>u_hdmi/n39789_s0/I2</td>
</tr>
<tr>
<td>41.839</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C49[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39789_s0/F</td>
</tr>
<tr>
<td>41.839</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C49[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.949</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C49[1][A]</td>
<td>u_hdmi/charMem_36_s0/CLK</td>
</tr>
<tr>
<td>41.914</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_36_s0</td>
</tr>
<tr>
<td>41.850</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C49[1][A]</td>
<td>u_hdmi/charMem_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.665</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.299, 27.561%; route: 13.544, 70.449%; tC2Q: 0.382, 1.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.838</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_114_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>40.430</td>
<td>4.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C55[1][B]</td>
<td>u_hdmi/n39950_s0/I0</td>
</tr>
<tr>
<td>40.693</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C55[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39950_s0/F</td>
</tr>
<tr>
<td>41.235</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C54[2][A]</td>
<td>u_hdmi/n39952_s1/I2</td>
</tr>
<tr>
<td>41.752</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C54[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39952_s1/F</td>
</tr>
<tr>
<td>41.752</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C54[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_114_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.936</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C54[2][A]</td>
<td>u_hdmi/charMem_114_s0/CLK</td>
</tr>
<tr>
<td>41.901</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_114_s0</td>
</tr>
<tr>
<td>41.837</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C54[2][A]</td>
<td>u_hdmi/charMem_114_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.311, 22.527%; route: 14.444, 75.474%; tC2Q: 0.382, 1.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.320</td>
<td>2.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>u_hdmi/n39879_s5/I1</td>
</tr>
<tr>
<td>35.847</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C53[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39879_s5/F</td>
</tr>
<tr>
<td>38.373</td>
<td>2.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[3][A]</td>
<td>u_hdmi/n39761_s1/I1</td>
</tr>
<tr>
<td>38.894</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C46[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39761_s1/F</td>
</tr>
<tr>
<td>39.605</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>u_hdmi/n39757_s29/I3</td>
</tr>
<tr>
<td>40.103</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39757_s29/F</td>
</tr>
<tr>
<td>41.492</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C54[0][A]</td>
<td>u_hdmi/n39757_s0/I1</td>
</tr>
<tr>
<td>41.754</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C54[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39757_s0/F</td>
</tr>
<tr>
<td>41.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C54[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.953</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C54[0][A]</td>
<td>u_hdmi/charMem_20_s0/CLK</td>
</tr>
<tr>
<td>41.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_20_s0</td>
</tr>
<tr>
<td>41.854</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C54[0][A]</td>
<td>u_hdmi/charMem_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.661</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.824, 25.202%; route: 13.934, 72.800%; tC2Q: 0.382, 1.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.401</td>
<td>2.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_hdmi/n39727_s7/I1</td>
</tr>
<tr>
<td>32.927</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s7/F</td>
</tr>
<tr>
<td>32.932</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][B]</td>
<td>u_hdmi/n39727_s21/I2</td>
</tr>
<tr>
<td>33.195</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R12C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s21/F</td>
</tr>
<tr>
<td>35.769</td>
<td>2.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][B]</td>
<td>u_hdmi/n39725_s4/I3</td>
</tr>
<tr>
<td>36.230</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C53[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39725_s4/F</td>
</tr>
<tr>
<td>38.289</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][B]</td>
<td>u_hdmi/n39753_s17/I0</td>
</tr>
<tr>
<td>38.704</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39753_s17/F</td>
</tr>
<tr>
<td>38.706</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>u_hdmi/n39753_s8/I3</td>
</tr>
<tr>
<td>39.233</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39753_s8/F</td>
</tr>
<tr>
<td>40.874</td>
<td>1.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[3][A]</td>
<td>u_hdmi/n39755_s3/I0</td>
</tr>
<tr>
<td>41.164</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C51[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39755_s3/F</td>
</tr>
<tr>
<td>41.169</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td>u_hdmi/n39755_s0/I2</td>
</tr>
<tr>
<td>41.630</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39755_s0/F</td>
</tr>
<tr>
<td>41.630</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.967</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td>u_hdmi/charMem_19_s0/CLK</td>
</tr>
<tr>
<td>41.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_19_s0</td>
</tr>
<tr>
<td>41.869</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C51[0][A]</td>
<td>u_hdmi/charMem_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.646</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.432, 28.568%; route: 13.201, 69.421%; tC2Q: 0.382, 2.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[65]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_54_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>u_hdmi/stringScreen1[65]_2_s0/CLK</td>
</tr>
<tr>
<td>22.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[65]_2_s0/Q</td>
</tr>
<tr>
<td>23.818</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[3][A]</td>
<td>u_hdmi/n16496_s1284/I1</td>
</tr>
<tr>
<td>24.201</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C25[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16496_s1284/F</td>
</tr>
<tr>
<td>24.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][A]</td>
<td>u_hdmi/n16496_s1136/I0</td>
</tr>
<tr>
<td>24.397</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16496_s1136/O</td>
</tr>
<tr>
<td>24.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td>u_hdmi/n16496_s1062/I0</td>
</tr>
<tr>
<td>24.498</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16496_s1062/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td>u_hdmi/n16496_s1026/I0</td>
</tr>
<tr>
<td>24.599</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16496_s1026/O</td>
</tr>
<tr>
<td>24.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C24[3][B]</td>
<td>u_hdmi/n16496_s993/I0</td>
</tr>
<tr>
<td>24.701</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C24[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16496_s993/O</td>
</tr>
<tr>
<td>26.934</td>
<td>2.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>u_hdmi/n16496_s1509/I0</td>
</tr>
<tr>
<td>27.432</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16496_s1509/F</td>
</tr>
<tr>
<td>27.432</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[3][A]</td>
<td>u_hdmi/n16496_s1248/I1</td>
</tr>
<tr>
<td>27.568</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C38[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16496_s1248/O</td>
</tr>
<tr>
<td>27.568</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>u_hdmi/n16496_s1118/I0</td>
</tr>
<tr>
<td>27.654</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16496_s1118/O</td>
</tr>
<tr>
<td>27.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td>u_hdmi/n16496_s1007/I0</td>
</tr>
<tr>
<td>27.741</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R22C38[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16496_s1007/O</td>
</tr>
<tr>
<td>31.867</td>
<td>4.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>u_hdmi/n39946_s6/I0</td>
</tr>
<tr>
<td>32.129</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39946_s6/F</td>
</tr>
<tr>
<td>32.489</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[2][B]</td>
<td>u_hdmi/n39946_s2/I2</td>
</tr>
<tr>
<td>33.006</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R7C43[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39946_s2/F</td>
</tr>
<tr>
<td>35.381</td>
<td>2.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_hdmi/n39753_s16/I2</td>
</tr>
<tr>
<td>35.796</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39753_s16/F</td>
</tr>
<tr>
<td>36.073</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][B]</td>
<td>u_hdmi/n39822_s8/I0</td>
</tr>
<tr>
<td>36.534</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39822_s8/F</td>
</tr>
<tr>
<td>39.722</td>
<td>3.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[2][A]</td>
<td>u_hdmi/n39759_s13/I1</td>
</tr>
<tr>
<td>40.248</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C52[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39759_s13/F</td>
</tr>
<tr>
<td>40.406</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C53[1][B]</td>
<td>u_hdmi/n39826_s5/I0</td>
</tr>
<tr>
<td>40.867</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C53[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39826_s5/F</td>
</tr>
<tr>
<td>41.059</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[2][A]</td>
<td>u_hdmi/n39826_s1/I3</td>
</tr>
<tr>
<td>41.576</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C51[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39826_s1/F</td>
</tr>
<tr>
<td>41.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_54_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.965</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[2][A]</td>
<td>u_hdmi/charMem_54_s0/CLK</td>
</tr>
<tr>
<td>41.930</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_54_s0</td>
</tr>
<tr>
<td>41.866</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C51[2][A]</td>
<td>u_hdmi/charMem_54_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.642</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.847, 25.555%; route: 13.739, 72.428%; tC2Q: 0.382, 2.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_90_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.401</td>
<td>2.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_hdmi/n39727_s7/I1</td>
</tr>
<tr>
<td>32.927</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s7/F</td>
</tr>
<tr>
<td>32.932</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][B]</td>
<td>u_hdmi/n39727_s21/I2</td>
</tr>
<tr>
<td>33.195</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R12C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s21/F</td>
</tr>
<tr>
<td>36.336</td>
<td>3.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C54[2][A]</td>
<td>u_hdmi/n39737_s3/I0</td>
</tr>
<tr>
<td>36.853</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C54[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39737_s3/F</td>
</tr>
<tr>
<td>38.704</td>
<td>1.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>u_hdmi/n39900_s13/I2</td>
</tr>
<tr>
<td>39.230</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39900_s13/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[3][B]</td>
<td>u_hdmi/n39900_s8/I3</td>
</tr>
<tr>
<td>39.754</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39900_s8/F</td>
</tr>
<tr>
<td>40.487</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][B]</td>
<td>u_hdmi/n39900_s3/I3</td>
</tr>
<tr>
<td>41.004</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39900_s3/F</td>
</tr>
<tr>
<td>41.006</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_hdmi/n39900_s1/I2</td>
</tr>
<tr>
<td>41.532</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39900_s1/F</td>
</tr>
<tr>
<td>41.533</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_90_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.946</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_hdmi/charMem_90_s0/CLK</td>
</tr>
<tr>
<td>41.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_90_s0</td>
</tr>
<tr>
<td>41.847</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_hdmi/charMem_90_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.668</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.885, 31.107%; route: 12.651, 66.871%; tC2Q: 0.382, 2.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>39.157</td>
<td>2.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[1][A]</td>
<td>u_hdmi/n39727_s0/I2</td>
</tr>
<tr>
<td>39.683</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s0/F</td>
</tr>
<tr>
<td>41.422</td>
<td>1.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.951</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C56[2][A]</td>
<td>u_hdmi/charMem_5_s0/CLK</td>
</tr>
<tr>
<td>41.916</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_5_s0</td>
</tr>
<tr>
<td>41.852</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C56[2][A]</td>
<td>u_hdmi/charMem_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.663</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.059, 21.580%; route: 14.367, 76.386%; tC2Q: 0.382, 2.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_81_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.401</td>
<td>2.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_hdmi/n39727_s7/I1</td>
</tr>
<tr>
<td>32.927</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s7/F</td>
</tr>
<tr>
<td>32.932</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][B]</td>
<td>u_hdmi/n39727_s21/I2</td>
</tr>
<tr>
<td>33.195</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R12C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39727_s21/F</td>
</tr>
<tr>
<td>35.769</td>
<td>2.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[2][B]</td>
<td>u_hdmi/n39783_s10/I0</td>
</tr>
<tr>
<td>36.230</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C52[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39783_s10/F</td>
</tr>
<tr>
<td>36.370</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td>u_hdmi/n39897_s8/I0</td>
</tr>
<tr>
<td>36.632</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39897_s8/F</td>
</tr>
<tr>
<td>38.340</td>
<td>1.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[2][B]</td>
<td>u_hdmi/n39881_s8/I2</td>
</tr>
<tr>
<td>38.866</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39881_s8/F</td>
</tr>
<tr>
<td>39.745</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C50[0][B]</td>
<td>u_hdmi/n39881_s3/I3</td>
</tr>
<tr>
<td>40.008</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C50[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39881_s3/F</td>
</tr>
<tr>
<td>40.908</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[1][A]</td>
<td>u_hdmi/n39881_s0/I2</td>
</tr>
<tr>
<td>41.369</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39881_s0/F</td>
</tr>
<tr>
<td>41.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_81_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.905</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[1][A]</td>
<td>u_hdmi/charMem_81_s0/CLK</td>
</tr>
<tr>
<td>41.870</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_81_s0</td>
</tr>
<tr>
<td>41.807</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[1][A]</td>
<td>u_hdmi/charMem_81_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.708</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.252, 28.006%; route: 13.120, 69.955%; tC2Q: 0.382, 2.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.349</td>
<td>2.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>u_hdmi/n39735_s7/I1</td>
</tr>
<tr>
<td>32.810</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39735_s7/F</td>
</tr>
<tr>
<td>33.719</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>u_hdmi/n39735_s2/I2</td>
</tr>
<tr>
<td>33.981</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39735_s2/F</td>
</tr>
<tr>
<td>36.070</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[2][A]</td>
<td>u_hdmi/n39765_s10/I3</td>
</tr>
<tr>
<td>36.586</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C52[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39765_s10/F</td>
</tr>
<tr>
<td>38.222</td>
<td>1.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][A]</td>
<td>u_hdmi/n39851_s13/I0</td>
</tr>
<tr>
<td>38.720</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C47[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39851_s13/F</td>
</tr>
<tr>
<td>39.108</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][B]</td>
<td>u_hdmi/n39779_s4/I1</td>
</tr>
<tr>
<td>39.569</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39779_s4/F</td>
</tr>
<tr>
<td>39.726</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td>u_hdmi/n39779_s1/I2</td>
</tr>
<tr>
<td>40.188</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39779_s1/F</td>
</tr>
<tr>
<td>41.114</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td>u_hdmi/n39779_s0/I0</td>
</tr>
<tr>
<td>41.376</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39779_s0/F</td>
</tr>
<tr>
<td>41.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.915</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td>u_hdmi/charMem_31_s0/CLK</td>
</tr>
<tr>
<td>41.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_31_s0</td>
</tr>
<tr>
<td>41.816</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C51[2][A]</td>
<td>u_hdmi/charMem_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.699</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.412, 28.847%; route: 12.968, 69.114%; tC2Q: 0.382, 2.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.915, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_74_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>31.794</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>u_hdmi/n39946_s5/I0</td>
</tr>
<tr>
<td>32.310</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R14C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39946_s5/F</td>
</tr>
<tr>
<td>34.317</td>
<td>2.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][B]</td>
<td>u_hdmi/n39759_s4/I1</td>
</tr>
<tr>
<td>34.834</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R2C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39759_s4/F</td>
</tr>
<tr>
<td>37.570</td>
<td>2.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][A]</td>
<td>u_hdmi/n39818_s17/I3</td>
</tr>
<tr>
<td>38.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39818_s17/F</td>
</tr>
<tr>
<td>39.284</td>
<td>1.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[3][B]</td>
<td>u_hdmi/n39867_s5/I1</td>
</tr>
<tr>
<td>39.574</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C42[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39867_s5/F</td>
</tr>
<tr>
<td>39.716</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>u_hdmi/n39867_s2/I1</td>
</tr>
<tr>
<td>40.242</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39867_s2/F</td>
</tr>
<tr>
<td>41.141</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td>u_hdmi/n39867_s1/I2</td>
</tr>
<tr>
<td>41.404</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39867_s1/F</td>
</tr>
<tr>
<td>41.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_74_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.958</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td>u_hdmi/charMem_74_s0/CLK</td>
</tr>
<tr>
<td>41.923</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_74_s0</td>
</tr>
<tr>
<td>41.859</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C48[0][A]</td>
<td>u_hdmi/charMem_74_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.656</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.117, 27.235%; route: 13.290, 70.729%; tC2Q: 0.382, 2.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_65_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>38.915</td>
<td>2.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>u_hdmi/n39849_s4/I3</td>
</tr>
<tr>
<td>39.178</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39849_s4/F</td>
</tr>
<tr>
<td>39.335</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C44[3][A]</td>
<td>u_hdmi/n39849_s1/I3</td>
</tr>
<tr>
<td>39.833</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39849_s1/F</td>
</tr>
<tr>
<td>40.818</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>u_hdmi/n39849_s0/I2</td>
</tr>
<tr>
<td>41.334</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39849_s0/F</td>
</tr>
<tr>
<td>41.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_65_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.896</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>u_hdmi/charMem_65_s0/CLK</td>
</tr>
<tr>
<td>41.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_65_s0</td>
</tr>
<tr>
<td>41.797</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>u_hdmi/charMem_65_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.718</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.809, 25.687%; route: 13.529, 72.269%; tC2Q: 0.382, 2.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.812</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.299</td>
<td>2.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[2][A]</td>
<td>u_hdmi/n39725_s1/I1</td>
</tr>
<tr>
<td>35.815</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R3C51[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39725_s1/F</td>
</tr>
<tr>
<td>36.934</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[0][A]</td>
<td>u_hdmi/n39753_s12/I2</td>
</tr>
<tr>
<td>37.450</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C50[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39753_s12/F</td>
</tr>
<tr>
<td>38.337</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[1][A]</td>
<td>u_hdmi/n39777_s1/I3</td>
</tr>
<tr>
<td>38.799</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C49[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39777_s1/F</td>
</tr>
<tr>
<td>38.956</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[0][B]</td>
<td>u_hdmi/n39755_s24/I2</td>
</tr>
<tr>
<td>39.417</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C50[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39755_s24/F</td>
</tr>
<tr>
<td>39.423</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[2][A]</td>
<td>u_hdmi/n39769_s4/I1</td>
</tr>
<tr>
<td>39.939</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C50[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39769_s4/F</td>
</tr>
<tr>
<td>40.827</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][A]</td>
<td>u_hdmi/n39769_s0/I3</td>
</tr>
<tr>
<td>41.349</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39769_s0/F</td>
</tr>
<tr>
<td>41.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][A]</td>
<td>u_hdmi/charMem_26_s0/CLK</td>
</tr>
<tr>
<td>41.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_26_s0</td>
</tr>
<tr>
<td>41.812</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[3][A]</td>
<td>u_hdmi/charMem_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.702</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.009, 32.072%; route: 12.344, 65.886%; tC2Q: 0.382, 2.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_108_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>40.215</td>
<td>3.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C54[3][A]</td>
<td>u_hdmi/n39940_s3/I2</td>
</tr>
<tr>
<td>40.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C54[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39940_s3/F</td>
</tr>
<tr>
<td>41.378</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_108_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.965</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>u_hdmi/charMem_108_s0/CLK</td>
</tr>
<tr>
<td>41.930</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_108_s0</td>
</tr>
<tr>
<td>41.866</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C55[0][A]</td>
<td>u_hdmi/charMem_108_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.649</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.948, 21.038%; route: 14.434, 76.924%; tC2Q: 0.382, 2.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_109_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.898</td>
<td>2.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td>u_hdmi/n39723_s2/I2</td>
</tr>
<tr>
<td>36.414</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s2/F</td>
</tr>
<tr>
<td>40.215</td>
<td>3.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C54[3][A]</td>
<td>u_hdmi/n39940_s3/I2</td>
</tr>
<tr>
<td>40.630</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C54[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39940_s3/F</td>
</tr>
<tr>
<td>40.790</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C55[1][A]</td>
<td>u_hdmi/n39942_s0/I1</td>
</tr>
<tr>
<td>41.317</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C55[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39942_s0/F</td>
</tr>
<tr>
<td>41.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C55[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_109_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.963</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C55[1][A]</td>
<td>u_hdmi/charMem_109_s0/CLK</td>
</tr>
<tr>
<td>41.928</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_109_s0</td>
</tr>
<tr>
<td>41.864</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C55[1][A]</td>
<td>u_hdmi/charMem_109_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.474, 23.920%; route: 13.847, 74.035%; tC2Q: 0.382, 2.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.962, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/stringScreen1[424]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/charMem_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>u_hdmi/stringScreen1[424]_5_s0/CLK</td>
</tr>
<tr>
<td>22.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[424]_5_s0/Q</td>
</tr>
<tr>
<td>23.695</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1443/I0</td>
</tr>
<tr>
<td>24.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1443/F</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>u_hdmi/n16493_s1209/I0</td>
</tr>
<tr>
<td>24.358</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1209/O</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td>u_hdmi/n16493_s1092/I0</td>
</tr>
<tr>
<td>24.444</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1092/O</td>
</tr>
<tr>
<td>24.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>u_hdmi/n16493_s1033/I1</td>
</tr>
<tr>
<td>24.530</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1033/O</td>
</tr>
<tr>
<td>24.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td>u_hdmi/n16493_s1004/I0</td>
</tr>
<tr>
<td>24.616</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C59[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n16493_s1004/O</td>
</tr>
<tr>
<td>26.942</td>
<td>2.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>u_hdmi/n39723_s33/I1</td>
</tr>
<tr>
<td>27.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s33/F</td>
</tr>
<tr>
<td>28.392</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_hdmi/n39723_s18/I0</td>
</tr>
<tr>
<td>28.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s18/F</td>
</tr>
<tr>
<td>28.921</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_hdmi/n39723_s10/I1</td>
</tr>
<tr>
<td>29.438</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s10/F</td>
</tr>
<tr>
<td>32.541</td>
<td>3.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>u_hdmi/n39723_s5/I1</td>
</tr>
<tr>
<td>33.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>149</td>
<td>R12C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39723_s5/F</td>
</tr>
<tr>
<td>35.105</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[3][B]</td>
<td>u_hdmi/n39857_s6/I1</td>
</tr>
<tr>
<td>35.395</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R2C47[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39857_s6/F</td>
</tr>
<tr>
<td>38.156</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>u_hdmi/n39783_s9/I1</td>
</tr>
<tr>
<td>38.673</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C52[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39783_s9/F</td>
</tr>
<tr>
<td>39.025</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][A]</td>
<td>u_hdmi/n39822_s15/I2</td>
</tr>
<tr>
<td>39.551</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/n39822_s15/F</td>
</tr>
<tr>
<td>39.689</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][B]</td>
<td>u_hdmi/n39822_s4/I3</td>
</tr>
<tr>
<td>40.205</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39822_s4/F</td>
</tr>
<tr>
<td>40.743</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][B]</td>
<td>u_hdmi/n39822_s0/I3</td>
</tr>
<tr>
<td>41.269</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n39822_s0/F</td>
</tr>
<tr>
<td>41.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/charMem_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][B]</td>
<td>u_hdmi/charMem_52_s0/CLK</td>
</tr>
<tr>
<td>41.887</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/charMem_52_s0</td>
</tr>
<tr>
<td>41.823</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C50[0][B]</td>
<td>u_hdmi/charMem_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.391, 28.900%; route: 12.881, 69.050%; tC2Q: 0.382, 2.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">s1_ibuf/O</td>
</tr>
<tr>
<td>1.487</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>n95_s3/I2</td>
</tr>
<tr>
<td>1.640</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n95_s3/F</td>
</tr>
<tr>
<td>1.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>addr_0_s1/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 9.332%; route: 0.811, 49.466%; tC2Q: 0.675, 41.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>wen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">s1_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" font-weight:bold;">wen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>wen_s0/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>wen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.904, 57.220%; tC2Q: 0.675, 42.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>data_7_s1/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C42[0][A]</td>
<td style=" font-weight:bold;">data_7_s1/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>n105_s4/I2</td>
</tr>
<tr>
<td>1.676</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">n105_s4/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" font-weight:bold;">data_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>data_7_s1/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>reset_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C43[0][A]</td>
<td style=" font-weight:bold;">reset_cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>reset_cnt_4_s4/I1</td>
</tr>
<tr>
<td>1.692</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">reset_cnt_4_s4/F</td>
</tr>
<tr>
<td>1.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" font-weight:bold;">reset_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>reset_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>reset_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>data_4_s1/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>516</td>
<td>R18C42[1][A]</td>
<td style=" font-weight:bold;">data_4_s1/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>n108_s6/I2</td>
</tr>
<tr>
<td>1.679</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" background: #97FFFF;">n108_s6/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" font-weight:bold;">data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>data_4_s1/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R16C61[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/Q</td>
</tr>
<tr>
<td>0.841</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C61[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/n910_s5/I0</td>
</tr>
<tr>
<td>0.994</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C61[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_picker/n910_s5/F</td>
</tr>
<tr>
<td>0.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C61[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C61[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/cy_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C60[1][A]</td>
<td>u_hdmi/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R17C60[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/cy_0_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C60[1][A]</td>
<td>u_hdmi/hdmi/n350_s8/I2</td>
</tr>
<tr>
<td>1.003</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/n350_s8/F</td>
</tr>
<tr>
<td>1.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C60[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/cy_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C60[1][A]</td>
<td>u_hdmi/hdmi/cy_0_s1/CLK</td>
</tr>
<tr>
<td>0.722</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C60[1][A]</td>
<td>u_hdmi/hdmi/cy_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_0_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_0_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.356</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>data_0_s13/CLK</td>
</tr>
<tr>
<td>1.497</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>517</td>
<td>R12C27[1][A]</td>
<td style=" font-weight:bold;">data_0_s13/Q</td>
</tr>
<tr>
<td>1.509</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>data_0_s16/I2</td>
</tr>
<tr>
<td>1.662</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" background: #97FFFF;">data_0_s16/F</td>
</tr>
<tr>
<td>1.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" font-weight:bold;">data_0_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.356</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>data_0_s13/CLK</td>
</tr>
<tr>
<td>1.381</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>data_0_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.797%; route: 0.681, 50.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.797%; route: 0.681, 50.203%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>state_s2/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">state_s2/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>n177_s3/I0</td>
</tr>
<tr>
<td>1.703</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">n177_s3/F</td>
</tr>
<tr>
<td>1.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">state_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>state_s2/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>state_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C57[1][A]</td>
<td>u_hdmi/hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>0.834</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C57[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/cy_2_s0/Q</td>
</tr>
<tr>
<td>0.846</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C57[1][A]</td>
<td>u_hdmi/hdmi/n348_s2/I3</td>
</tr>
<tr>
<td>0.999</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C57[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/n348_s2/F</td>
</tr>
<tr>
<td>0.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C57[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/cy_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C57[1][A]</td>
<td>u_hdmi/hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C57[1][A]</td>
<td>u_hdmi/hdmi/cy_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.830</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R13C60[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/counter_0_s0/Q</td>
</tr>
<tr>
<td>0.845</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n10_s2/I0</td>
</tr>
<tr>
<td>0.998</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n10_s2/F</td>
</tr>
<tr>
<td>0.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C60[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C60[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C59[0][A]</td>
<td>u_hdmi/hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R16C59[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/cx_0_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C59[0][A]</td>
<td>u_hdmi/hdmi/n275_s2/I0</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C59[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/n275_s2/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C59[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/cx_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.699</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C59[0][A]</td>
<td>u_hdmi/hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>0.724</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C59[0][A]</td>
<td>u_hdmi/hdmi/cx_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_6_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">s1_ibuf/O</td>
</tr>
<tr>
<td>1.490</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>data_6_s15/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" background: #97FFFF;">data_6_s15/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">data_6_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>data_6_s13/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>data_6_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 14.267%; route: 0.815, 46.872%; tC2Q: 0.675, 38.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>s1_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">s1_ibuf/O</td>
</tr>
<tr>
<td>1.471</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>n111_s5/I1</td>
</tr>
<tr>
<td>1.719</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">n111_s5/F</td>
</tr>
<tr>
<td>1.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>data_1_s1/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.376</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 14.427%; route: 0.796, 46.277%; tC2Q: 0.675, 39.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/tmds_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[0][B]</td>
<td>u_hdmi/hdmi/tmds_gen[0].tmds_channel/tmds_7_s1/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C62[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/tmds_gen[0].tmds_channel/tmds_7_s1/Q</td>
</tr>
<tr>
<td>1.123</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 64.268%; tC2Q: 0.144, 35.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>reset_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td style=" font-weight:bold;">reset_ibuf/O</td>
</tr>
<tr>
<td>1.469</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>n73_s2/I0</td>
</tr>
<tr>
<td>1.717</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">n73_s2/F</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.371</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 14.444%; route: 0.794, 46.214%; tC2Q: 0.675, 39.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[2][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C61[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/Q</td>
</tr>
<tr>
<td>0.841</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C61[2][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/n916_s0/I1</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C61[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_picker/n916_s0/F</td>
</tr>
<tr>
<td>1.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C61[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C61[2][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C61[2][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/rgb_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/video_data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[2][A]</td>
<td>u_hdmi/rgb_20_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C56[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/rgb_20_s0/Q</td>
</tr>
<tr>
<td>1.061</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C56[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/video_data_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[1][B]</td>
<td>u_hdmi/hdmi/video_data_20_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C56[1][B]</td>
<td>u_hdmi/hdmi/video_data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/rgb_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/video_data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[2][B]</td>
<td>u_hdmi/rgb_21_s0/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C57[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/rgb_21_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C57[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/video_data_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][B]</td>
<td>u_hdmi/hdmi/video_data_21_s0/CLK</td>
</tr>
<tr>
<td>0.722</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C57[0][B]</td>
<td>u_hdmi/hdmi/video_data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/rgb_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/video_data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[3][A]</td>
<td>u_hdmi/rgb_22_s0/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C57[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/rgb_22_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C57[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/video_data_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][A]</td>
<td>u_hdmi/hdmi/video_data_22_s0/CLK</td>
</tr>
<tr>
<td>0.722</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C57[0][A]</td>
<td>u_hdmi/hdmi/video_data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C63[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_5_s1/CLK</td>
</tr>
<tr>
<td>0.835</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C63[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_5_s1/Q</td>
</tr>
<tr>
<td>0.904</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C63[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n496_s2/I3</td>
</tr>
<tr>
<td>1.057</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C63[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n496_s2/F</td>
</tr>
<tr>
<td>1.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C63[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C63[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_3_s1/CLK</td>
</tr>
<tr>
<td>0.719</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C63[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[0]_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C60[1][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_5_s1/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C60[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_5_s1/Q</td>
</tr>
<tr>
<td>0.900</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C60[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n472_s2/I3</td>
</tr>
<tr>
<td>1.053</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C60[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n472_s2/F</td>
</tr>
<tr>
<td>1.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C60[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.690</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C60[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_3_s1/CLK</td>
</tr>
<tr>
<td>0.715</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C60[1][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C59[0][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_0_s1/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C59[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_0_s1/Q</td>
</tr>
<tr>
<td>0.896</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C59[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n468_s2/I1</td>
</tr>
<tr>
<td>1.049</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C59[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n468_s2/F</td>
</tr>
<tr>
<td>1.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C59[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C59[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_7_s1/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C59[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[3]_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][B]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_5_s1/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C58[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_5_s1/Q</td>
</tr>
<tr>
<td>0.896</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C58[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/n503_s2/I3</td>
</tr>
<tr>
<td>1.049</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C58[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/n503_s2/F</td>
</tr>
<tr>
<td>1.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C58[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_4_s1/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C58[0][A]</td>
<td>u_hdmi/hdmi/true_hdmi_output.packet_assembler/parity[4]_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>reset_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R21C45[0][B]</td>
<td style=" font-weight:bold;">reset_cnt_7_s1/Q</td>
</tr>
<tr>
<td>1.614</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>reset_cnt_6_s4/I0</td>
</tr>
<tr>
<td>1.767</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" background: #97FFFF;">reset_cnt_6_s4/F</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" font-weight:bold;">reset_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>reset_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>reset_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_div/clkdiv_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>142.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>142.985</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.260</td>
<td>2.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>n272_s0/I0</td>
</tr>
<tr>
<td>145.522</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">n272_s0/F</td>
</tr>
<tr>
<td>148.116</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td style=" font-weight:bold;">clk_div/clkdiv_inst/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst</td>
</tr>
<tr>
<td>143.111</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 4.761%; route: 4.869, 88.302%; tC2Q: 0.382, 6.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>142.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>142.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.057</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>142.988</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.087, 85.025%; tC2Q: 0.368, 14.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>142.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>142.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.057</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>142.988</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.087, 85.025%; tC2Q: 0.368, 14.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>142.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>142.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.057</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>142.988</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.087, 85.025%; tC2Q: 0.368, 14.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.603</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>45.057</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.741</td>
<td>40.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>42.735</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>43.176</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>42.990</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.087, 85.025%; tC2Q: 0.368, 14.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.603</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>45.057</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.741</td>
<td>40.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>42.735</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>43.176</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>42.990</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.087, 85.025%; tC2Q: 0.368, 14.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.603</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>45.057</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.741</td>
<td>40.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>42.735</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>43.176</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>42.990</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.087, 85.025%; tC2Q: 0.368, 14.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.603</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>22.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>25.057</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>41.931</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>41.778</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.637</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.087, 85.025%; tC2Q: 0.368, 14.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.603</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>22.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>25.057</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>41.931</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>41.778</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.637</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.087, 85.025%; tC2Q: 0.368, 14.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.603</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>22.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>25.057</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.975</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>41.940</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>41.787</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.628</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.087, 85.025%; tC2Q: 0.368, 14.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[507]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.002</td>
<td>2.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C51[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[507]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C51[2][B]</td>
<td>u_hdmi/stringScreen1[507]_1_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C51[2][B]</td>
<td>u_hdmi/stringScreen1[507]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 84.684%; tC2Q: 0.368, 15.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[506]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.002</td>
<td>2.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C51[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[506]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C51[1][A]</td>
<td>u_hdmi/stringScreen1[506]_1_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C51[1][A]</td>
<td>u_hdmi/stringScreen1[506]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 84.684%; tC2Q: 0.368, 15.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[483]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.014</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C55[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[483]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[1][A]</td>
<td>u_hdmi/stringScreen1[483]_1_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C55[1][A]</td>
<td>u_hdmi/stringScreen1[483]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 84.759%; tC2Q: 0.368, 15.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[481]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.014</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C55[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[481]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[0][A]</td>
<td>u_hdmi/stringScreen1[481]_1_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C55[0][A]</td>
<td>u_hdmi/stringScreen1[481]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 84.759%; tC2Q: 0.368, 15.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[477]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.014</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C55[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[477]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[2][A]</td>
<td>u_hdmi/stringScreen1[477]_0_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C55[2][A]</td>
<td>u_hdmi/stringScreen1[477]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 84.759%; tC2Q: 0.368, 15.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[477]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.014</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[477]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[2][A]</td>
<td>u_hdmi/stringScreen1[477]_1_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C51[2][A]</td>
<td>u_hdmi/stringScreen1[477]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 84.759%; tC2Q: 0.368, 15.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[477]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.014</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C55[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[477]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[2][B]</td>
<td>u_hdmi/stringScreen1[477]_4_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C55[2][B]</td>
<td>u_hdmi/stringScreen1[477]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 84.759%; tC2Q: 0.368, 15.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[472]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.002</td>
<td>2.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[472]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[0][A]</td>
<td>u_hdmi/stringScreen1[472]_2_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C55[0][A]</td>
<td>u_hdmi/stringScreen1[472]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 84.684%; tC2Q: 0.368, 15.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[472]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.002</td>
<td>2.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C55[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[472]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[0][B]</td>
<td>u_hdmi/stringScreen1[472]_5_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C55[0][B]</td>
<td>u_hdmi/stringScreen1[472]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 84.684%; tC2Q: 0.368, 15.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[466]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.014</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[466]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[1][A]</td>
<td>u_hdmi/stringScreen1[466]_1_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C51[1][A]</td>
<td>u_hdmi/stringScreen1[466]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 84.759%; tC2Q: 0.368, 15.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[466]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.002</td>
<td>2.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C55[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[466]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[1][A]</td>
<td>u_hdmi/stringScreen1[466]_2_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C55[1][A]</td>
<td>u_hdmi/stringScreen1[466]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 84.684%; tC2Q: 0.368, 15.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[465]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.014</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[465]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[0][A]</td>
<td>u_hdmi/stringScreen1[465]_1_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C51[0][A]</td>
<td>u_hdmi/stringScreen1[465]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 84.759%; tC2Q: 0.368, 15.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[462]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.002</td>
<td>2.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C59[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[462]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[3][A]</td>
<td>u_hdmi/stringScreen1[462]_2_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C59[3][A]</td>
<td>u_hdmi/stringScreen1[462]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 84.684%; tC2Q: 0.368, 15.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[462]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.002</td>
<td>2.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C59[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[462]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[2][B]</td>
<td>u_hdmi/stringScreen1[462]_3_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C59[2][B]</td>
<td>u_hdmi/stringScreen1[462]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 84.684%; tC2Q: 0.368, 15.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[462]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.014</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[462]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>u_hdmi/stringScreen1[462]_6_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>u_hdmi/stringScreen1[462]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 84.759%; tC2Q: 0.368, 15.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.181</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>2.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>2.369</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 86.322%; tC2Q: 0.144, 13.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.181</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>2.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>2.369</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 86.322%; tC2Q: 0.144, 13.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.181</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>2.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>2.369</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 86.322%; tC2Q: 0.144, 13.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>101.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>101.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>102.424</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.994</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.181</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>102.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>102.367</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 86.322%; tC2Q: 0.144, 13.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>101.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>101.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>102.424</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.994</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.181</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>102.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>102.367</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 86.322%; tC2Q: 0.144, 13.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>101.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>101.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>102.424</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.994</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.181</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>102.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>102.367</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 86.322%; tC2Q: 0.144, 13.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[28]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[28]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>u_hdmi/stringScreen1[28]_4_s0/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>u_hdmi/stringScreen1[28]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.056%; route: 0.702, 50.944%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[28]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[28]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[2][B]</td>
<td>u_hdmi/stringScreen1[28]_5_s0/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C46[2][B]</td>
<td>u_hdmi/stringScreen1[28]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.056%; route: 0.702, 50.944%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[19]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[19]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>u_hdmi/stringScreen1[19]_4_s0/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>u_hdmi/stringScreen1[19]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.056%; route: 0.702, 50.944%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[19]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[19]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>u_hdmi/stringScreen1[19]_5_s0/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>u_hdmi/stringScreen1[19]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.056%; route: 0.702, 50.944%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[0]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>u_hdmi/stringScreen1[0]_4_s0/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>u_hdmi/stringScreen1[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.056%; route: 0.702, 50.944%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[0]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[0]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][A]</td>
<td>u_hdmi/stringScreen1[0]_5_s0/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C46[0][A]</td>
<td>u_hdmi/stringScreen1[0]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.056%; route: 0.702, 50.944%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[505]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[505]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][B]</td>
<td>u_hdmi/stringScreen1[505]_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C53[1][B]</td>
<td>u_hdmi/stringScreen1[505]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[503]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[3][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[503]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[3][A]</td>
<td>u_hdmi/stringScreen1[503]_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C53[3][A]</td>
<td>u_hdmi/stringScreen1[503]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[498]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[498]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>u_hdmi/stringScreen1[498]_0_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>u_hdmi/stringScreen1[498]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[457]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[457]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[2][A]</td>
<td>u_hdmi/stringScreen1[457]_2_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C57[2][A]</td>
<td>u_hdmi/stringScreen1[457]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[451]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[451]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[1][A]</td>
<td>u_hdmi/stringScreen1[451]_2_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C57[1][A]</td>
<td>u_hdmi/stringScreen1[451]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[449]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[449]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C57[0][A]</td>
<td>u_hdmi/stringScreen1[449]_2_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C57[0][A]</td>
<td>u_hdmi/stringScreen1[449]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[401]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C61[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[401]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C61[1][A]</td>
<td>u_hdmi/stringScreen1[401]_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C61[1][A]</td>
<td>u_hdmi/stringScreen1[401]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[386]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C61[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[386]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C61[2][A]</td>
<td>u_hdmi/stringScreen1[386]_2_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C61[2][A]</td>
<td>u_hdmi/stringScreen1[386]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[378]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[378]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_hdmi/stringScreen1[378]_0_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_hdmi/stringScreen1[378]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/stringScreen1[378]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/stringScreen1[378]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_hdmi/stringScreen1[378]_4_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_hdmi/stringScreen1[378]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 85.813%; tC2Q: 0.144, 14.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.910</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>41.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>41.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>42.424</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>40.757</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>40.910</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.650</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 86.322%; tC2Q: 0.144, 13.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>41.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>41.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>42.424</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>40.752</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>40.905</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 86.322%; tC2Q: 0.144, 13.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3640</td>
<td>IOB12[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>41.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>41.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3650</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>42.424</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>40.752</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>40.905</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 86.322%; tC2Q: 0.144, 13.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.734</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.672</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>counter_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>counter_25_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.734</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.672</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.734</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[504]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.672</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[504]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[504]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.734</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[507]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.672</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[507]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.406</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[507]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.485</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[279]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.669</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[279]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[279]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.485</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[281]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.669</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[281]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[281]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.485</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[264]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.669</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[264]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[264]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.486</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.736</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[273]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.667</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[273]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[273]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.486</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.736</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[277]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.667</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[277]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[277]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.486</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.736</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/stringScreen1[275]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.667</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/stringScreen1[275]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/stringScreen1[275]_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3650</td>
<td>sys_resetn</td>
<td>-5.005</td>
<td>2.301</td>
</tr>
<tr>
<td>3640</td>
<td>sys_clk_d</td>
<td>-5.005</td>
<td>1.985</td>
</tr>
<tr>
<td>1794</td>
<td>currentChar[0]</td>
<td>10.524</td>
<td>5.138</td>
</tr>
<tr>
<td>898</td>
<td>currentChar[1]</td>
<td>10.784</td>
<td>5.009</td>
</tr>
<tr>
<td>517</td>
<td>data[0]</td>
<td>13.750</td>
<td>5.854</td>
</tr>
<tr>
<td>516</td>
<td>data[1]</td>
<td>13.909</td>
<td>5.643</td>
</tr>
<tr>
<td>516</td>
<td>data[4]</td>
<td>14.341</td>
<td>5.192</td>
</tr>
<tr>
<td>515</td>
<td>data[2]</td>
<td>15.119</td>
<td>4.414</td>
</tr>
<tr>
<td>515</td>
<td>data[5]</td>
<td>14.643</td>
<td>4.942</td>
</tr>
<tr>
<td>514</td>
<td>data[3]</td>
<td>13.946</td>
<td>5.626</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R4C47</td>
<td>70.83%</td>
</tr>
<tr>
<td>R7C50</td>
<td>68.06%</td>
</tr>
<tr>
<td>R6C48</td>
<td>66.67%</td>
</tr>
<tr>
<td>R6C49</td>
<td>66.67%</td>
</tr>
<tr>
<td>R5C44</td>
<td>65.28%</td>
</tr>
<tr>
<td>R5C46</td>
<td>65.28%</td>
</tr>
<tr>
<td>R3C47</td>
<td>65.28%</td>
</tr>
<tr>
<td>R7C48</td>
<td>65.28%</td>
</tr>
<tr>
<td>R22C26</td>
<td>65.28%</td>
</tr>
<tr>
<td>R21C24</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [all_inputs]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_sdram -period 40 -waveform {0 20} [all_outputs]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
