$date
	Fri Sep 21 13:48:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out0 $end
$var wire 1 % out1 $end
$var wire 1 & out2 $end
$var wire 1 ' out3 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$var reg 1 , addr0 $end
$var reg 1 - addr1 $end
$var reg 1 . enable $end
$scope module decoder $end
$var wire 1 / A0andA1 $end
$var wire 1 0 A0andnA1 $end
$var wire 1 1 address0 $end
$var wire 1 2 address1 $end
$var wire 1 3 enable $end
$var wire 1 4 nA0 $end
$var wire 1 5 nA0andA1 $end
$var wire 1 6 nA0andnA1 $end
$var wire 1 7 nA1 $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
17
16
05
14
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
x'
x&
x%
x$
z#
z"
z!
$end
#1000000
06
04
10
1,
11
#2000000
07
15
14
00
1-
12
0,
01
#3000000
05
04
1/
1,
11
#4000000
1(
16
17
14
0/
0+
0-
02
0,
01
1.
13
#5000000
0(
06
1)
04
10
1,
11
#6000000
1*
0)
07
15
14
00
1-
12
0,
01
#7000000
0*
05
1+
04
1/
1,
11
#8000000
