\hypertarget{wsm__unc_8hh_source}{}\doxysection{wsm\+\_\+unc.\+hh}
\label{wsm__unc_8hh_source}\index{wsm\_unc.hh@{wsm\_unc.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00004 \textcolor{keyword}{namespace }optkit::intel::wsm\_unc\{}
\DoxyCodeLine{00005     \textcolor{keyword}{enum} wsm\_unc : uint64\_t \{}
\DoxyCodeLine{00006         UNC\_CLK\_UNHALTED = 0xff, \textcolor{comment}{// Uncore clockticks.}}
\DoxyCodeLine{00007         UNC\_DRAM\_OPEN = 0x60, \textcolor{comment}{// DRAM open commands issued for read or write}}
\DoxyCodeLine{00008         UNC\_DRAM\_OPEN\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_OPEN\_\_CH0 = 0x100, \textcolor{comment}{// DRAM Channel 0 open commands issued for read or write}}
\DoxyCodeLine{00009         UNC\_DRAM\_OPEN\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_OPEN\_\_CH1 = 0x200, \textcolor{comment}{// DRAM Channel 1 open commands issued for read or write}}
\DoxyCodeLine{00010         UNC\_DRAM\_OPEN\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_OPEN\_\_CH2 = 0x400, \textcolor{comment}{// DRAM Channel 2 open commands issued for read or write}}
\DoxyCodeLine{00011         UNC\_GC\_OCCUPANCY = 0x2, \textcolor{comment}{// Number of queue entries}}
\DoxyCodeLine{00012         UNC\_GC\_OCCUPANCY\_\_MASK\_\_WSM\_UNC\_UNC\_GC\_OCCUPANCY\_\_READ\_TRACKER = 0x100, \textcolor{comment}{// In the read tracker}}
\DoxyCodeLine{00013         UNC\_DRAM\_PAGE\_CLOSE = 0x61, \textcolor{comment}{// DRAM page close due to idle timer expiration}}
\DoxyCodeLine{00014         UNC\_DRAM\_PAGE\_CLOSE\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_PAGE\_CLOSE\_\_CH0 = 0x100, \textcolor{comment}{// DRAM Channel 0 page close}}
\DoxyCodeLine{00015         UNC\_DRAM\_PAGE\_CLOSE\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_PAGE\_CLOSE\_\_CH1 = 0x200, \textcolor{comment}{// DRAM Channel 1 page close}}
\DoxyCodeLine{00016         UNC\_DRAM\_PAGE\_CLOSE\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_PAGE\_CLOSE\_\_CH2 = 0x400, \textcolor{comment}{// DRAM Channel 2 page close}}
\DoxyCodeLine{00017         UNC\_DRAM\_PAGE\_MISS = 0x62, \textcolor{comment}{// DRAM Channel 0 page miss}}
\DoxyCodeLine{00018         UNC\_DRAM\_PAGE\_MISS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_PAGE\_MISS\_\_CH0 = 0x100, \textcolor{comment}{// DRAM Channel 0 page miss}}
\DoxyCodeLine{00019         UNC\_DRAM\_PAGE\_MISS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_PAGE\_MISS\_\_CH1 = 0x200, \textcolor{comment}{// DRAM Channel 1 page miss}}
\DoxyCodeLine{00020         UNC\_DRAM\_PAGE\_MISS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_PAGE\_MISS\_\_CH2 = 0x400, \textcolor{comment}{// DRAM Channel 2 page miss}}
\DoxyCodeLine{00021         UNC\_DRAM\_PRE\_ALL = 0x66, \textcolor{comment}{// DRAM Channel 0 precharge all commands}}
\DoxyCodeLine{00022         UNC\_DRAM\_PRE\_ALL\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_PRE\_ALL\_\_CH0 = 0x100, \textcolor{comment}{// DRAM Channel 0 precharge all commands}}
\DoxyCodeLine{00023         UNC\_DRAM\_PRE\_ALL\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_PRE\_ALL\_\_CH1 = 0x200, \textcolor{comment}{// DRAM Channel 1 precharge all commands}}
\DoxyCodeLine{00024         UNC\_DRAM\_PRE\_ALL\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_PRE\_ALL\_\_CH2 = 0x400, \textcolor{comment}{// DRAM Channel 2 precharge all commands}}
\DoxyCodeLine{00025         UNC\_DRAM\_THERMAL\_THROTTLED = 0x67, \textcolor{comment}{// Uncore cycles DRAM was throttled due to its temperature being above thermal throttling threshold}}
\DoxyCodeLine{00026         UNC\_DRAM\_READ\_CAS = 0x63, \textcolor{comment}{// DRAM Channel 0 read CAS commands}}
\DoxyCodeLine{00027         UNC\_DRAM\_READ\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_READ\_CAS\_\_CH0 = 0x100, \textcolor{comment}{// DRAM Channel 0 read CAS commands}}
\DoxyCodeLine{00028         UNC\_DRAM\_READ\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_READ\_CAS\_\_AUTOPRE\_CH0 = 0x200, \textcolor{comment}{// DRAM Channel 0 read CAS auto page close commands}}
\DoxyCodeLine{00029         UNC\_DRAM\_READ\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_READ\_CAS\_\_CH1 = 0x400, \textcolor{comment}{// DRAM Channel 1 read CAS commands}}
\DoxyCodeLine{00030         UNC\_DRAM\_READ\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_READ\_CAS\_\_AUTOPRE\_CH1 = 0x800, \textcolor{comment}{// DRAM Channel 1 read CAS auto page close commands}}
\DoxyCodeLine{00031         UNC\_DRAM\_READ\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_READ\_CAS\_\_CH2 = 0x1000, \textcolor{comment}{// DRAM Channel 2 read CAS commands}}
\DoxyCodeLine{00032         UNC\_DRAM\_READ\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_READ\_CAS\_\_AUTOPRE\_CH2 = 0x2000, \textcolor{comment}{// DRAM Channel 2 read CAS auto page close commands}}
\DoxyCodeLine{00033         UNC\_DRAM\_REFRESH = 0x65, \textcolor{comment}{// DRAM Channel 0 refresh commands}}
\DoxyCodeLine{00034         UNC\_DRAM\_REFRESH\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_REFRESH\_\_CH0 = 0x100, \textcolor{comment}{// DRAM Channel 0 refresh commands}}
\DoxyCodeLine{00035         UNC\_DRAM\_REFRESH\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_REFRESH\_\_CH1 = 0x200, \textcolor{comment}{// DRAM Channel 1 refresh commands}}
\DoxyCodeLine{00036         UNC\_DRAM\_REFRESH\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_REFRESH\_\_CH2 = 0x400, \textcolor{comment}{// DRAM Channel 2 refresh commands}}
\DoxyCodeLine{00037         UNC\_DRAM\_WRITE\_CAS = 0x64, \textcolor{comment}{// DRAM Channel 0 write CAS commands}}
\DoxyCodeLine{00038         UNC\_DRAM\_WRITE\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_WRITE\_CAS\_\_CH0 = 0x100, \textcolor{comment}{// DRAM Channel 0 write CAS commands}}
\DoxyCodeLine{00039         UNC\_DRAM\_WRITE\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_WRITE\_CAS\_\_AUTOPRE\_CH0 = 0x200, \textcolor{comment}{// DRAM Channel 0 write CAS auto page close commands}}
\DoxyCodeLine{00040         UNC\_DRAM\_WRITE\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_WRITE\_CAS\_\_CH1 = 0x400, \textcolor{comment}{// DRAM Channel 1 write CAS commands}}
\DoxyCodeLine{00041         UNC\_DRAM\_WRITE\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_WRITE\_CAS\_\_AUTOPRE\_CH1 = 0x800, \textcolor{comment}{// DRAM Channel 1 write CAS auto page close commands}}
\DoxyCodeLine{00042         UNC\_DRAM\_WRITE\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_WRITE\_CAS\_\_CH2 = 0x1000, \textcolor{comment}{// DRAM Channel 2 write CAS commands}}
\DoxyCodeLine{00043         UNC\_DRAM\_WRITE\_CAS\_\_MASK\_\_WSM\_UNC\_UNC\_DRAM\_WRITE\_CAS\_\_AUTOPRE\_CH2 = 0x2000, \textcolor{comment}{// DRAM Channel 2 write CAS auto page close commands}}
\DoxyCodeLine{00044         UNC\_GQ\_ALLOC = 0x3, \textcolor{comment}{// GQ read tracker requests}}
\DoxyCodeLine{00045         UNC\_GQ\_ALLOC\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_ALLOC\_\_READ\_TRACKER = 0x100, \textcolor{comment}{// GQ read tracker requests}}
\DoxyCodeLine{00046         UNC\_GQ\_ALLOC\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_ALLOC\_\_RT\_LLC\_MISS = 0x200, \textcolor{comment}{// GQ read tracker LLC misses}}
\DoxyCodeLine{00047         UNC\_GQ\_ALLOC\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_ALLOC\_\_RT\_TO\_LLC\_RESP = 0x400, \textcolor{comment}{// GQ read tracker LLC requests}}
\DoxyCodeLine{00048         UNC\_GQ\_ALLOC\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_ALLOC\_\_RT\_TO\_RTID\_ACQUIRED = 0x800, \textcolor{comment}{// GQ read tracker LLC miss to RTID acquired}}
\DoxyCodeLine{00049         UNC\_GQ\_ALLOC\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_ALLOC\_\_WT\_TO\_RTID\_ACQUIRED = 0x1000, \textcolor{comment}{// GQ write tracker LLC miss to RTID acquired}}
\DoxyCodeLine{00050         UNC\_GQ\_ALLOC\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_ALLOC\_\_WRITE\_TRACKER = 0x2000, \textcolor{comment}{// GQ write tracker LLC misses}}
\DoxyCodeLine{00051         UNC\_GQ\_ALLOC\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_ALLOC\_\_PEER\_PROBE\_TRACKER = 0x4000, \textcolor{comment}{// GQ peer probe tracker requests}}
\DoxyCodeLine{00052         UNC\_GQ\_CYCLES\_FULL = 0x0, \textcolor{comment}{// Cycles GQ read tracker is full.}}
\DoxyCodeLine{00053         UNC\_GQ\_CYCLES\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_CYCLES\_FULL\_\_READ\_TRACKER = 0x100, \textcolor{comment}{// Cycles GQ read tracker is full.}}
\DoxyCodeLine{00054         UNC\_GQ\_CYCLES\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_CYCLES\_FULL\_\_WRITE\_TRACKER = 0x200, \textcolor{comment}{// Cycles GQ write tracker is full.}}
\DoxyCodeLine{00055         UNC\_GQ\_CYCLES\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_CYCLES\_FULL\_\_PEER\_PROBE\_TRACKER = 0x400, \textcolor{comment}{// Cycles GQ peer probe tracker is full.}}
\DoxyCodeLine{00056         UNC\_GQ\_CYCLES\_NOT\_EMPTY = 0x1, \textcolor{comment}{// Cycles GQ read tracker is busy}}
\DoxyCodeLine{00057         UNC\_GQ\_CYCLES\_NOT\_EMPTY\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_CYCLES\_NOT\_EMPTY\_\_READ\_TRACKER = 0x100, \textcolor{comment}{// Cycles GQ read tracker is busy}}
\DoxyCodeLine{00058         UNC\_GQ\_CYCLES\_NOT\_EMPTY\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_CYCLES\_NOT\_EMPTY\_\_WRITE\_TRACKER = 0x200, \textcolor{comment}{// Cycles GQ write tracker is busy}}
\DoxyCodeLine{00059         UNC\_GQ\_CYCLES\_NOT\_EMPTY\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_CYCLES\_NOT\_EMPTY\_\_PEER\_PROBE\_TRACKER = 0x400, \textcolor{comment}{// Cycles GQ peer probe tracker is busy}}
\DoxyCodeLine{00060         UNC\_GQ\_DATA\_FROM = 0x4, \textcolor{comment}{// Cycles GQ data is imported}}
\DoxyCodeLine{00061         UNC\_GQ\_DATA\_FROM\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_DATA\_FROM\_\_QPI = 0x100, \textcolor{comment}{// Cycles GQ data is imported from Quickpath interface}}
\DoxyCodeLine{00062         UNC\_GQ\_DATA\_FROM\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_DATA\_FROM\_\_QMC = 0x200, \textcolor{comment}{// Cycles GQ data is imported from Quickpath memory interface}}
\DoxyCodeLine{00063         UNC\_GQ\_DATA\_FROM\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_DATA\_FROM\_\_LLC = 0x400, \textcolor{comment}{// Cycles GQ data is imported from LLC}}
\DoxyCodeLine{00064         UNC\_GQ\_DATA\_FROM\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_DATA\_FROM\_\_CORES\_02 = 0x800, \textcolor{comment}{// Cycles GQ data is imported from Cores 0 and 2}}
\DoxyCodeLine{00065         UNC\_GQ\_DATA\_FROM\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_DATA\_FROM\_\_CORES\_13 = 0x1000, \textcolor{comment}{// Cycles GQ data is imported from Cores 1 and 3}}
\DoxyCodeLine{00066         UNC\_GQ\_DATA\_TO = 0x5, \textcolor{comment}{// Cycles GQ data is exported}}
\DoxyCodeLine{00067         UNC\_GQ\_DATA\_TO\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_DATA\_TO\_\_QPI\_QMC = 0x100, \textcolor{comment}{// Cycles GQ data sent to the QPI or QMC}}
\DoxyCodeLine{00068         UNC\_GQ\_DATA\_TO\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_DATA\_TO\_\_LLC = 0x200, \textcolor{comment}{// Cycles GQ data sent to LLC}}
\DoxyCodeLine{00069         UNC\_GQ\_DATA\_TO\_\_MASK\_\_WSM\_UNC\_UNC\_GQ\_DATA\_TO\_\_CORES = 0x400, \textcolor{comment}{// Cycles GQ data sent to cores}}
\DoxyCodeLine{00070         UNC\_LLC\_HITS = 0x8, \textcolor{comment}{// Number of LLC read hits}}
\DoxyCodeLine{00071         UNC\_LLC\_HITS\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_HITS\_\_READ = 0x100, \textcolor{comment}{// Number of LLC read hits}}
\DoxyCodeLine{00072         UNC\_LLC\_HITS\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_HITS\_\_WRITE = 0x200, \textcolor{comment}{// Number of LLC write hits}}
\DoxyCodeLine{00073         UNC\_LLC\_HITS\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_HITS\_\_PROBE = 0x400, \textcolor{comment}{// Number of LLC peer probe hits}}
\DoxyCodeLine{00074         UNC\_LLC\_HITS\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_HITS\_\_ANY = 0x300, \textcolor{comment}{// Number of LLC hits}}
\DoxyCodeLine{00075         UNC\_LLC\_LINES\_IN = 0xa, \textcolor{comment}{// LLC lines allocated in M state}}
\DoxyCodeLine{00076         UNC\_LLC\_LINES\_IN\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_LINES\_IN\_\_M\_STATE = 0x100, \textcolor{comment}{// LLC lines allocated in M state}}
\DoxyCodeLine{00077         UNC\_LLC\_LINES\_IN\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_LINES\_IN\_\_E\_STATE = 0x200, \textcolor{comment}{// LLC lines allocated in E state}}
\DoxyCodeLine{00078         UNC\_LLC\_LINES\_IN\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_LINES\_IN\_\_S\_STATE = 0x400, \textcolor{comment}{// LLC lines allocated in S state}}
\DoxyCodeLine{00079         UNC\_LLC\_LINES\_IN\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_LINES\_IN\_\_F\_STATE = 0x800, \textcolor{comment}{// LLC lines allocated in F state}}
\DoxyCodeLine{00080         UNC\_LLC\_LINES\_IN\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_LINES\_IN\_\_ANY = 0xf00, \textcolor{comment}{// LLC lines allocated}}
\DoxyCodeLine{00081         UNC\_LLC\_LINES\_OUT = 0xb, \textcolor{comment}{// LLC lines victimized in M state}}
\DoxyCodeLine{00082         UNC\_LLC\_LINES\_OUT\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_LINES\_OUT\_\_M\_STATE = 0x100, \textcolor{comment}{// LLC lines victimized in M state}}
\DoxyCodeLine{00083         UNC\_LLC\_LINES\_OUT\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_LINES\_OUT\_\_E\_STATE = 0x200, \textcolor{comment}{// LLC lines victimized in E state}}
\DoxyCodeLine{00084         UNC\_LLC\_LINES\_OUT\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_LINES\_OUT\_\_S\_STATE = 0x400, \textcolor{comment}{// LLC lines victimized in S state}}
\DoxyCodeLine{00085         UNC\_LLC\_LINES\_OUT\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_LINES\_OUT\_\_I\_STATE = 0x800, \textcolor{comment}{// LLC lines victimized in I state}}
\DoxyCodeLine{00086         UNC\_LLC\_LINES\_OUT\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_LINES\_OUT\_\_F\_STATE = 0x1000, \textcolor{comment}{// LLC lines victimized in F state}}
\DoxyCodeLine{00087         UNC\_LLC\_LINES\_OUT\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_LINES\_OUT\_\_ANY = 0x1f00, \textcolor{comment}{// LLC lines victimized}}
\DoxyCodeLine{00088         UNC\_LLC\_MISS = 0x9, \textcolor{comment}{// Number of LLC read misses}}
\DoxyCodeLine{00089         UNC\_LLC\_MISS\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_MISS\_\_READ = 0x100, \textcolor{comment}{// Number of LLC read misses}}
\DoxyCodeLine{00090         UNC\_LLC\_MISS\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_MISS\_\_WRITE = 0x200, \textcolor{comment}{// Number of LLC write misses}}
\DoxyCodeLine{00091         UNC\_LLC\_MISS\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_MISS\_\_PROBE = 0x400, \textcolor{comment}{// Number of LLC peer probe misses}}
\DoxyCodeLine{00092         UNC\_LLC\_MISS\_\_MASK\_\_WSM\_UNC\_UNC\_LLC\_MISS\_\_ANY = 0x300, \textcolor{comment}{// Number of LLC misses}}
\DoxyCodeLine{00093         UNC\_QHL\_ADDRESS\_CONFLICTS = 0x24, \textcolor{comment}{// QHL 2 way address conflicts}}
\DoxyCodeLine{00094         UNC\_QHL\_ADDRESS\_CONFLICTS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_ADDRESS\_CONFLICTS\_\_2WAY = 0x200, \textcolor{comment}{// QHL 2 way address conflicts}}
\DoxyCodeLine{00095         UNC\_QHL\_ADDRESS\_CONFLICTS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_ADDRESS\_CONFLICTS\_\_3WAY = 0x400, \textcolor{comment}{// QHL 3 way address conflicts}}
\DoxyCodeLine{00096         UNC\_QHL\_CONFLICT\_CYCLES = 0x25, \textcolor{comment}{// QHL IOH Tracker conflict cycles}}
\DoxyCodeLine{00097         UNC\_QHL\_CONFLICT\_CYCLES\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_CONFLICT\_CYCLES\_\_IOH = 0x100, \textcolor{comment}{// QHL IOH Tracker conflict cycles}}
\DoxyCodeLine{00098         UNC\_QHL\_CONFLICT\_CYCLES\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_CONFLICT\_CYCLES\_\_REMOTE = 0x200, \textcolor{comment}{// QHL Remote Tracker conflict cycles}}
\DoxyCodeLine{00099         UNC\_QHL\_CONFLICT\_CYCLES\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_CONFLICT\_CYCLES\_\_LOCAL = 0x400, \textcolor{comment}{// QHL Local Tracker conflict cycles}}
\DoxyCodeLine{00100         UNC\_QHL\_CYCLES\_FULL = 0x21, \textcolor{comment}{// Cycles QHL  Remote Tracker is full}}
\DoxyCodeLine{00101         UNC\_QHL\_CYCLES\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_CYCLES\_FULL\_\_REMOTE = 0x200, \textcolor{comment}{// Cycles QHL  Remote Tracker is full}}
\DoxyCodeLine{00102         UNC\_QHL\_CYCLES\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_CYCLES\_FULL\_\_LOCAL = 0x400, \textcolor{comment}{// Cycles QHL Local Tracker is full}}
\DoxyCodeLine{00103         UNC\_QHL\_CYCLES\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_CYCLES\_FULL\_\_IOH = 0x100, \textcolor{comment}{// Cycles QHL IOH Tracker is full}}
\DoxyCodeLine{00104         UNC\_QHL\_CYCLES\_NOT\_EMPTY = 0x22, \textcolor{comment}{// Cycles QHL Tracker is not empty}}
\DoxyCodeLine{00105         UNC\_QHL\_CYCLES\_NOT\_EMPTY\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_CYCLES\_NOT\_EMPTY\_\_IOH = 0x100, \textcolor{comment}{// Cycles QHL IOH is busy}}
\DoxyCodeLine{00106         UNC\_QHL\_CYCLES\_NOT\_EMPTY\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_CYCLES\_NOT\_EMPTY\_\_REMOTE = 0x200, \textcolor{comment}{// Cycles QHL Remote Tracker is busy}}
\DoxyCodeLine{00107         UNC\_QHL\_CYCLES\_NOT\_EMPTY\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_CYCLES\_NOT\_EMPTY\_\_LOCAL = 0x400, \textcolor{comment}{// Cycles QHL Local Tracker is busy}}
\DoxyCodeLine{00108         UNC\_QHL\_FRC\_ACK\_CNFLTS = 0x33, \textcolor{comment}{// QHL FrcAckCnflts sent to local home}}
\DoxyCodeLine{00109         UNC\_QHL\_FRC\_ACK\_CNFLTS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_FRC\_ACK\_CNFLTS\_\_LOCAL = 0x400, \textcolor{comment}{// QHL FrcAckCnflts sent to local home}}
\DoxyCodeLine{00110         UNC\_QHL\_SLEEPS = 0x34, \textcolor{comment}{// Number of occurrences a request was put to sleep}}
\DoxyCodeLine{00111         UNC\_QHL\_SLEEPS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_SLEEPS\_\_IOH\_ORDER = 0x100, \textcolor{comment}{// Due to IOH ordering (write after read) conflicts}}
\DoxyCodeLine{00112         UNC\_QHL\_SLEEPS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_SLEEPS\_\_REMOTE\_ORDER = 0x200, \textcolor{comment}{// Due to remote socket ordering (write after read) conflicts}}
\DoxyCodeLine{00113         UNC\_QHL\_SLEEPS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_SLEEPS\_\_LOCAL\_ORDER = 0x400, \textcolor{comment}{// Due to local socket ordering (write after read) conflicts}}
\DoxyCodeLine{00114         UNC\_QHL\_SLEEPS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_SLEEPS\_\_IOH\_CONFLICT = 0x800, \textcolor{comment}{// Due to IOH address conflicts}}
\DoxyCodeLine{00115         UNC\_QHL\_SLEEPS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_SLEEPS\_\_REMOTE\_CONFLICT = 0x1000, \textcolor{comment}{// Due to remote socket address conflicts}}
\DoxyCodeLine{00116         UNC\_QHL\_SLEEPS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_SLEEPS\_\_LOCAL\_CONFLICT = 0x2000, \textcolor{comment}{// Due to local socket address conflicts}}
\DoxyCodeLine{00117         UNC\_QHL\_OCCUPANCY = 0x23, \textcolor{comment}{// Cycles QHL Tracker Allocate to Deallocate Read Occupancy}}
\DoxyCodeLine{00118         UNC\_QHL\_OCCUPANCY\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_OCCUPANCY\_\_IOH = 0x100, \textcolor{comment}{// Cycles QHL IOH Tracker Allocate to Deallocate Read Occupancy}}
\DoxyCodeLine{00119         UNC\_QHL\_OCCUPANCY\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_OCCUPANCY\_\_REMOTE = 0x200, \textcolor{comment}{// Cycles QHL Remote Tracker Allocate to Deallocate Read Occupancy}}
\DoxyCodeLine{00120         UNC\_QHL\_OCCUPANCY\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_OCCUPANCY\_\_LOCAL = 0x400, \textcolor{comment}{// Cycles QHL Local Tracker Allocate to Deallocate Read Occupancy}}
\DoxyCodeLine{00121         UNC\_QHL\_REQUESTS = 0x20, \textcolor{comment}{// Quickpath Home Logic local read requests}}
\DoxyCodeLine{00122         UNC\_QHL\_REQUESTS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_REQUESTS\_\_LOCAL\_READS = 0x1000, \textcolor{comment}{// Quickpath Home Logic local read requests}}
\DoxyCodeLine{00123         UNC\_QHL\_REQUESTS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_REQUESTS\_\_LOCAL\_WRITES = 0x2000, \textcolor{comment}{// Quickpath Home Logic local write requests}}
\DoxyCodeLine{00124         UNC\_QHL\_REQUESTS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_REQUESTS\_\_REMOTE\_READS = 0x400, \textcolor{comment}{// Quickpath Home Logic remote read requests}}
\DoxyCodeLine{00125         UNC\_QHL\_REQUESTS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_REQUESTS\_\_IOH\_READS = 0x100, \textcolor{comment}{// Quickpath Home Logic IOH read requests}}
\DoxyCodeLine{00126         UNC\_QHL\_REQUESTS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_REQUESTS\_\_IOH\_WRITES = 0x200, \textcolor{comment}{// Quickpath Home Logic IOH write requests}}
\DoxyCodeLine{00127         UNC\_QHL\_REQUESTS\_\_MASK\_\_WSM\_UNC\_UNC\_QHL\_REQUESTS\_\_REMOTE\_WRITES = 0x800, \textcolor{comment}{// Quickpath Home Logic remote write requests}}
\DoxyCodeLine{00128         UNC\_QHL\_TO\_QMC\_BYPASS = 0x26, \textcolor{comment}{// Number of requests to QMC that bypass QHL}}
\DoxyCodeLine{00129         UNC\_QMC\_BUSY = 0x29, \textcolor{comment}{// Cycles QMC busy with a read request}}
\DoxyCodeLine{00130         UNC\_QMC\_BUSY\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_BUSY\_\_READ\_CH0 = 0x100, \textcolor{comment}{// Cycles QMC channel 0 busy with a read request}}
\DoxyCodeLine{00131         UNC\_QMC\_BUSY\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_BUSY\_\_READ\_CH1 = 0x200, \textcolor{comment}{// Cycles QMC channel 1 busy with a read request}}
\DoxyCodeLine{00132         UNC\_QMC\_BUSY\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_BUSY\_\_READ\_CH2 = 0x400, \textcolor{comment}{// Cycles QMC channel 2 busy with a read request}}
\DoxyCodeLine{00133         UNC\_QMC\_BUSY\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_BUSY\_\_WRITE\_CH0 = 0x800, \textcolor{comment}{// Cycles QMC channel 0 busy with a write request}}
\DoxyCodeLine{00134         UNC\_QMC\_BUSY\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_BUSY\_\_WRITE\_CH1 = 0x1000, \textcolor{comment}{// Cycles QMC channel 1 busy with a write request}}
\DoxyCodeLine{00135         UNC\_QMC\_BUSY\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_BUSY\_\_WRITE\_CH2 = 0x2000, \textcolor{comment}{// Cycles QMC channel 2 busy with a write request}}
\DoxyCodeLine{00136         UNC\_QMC\_CANCEL = 0x30, \textcolor{comment}{// QMC cancels}}
\DoxyCodeLine{00137         UNC\_QMC\_CANCEL\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_CANCEL\_\_CH0 = 0x100, \textcolor{comment}{// QMC channel 0 cancels}}
\DoxyCodeLine{00138         UNC\_QMC\_CANCEL\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_CANCEL\_\_CH1 = 0x200, \textcolor{comment}{// QMC channel 1 cancels}}
\DoxyCodeLine{00139         UNC\_QMC\_CANCEL\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_CANCEL\_\_CH2 = 0x400, \textcolor{comment}{// QMC channel 2 cancels}}
\DoxyCodeLine{00140         UNC\_QMC\_CANCEL\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_CANCEL\_\_ANY = 0x700, \textcolor{comment}{// QMC cancels}}
\DoxyCodeLine{00141         UNC\_QMC\_CRITICAL\_PRIORITY\_READS = 0x2e, \textcolor{comment}{// QMC critical priority read requests}}
\DoxyCodeLine{00142         UNC\_QMC\_CRITICAL\_PRIORITY\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_CRITICAL\_PRIORITY\_READS\_\_CH0 = 0x100, \textcolor{comment}{// QMC channel 0 critical priority read requests}}
\DoxyCodeLine{00143         UNC\_QMC\_CRITICAL\_PRIORITY\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_CRITICAL\_PRIORITY\_READS\_\_CH1 = 0x200, \textcolor{comment}{// QMC channel 1 critical priority read requests}}
\DoxyCodeLine{00144         UNC\_QMC\_CRITICAL\_PRIORITY\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_CRITICAL\_PRIORITY\_READS\_\_CH2 = 0x400, \textcolor{comment}{// QMC channel 2 critical priority read requests}}
\DoxyCodeLine{00145         UNC\_QMC\_CRITICAL\_PRIORITY\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_CRITICAL\_PRIORITY\_READS\_\_ANY = 0x700, \textcolor{comment}{// QMC critical priority read requests}}
\DoxyCodeLine{00146         UNC\_QMC\_HIGH\_PRIORITY\_READS = 0x2d, \textcolor{comment}{// QMC high priority read requests}}
\DoxyCodeLine{00147         UNC\_QMC\_HIGH\_PRIORITY\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_HIGH\_PRIORITY\_READS\_\_CH0 = 0x100, \textcolor{comment}{// QMC channel 0 high priority read requests}}
\DoxyCodeLine{00148         UNC\_QMC\_HIGH\_PRIORITY\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_HIGH\_PRIORITY\_READS\_\_CH1 = 0x200, \textcolor{comment}{// QMC channel 1 high priority read requests}}
\DoxyCodeLine{00149         UNC\_QMC\_HIGH\_PRIORITY\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_HIGH\_PRIORITY\_READS\_\_CH2 = 0x400, \textcolor{comment}{// QMC channel 2 high priority read requests}}
\DoxyCodeLine{00150         UNC\_QMC\_HIGH\_PRIORITY\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_HIGH\_PRIORITY\_READS\_\_ANY = 0x700, \textcolor{comment}{// QMC high priority read requests}}
\DoxyCodeLine{00151         UNC\_QMC\_ISOC\_FULL = 0x28, \textcolor{comment}{// Cycles DRAM full with isochronous (ISOC) read requests}}
\DoxyCodeLine{00152         UNC\_QMC\_ISOC\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_ISOC\_FULL\_\_READ\_CH0 = 0x100, \textcolor{comment}{// Cycles DRAM channel 0 full with isochronous read requests}}
\DoxyCodeLine{00153         UNC\_QMC\_ISOC\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_ISOC\_FULL\_\_READ\_CH1 = 0x200, \textcolor{comment}{// Cycles DRAM channel 1 full with isochronous read requests}}
\DoxyCodeLine{00154         UNC\_QMC\_ISOC\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_ISOC\_FULL\_\_READ\_CH2 = 0x400, \textcolor{comment}{// Cycles DRAM channel 2 full with isochronous read requests}}
\DoxyCodeLine{00155         UNC\_QMC\_ISOC\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_ISOC\_FULL\_\_WRITE\_CH0 = 0x800, \textcolor{comment}{// Cycles DRAM channel 0 full with isochronous write requests}}
\DoxyCodeLine{00156         UNC\_QMC\_ISOC\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_ISOC\_FULL\_\_WRITE\_CH1 = 0x1000, \textcolor{comment}{// Cycles DRAM channel 1 full with isochronous write requests}}
\DoxyCodeLine{00157         UNC\_QMC\_ISOC\_FULL\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_ISOC\_FULL\_\_WRITE\_CH2 = 0x2000, \textcolor{comment}{// Cycles DRAM channel 2 full with isochronous write requests}}
\DoxyCodeLine{00158         UNC\_IMC\_ISOC\_OCCUPANCY = 0x2b, \textcolor{comment}{// IMC isochronous (ISOC) Read Occupancy}}
\DoxyCodeLine{00159         UNC\_IMC\_ISOC\_OCCUPANCY\_\_MASK\_\_WSM\_UNC\_UNC\_IMC\_ISOC\_OCCUPANCY\_\_CH0 = 0x100, \textcolor{comment}{// IMC channel 0 isochronous read request occupancy}}
\DoxyCodeLine{00160         UNC\_IMC\_ISOC\_OCCUPANCY\_\_MASK\_\_WSM\_UNC\_UNC\_IMC\_ISOC\_OCCUPANCY\_\_CH1 = 0x200, \textcolor{comment}{// IMC channel 1 isochronous read request occupancy}}
\DoxyCodeLine{00161         UNC\_IMC\_ISOC\_OCCUPANCY\_\_MASK\_\_WSM\_UNC\_UNC\_IMC\_ISOC\_OCCUPANCY\_\_CH2 = 0x400, \textcolor{comment}{// IMC channel 2 isochronous read request occupancy}}
\DoxyCodeLine{00162         UNC\_IMC\_ISOC\_OCCUPANCY\_\_MASK\_\_WSM\_UNC\_UNC\_IMC\_ISOC\_OCCUPANCY\_\_ANY = 0x700, \textcolor{comment}{// IMC isochronous read request occupancy}}
\DoxyCodeLine{00163         UNC\_QMC\_NORMAL\_READS = 0x2c, \textcolor{comment}{// QMC normal read requests}}
\DoxyCodeLine{00164         UNC\_QMC\_NORMAL\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_NORMAL\_READS\_\_CH0 = 0x100, \textcolor{comment}{// QMC channel 0 normal read requests}}
\DoxyCodeLine{00165         UNC\_QMC\_NORMAL\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_NORMAL\_READS\_\_CH1 = 0x200, \textcolor{comment}{// QMC channel 1 normal read requests}}
\DoxyCodeLine{00166         UNC\_QMC\_NORMAL\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_NORMAL\_READS\_\_CH2 = 0x400, \textcolor{comment}{// QMC channel 2 normal read requests}}
\DoxyCodeLine{00167         UNC\_QMC\_NORMAL\_READS\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_NORMAL\_READS\_\_ANY = 0x700, \textcolor{comment}{// QMC normal read requests}}
\DoxyCodeLine{00168         UNC\_QMC\_OCCUPANCY = 0x2a, \textcolor{comment}{// QMC Occupancy}}
\DoxyCodeLine{00169         UNC\_QMC\_OCCUPANCY\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_OCCUPANCY\_\_CH0 = 0x100, \textcolor{comment}{// IMC channel 0 normal read request occupancy}}
\DoxyCodeLine{00170         UNC\_QMC\_OCCUPANCY\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_OCCUPANCY\_\_CH1 = 0x200, \textcolor{comment}{// IMC channel 1 normal read request occupancy}}
\DoxyCodeLine{00171         UNC\_QMC\_OCCUPANCY\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_OCCUPANCY\_\_CH2 = 0x400, \textcolor{comment}{// IMC channel 2 normal read request occupancy}}
\DoxyCodeLine{00172         UNC\_QMC\_PRIORITY\_UPDATES = 0x31, \textcolor{comment}{// QMC priority updates}}
\DoxyCodeLine{00173         UNC\_QMC\_PRIORITY\_UPDATES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_PRIORITY\_UPDATES\_\_CH0 = 0x100, \textcolor{comment}{// QMC channel 0 priority updates}}
\DoxyCodeLine{00174         UNC\_QMC\_PRIORITY\_UPDATES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_PRIORITY\_UPDATES\_\_CH1 = 0x200, \textcolor{comment}{// QMC channel 1 priority updates}}
\DoxyCodeLine{00175         UNC\_QMC\_PRIORITY\_UPDATES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_PRIORITY\_UPDATES\_\_CH2 = 0x400, \textcolor{comment}{// QMC channel 2 priority updates}}
\DoxyCodeLine{00176         UNC\_QMC\_PRIORITY\_UPDATES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_PRIORITY\_UPDATES\_\_ANY = 0x700, \textcolor{comment}{// QMC priority updates}}
\DoxyCodeLine{00177         UNC\_IMC\_RETRY = 0x32, \textcolor{comment}{// Number of IMC DRAM channel retries (retries occur in RAS mode only)}}
\DoxyCodeLine{00178         UNC\_IMC\_RETRY\_\_MASK\_\_WSM\_UNC\_UNC\_IMC\_RETRY\_\_CH0 = 0x100, \textcolor{comment}{// Channel 0}}
\DoxyCodeLine{00179         UNC\_IMC\_RETRY\_\_MASK\_\_WSM\_UNC\_UNC\_IMC\_RETRY\_\_CH1 = 0x200, \textcolor{comment}{// Channel 1}}
\DoxyCodeLine{00180         UNC\_IMC\_RETRY\_\_MASK\_\_WSM\_UNC\_UNC\_IMC\_RETRY\_\_CH2 = 0x400, \textcolor{comment}{// Channel 2}}
\DoxyCodeLine{00181         UNC\_IMC\_RETRY\_\_MASK\_\_WSM\_UNC\_UNC\_IMC\_RETRY\_\_ANY = 0x700, \textcolor{comment}{// Any channel}}
\DoxyCodeLine{00182         UNC\_QMC\_WRITES = 0x2f, \textcolor{comment}{// QMC cache line writes}}
\DoxyCodeLine{00183         UNC\_QMC\_WRITES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_WRITES\_\_FULL\_CH0 = 0x100, \textcolor{comment}{// QMC channel 0 full cache line writes}}
\DoxyCodeLine{00184         UNC\_QMC\_WRITES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_WRITES\_\_FULL\_CH1 = 0x200, \textcolor{comment}{// QMC channel 1 full cache line writes}}
\DoxyCodeLine{00185         UNC\_QMC\_WRITES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_WRITES\_\_FULL\_CH2 = 0x400, \textcolor{comment}{// QMC channel 2 full cache line writes}}
\DoxyCodeLine{00186         UNC\_QMC\_WRITES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_WRITES\_\_FULL\_ANY = 0x700, \textcolor{comment}{// QMC full cache line writes}}
\DoxyCodeLine{00187         UNC\_QMC\_WRITES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_WRITES\_\_PARTIAL\_CH0 = 0x800, \textcolor{comment}{// QMC channel 0 partial cache line writes}}
\DoxyCodeLine{00188         UNC\_QMC\_WRITES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_WRITES\_\_PARTIAL\_CH1 = 0x1000, \textcolor{comment}{// QMC channel 1 partial cache line writes}}
\DoxyCodeLine{00189         UNC\_QMC\_WRITES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_WRITES\_\_PARTIAL\_CH2 = 0x2000, \textcolor{comment}{// QMC channel 2 partial cache line writes}}
\DoxyCodeLine{00190         UNC\_QMC\_WRITES\_\_MASK\_\_WSM\_UNC\_UNC\_QMC\_WRITES\_\_PARTIAL\_ANY = 0x3800, \textcolor{comment}{// QMC partial cache line writes}}
\DoxyCodeLine{00191         UNC\_QPI\_RX\_NO\_PPT\_CREDIT = 0x43, \textcolor{comment}{// Link 0 snoop stalls due to no PPT entry}}
\DoxyCodeLine{00192         UNC\_QPI\_RX\_NO\_PPT\_CREDIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_RX\_NO\_PPT\_CREDIT\_\_STALLS\_LINK\_0 = 0x100, \textcolor{comment}{// Link 0 snoop stalls due to no PPT entry}}
\DoxyCodeLine{00193         UNC\_QPI\_RX\_NO\_PPT\_CREDIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_RX\_NO\_PPT\_CREDIT\_\_STALLS\_LINK\_1 = 0x200, \textcolor{comment}{// Link 1 snoop stalls due to no PPT entry}}
\DoxyCodeLine{00194         UNC\_QPI\_TX\_HEADER = 0x42, \textcolor{comment}{// Cycles link 0 outbound header busy}}
\DoxyCodeLine{00195         UNC\_QPI\_TX\_HEADER\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_HEADER\_\_BUSY\_LINK\_0 = 0x200, \textcolor{comment}{// Cycles link 0 outbound header busy}}
\DoxyCodeLine{00196         UNC\_QPI\_TX\_HEADER\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_HEADER\_\_BUSY\_LINK\_1 = 0x800, \textcolor{comment}{// Cycles link 1 outbound header busy}}
\DoxyCodeLine{00197         UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT = 0x41, \textcolor{comment}{// Cycles QPI outbound stalls}}
\DoxyCodeLine{00198         UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_DRS\_LINK\_0 = 0x100, \textcolor{comment}{// Cycles QPI outbound link 0 DRS stalled}}
\DoxyCodeLine{00199         UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_NCB\_LINK\_0 = 0x200, \textcolor{comment}{// Cycles QPI outbound link 0 NCB stalled}}
\DoxyCodeLine{00200         UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_NCS\_LINK\_0 = 0x400, \textcolor{comment}{// Cycles QPI outbound link 0 NCS stalled}}
\DoxyCodeLine{00201         UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_DRS\_LINK\_1 = 0x800, \textcolor{comment}{// Cycles QPI outbound link 1 DRS stalled}}
\DoxyCodeLine{00202         UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_NCB\_LINK\_1 = 0x1000, \textcolor{comment}{// Cycles QPI outbound link 1 NCB stalled}}
\DoxyCodeLine{00203         UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_NCS\_LINK\_1 = 0x2000, \textcolor{comment}{// Cycles QPI outbound link 1 NCS stalled}}
\DoxyCodeLine{00204         UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_LINK\_0 = 0x700, \textcolor{comment}{// Cycles QPI outbound link 0 multi flit stalled}}
\DoxyCodeLine{00205         UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_MULTI\_FLIT\_\_LINK\_1 = 0x3800, \textcolor{comment}{// Cycles QPI outbound link 1 multi flit stalled}}
\DoxyCodeLine{00206         UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT = 0x40, \textcolor{comment}{// Cycles QPI outbound link stalls}}
\DoxyCodeLine{00207         UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_HOME\_LINK\_0 = 0x100, \textcolor{comment}{// Cycles QPI outbound link 0 HOME stalled}}
\DoxyCodeLine{00208         UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_SNOOP\_LINK\_0 = 0x200, \textcolor{comment}{// Cycles QPI outbound link 0 SNOOP stalled}}
\DoxyCodeLine{00209         UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_NDR\_LINK\_0 = 0x400, \textcolor{comment}{// Cycles QPI outbound link 0 NDR stalled}}
\DoxyCodeLine{00210         UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_HOME\_LINK\_1 = 0x800, \textcolor{comment}{// Cycles QPI outbound link 1 HOME stalled}}
\DoxyCodeLine{00211         UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_SNOOP\_LINK\_1 = 0x1000, \textcolor{comment}{// Cycles QPI outbound link 1 SNOOP stalled}}
\DoxyCodeLine{00212         UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_NDR\_LINK\_1 = 0x2000, \textcolor{comment}{// Cycles QPI outbound link 1 NDR stalled}}
\DoxyCodeLine{00213         UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_LINK\_0 = 0x700, \textcolor{comment}{// Cycles QPI outbound link 0 single flit stalled}}
\DoxyCodeLine{00214         UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_MASK\_\_WSM\_UNC\_UNC\_QPI\_TX\_STALLED\_SINGLE\_FLIT\_\_LINK\_1 = 0x3800, \textcolor{comment}{// Cycles QPI outbound link 1 single flit stalled}}
\DoxyCodeLine{00215         UNC\_SNP\_RESP\_TO\_LOCAL\_HOME = 0x6, \textcolor{comment}{// Local home snoop response}}
\DoxyCodeLine{00216         UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_I\_STATE = 0x100, \textcolor{comment}{// Local home snoop response -\/ LLC does not have cache line}}
\DoxyCodeLine{00217         UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_S\_STATE = 0x200, \textcolor{comment}{// Local home snoop response -\/ LLC has  cache line in S state}}
\DoxyCodeLine{00218         UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_FWD\_S\_STATE = 0x400, \textcolor{comment}{// Local home snoop response -\/ LLC forwarding cache line in S state.}}
\DoxyCodeLine{00219         UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_FWD\_I\_STATE = 0x800, \textcolor{comment}{// Local home snoop response -\/ LLC has forwarded a modified cache line}}
\DoxyCodeLine{00220         UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_CONFLICT = 0x1000, \textcolor{comment}{// Local home conflict snoop response}}
\DoxyCodeLine{00221         UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_LOCAL\_HOME\_\_WB = 0x2000, \textcolor{comment}{// Local home snoop response -\/ LLC has cache line in the M state}}
\DoxyCodeLine{00222         UNC\_SNP\_RESP\_TO\_REMOTE\_HOME = 0x7, \textcolor{comment}{// Remote home snoop response}}
\DoxyCodeLine{00223         UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_I\_STATE = 0x100, \textcolor{comment}{// Remote home snoop response -\/ LLC does not have cache line}}
\DoxyCodeLine{00224         UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_S\_STATE = 0x200, \textcolor{comment}{// Remote home snoop response -\/ LLC has  cache line in S state}}
\DoxyCodeLine{00225         UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_FWD\_S\_STATE = 0x400, \textcolor{comment}{// Remote home snoop response -\/ LLC forwarding cache line in S state.}}
\DoxyCodeLine{00226         UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_FWD\_I\_STATE = 0x800, \textcolor{comment}{// Remote home snoop response -\/ LLC has forwarded a modified cache line}}
\DoxyCodeLine{00227         UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_CONFLICT = 0x1000, \textcolor{comment}{// Remote home conflict snoop response}}
\DoxyCodeLine{00228         UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_WB = 0x2000, \textcolor{comment}{// Remote home snoop response -\/ LLC has cache line in the M state}}
\DoxyCodeLine{00229         UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_MASK\_\_WSM\_UNC\_UNC\_SNP\_RESP\_TO\_REMOTE\_HOME\_\_HITM = 0x2400, \textcolor{comment}{// Remote home snoop response -\/ LLC HITM}}
\DoxyCodeLine{00230         UNC\_THERMAL\_THROTTLING\_TEMP = 0x80, \textcolor{comment}{// Uncore cycles that the PCU records core temperature above threshold}}
\DoxyCodeLine{00231         UNC\_THERMAL\_THROTTLING\_TEMP\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_0 = 0x100, \textcolor{comment}{// Core 0}}
\DoxyCodeLine{00232         UNC\_THERMAL\_THROTTLING\_TEMP\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_1 = 0x200, \textcolor{comment}{// Core 1}}
\DoxyCodeLine{00233         UNC\_THERMAL\_THROTTLING\_TEMP\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_2 = 0x400, \textcolor{comment}{// Core 2}}
\DoxyCodeLine{00234         UNC\_THERMAL\_THROTTLING\_TEMP\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_3 = 0x800, \textcolor{comment}{// Core 3}}
\DoxyCodeLine{00235         UNC\_THERMAL\_THROTTLED\_TEMP = 0x81, \textcolor{comment}{// Uncore cycles that the PCU records that core is in power throttled state due to temperature being above threshold}}
\DoxyCodeLine{00236         UNC\_THERMAL\_THROTTLED\_TEMP\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_0 = 0x100, \textcolor{comment}{// Core 0}}
\DoxyCodeLine{00237         UNC\_THERMAL\_THROTTLED\_TEMP\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_1 = 0x200, \textcolor{comment}{// Core 1}}
\DoxyCodeLine{00238         UNC\_THERMAL\_THROTTLED\_TEMP\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_2 = 0x400, \textcolor{comment}{// Core 2}}
\DoxyCodeLine{00239         UNC\_THERMAL\_THROTTLED\_TEMP\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_3 = 0x800, \textcolor{comment}{// Core 3}}
\DoxyCodeLine{00240         UNC\_PROCHOT\_ASSERTION = 0x82, \textcolor{comment}{// Number of system assertions of PROCHOT indicating the entire processor has exceeded the thermal limit}}
\DoxyCodeLine{00241         UNC\_THERMAL\_THROTTLING\_PROCHOT = 0x83, \textcolor{comment}{// Uncore cycles that the PCU records that core is in power throttled state due PROCHOT assertions}}
\DoxyCodeLine{00242         UNC\_THERMAL\_THROTTLING\_PROCHOT\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_0 = 0x100, \textcolor{comment}{// Core 0}}
\DoxyCodeLine{00243         UNC\_THERMAL\_THROTTLING\_PROCHOT\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_1 = 0x200, \textcolor{comment}{// Core 1}}
\DoxyCodeLine{00244         UNC\_THERMAL\_THROTTLING\_PROCHOT\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_2 = 0x400, \textcolor{comment}{// Core 2}}
\DoxyCodeLine{00245         UNC\_THERMAL\_THROTTLING\_PROCHOT\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_3 = 0x800, \textcolor{comment}{// Core 3}}
\DoxyCodeLine{00246         UNC\_TURBO\_MODE = 0x84, \textcolor{comment}{// Uncore cycles that a core is operating in turbo mode}}
\DoxyCodeLine{00247         UNC\_TURBO\_MODE\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_0 = 0x100, \textcolor{comment}{// Core 0}}
\DoxyCodeLine{00248         UNC\_TURBO\_MODE\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_1 = 0x200, \textcolor{comment}{// Core 1}}
\DoxyCodeLine{00249         UNC\_TURBO\_MODE\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_2 = 0x400, \textcolor{comment}{// Core 2}}
\DoxyCodeLine{00250         UNC\_TURBO\_MODE\_\_MASK\_\_WSM\_UNC\_UNC\_THERMAL\_THROTTLING\_TEMP\_\_CORE\_3 = 0x800, \textcolor{comment}{// Core 3}}
\DoxyCodeLine{00251         UNC\_CYCLES\_UNHALTED\_L3\_FLL\_ENABLE = 0x85, \textcolor{comment}{// Uncore cycles where at least one core is unhalted and all L3 ways are enabled}}
\DoxyCodeLine{00252         UNC\_CYCLES\_UNHALTED\_L3\_FLL\_DISABLE = 0x86, \textcolor{comment}{// Uncore cycles where at least one core is unhalted and all L3 ways are disabled}}
\DoxyCodeLine{00253         }
\DoxyCodeLine{00254     \};}
\DoxyCodeLine{00255 \};}
\DoxyCodeLine{00256 }
\DoxyCodeLine{00257 \textcolor{keyword}{namespace }wsm\_unc = optkit::intel::wsm\_unc;}

\end{DoxyCode}
