HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:code_1_a
Implementation;Synthesis||null||@N: Running in 64-bit mode||code_1_a.srr(11);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||code_1_a.srr(15);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/15||null;null
Implementation;Synthesis|| CD720 ||@N: Setting time resolution to ps||code_1_a.srr(18);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/18||std.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd'/linenumber/146
Implementation;Synthesis||null||@N: Top entity is set to code_1_a.||code_1_a.srr(19);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/19||code_1_a.vhd(22);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/22
Implementation;Synthesis|| CD231 ||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||code_1_a.srr(27);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/27||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis|| CD630 ||@N: Synthesizing work.code_1_a.architecture_code_1_a.||code_1_a.srr(28);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/28||code_1_a.vhd(22);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/22
Implementation;Synthesis|| CL159 ||@N: Input AO8 is unused.||code_1_a.srr(30);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/30||code_1_a.vhd(29);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/29
Implementation;Synthesis|| CL159 ||@N: Input DI17 is unused.||code_1_a.srr(31);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/31||code_1_a.vhd(31);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/31
Implementation;Synthesis|| CL159 ||@N: Input DI19 is unused.||code_1_a.srr(32);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/32||code_1_a.vhd(31);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/31
Implementation;Synthesis|| CL159 ||@N: Input DI21 is unused.||code_1_a.srr(33);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/33||code_1_a.vhd(31);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/31
Implementation;Synthesis|| CL159 ||@N: Input DI23 is unused.||code_1_a.srr(34);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/34||code_1_a.vhd(31);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/31
Implementation;Synthesis|| CL159 ||@N: Input DI30 is unused.||code_1_a.srr(35);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/35||code_1_a.vhd(33);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/33
Implementation;Synthesis|| CL159 ||@N: Input DI31 is unused.||code_1_a.srr(36);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/36||code_1_a.vhd(33);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/33
Implementation;Synthesis|| CL159 ||@N: Input DI32 is unused.||code_1_a.srr(37);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/37||code_1_a.vhd(33);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/33
Implementation;Synthesis|| CL159 ||@N: Input DI33 is unused.||code_1_a.srr(38);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/38||code_1_a.vhd(33);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/33
Implementation;Synthesis|| CL159 ||@N: Input DI34 is unused.||code_1_a.srr(39);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/39||code_1_a.vhd(33);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/33
Implementation;Synthesis|| CL159 ||@N: Input DI35 is unused.||code_1_a.srr(40);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/40||code_1_a.vhd(33);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/33
Implementation;Synthesis|| CL159 ||@N: Input DI36 is unused.||code_1_a.srr(41);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/41||code_1_a.vhd(33);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/33
Implementation;Synthesis|| CL159 ||@N: Input DI70 is unused.||code_1_a.srr(42);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/42||code_1_a.vhd(35);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/35
Implementation;Synthesis|| CL159 ||@N: Input DI49 is unused.||code_1_a.srr(43);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/43||code_1_a.vhd(41);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/41
Implementation;Synthesis|| CL159 ||@N: Input DI50 is unused.||code_1_a.srr(44);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/44||code_1_a.vhd(41);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/41
Implementation;Synthesis|| CL159 ||@N: Input AI30 is unused.||code_1_a.srr(45);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/45||code_1_a.vhd(43);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\hdl\code_1_a.vhd'/linenumber/43
Implementation;Synthesis||null||@N: Running in 64-bit mode||code_1_a.srr(56);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/56||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||code_1_a.srr(77);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/77||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||code_1_a.srr(99);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/99||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||code_1_a.srr(100);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/100||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.sap.||code_1_a.srr(121);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/121||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||code_1_a.srr(146);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/146||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||code_1_a.srr(147);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/147||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||code_1_a.srr(252);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/252||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||code_1_a.srr(254);liberoaction://cross_probe/hdl/file/'D:\Trainee\APK\condtn_1_a\synthesis\code_1_a.srr'/linenumber/254||null;null
