 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:32:04 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_191 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_68 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_191/CK (DFF_X2)                      0.0000     0.0000 r
  R_191/Q (DFF_X2)                       0.6735     0.6735 f
  U751/ZN (XNOR2_X1)                     0.4241     1.0976 r
  U1151/ZN (XNOR2_X1)                    0.3994     1.4970 r
  U1152/ZN (XNOR2_X1)                    0.3571     1.8541 r
  U1157/ZN (INV_X1)                      0.0953     1.9494 f
  U791/ZN (NAND4_X1)                     0.1722     2.1216 r
  R_68/D (DFF_X1)                        0.0000     2.1216 r
  data arrival time                                 2.1216

  clock clk (rise edge)                  2.4320     2.4320
  clock network delay (ideal)            0.0000     2.4320
  clock uncertainty                     -0.0500     2.3820
  R_68/CK (DFF_X1)                       0.0000     2.3820 r
  library setup time                    -0.2532     2.1288
  data required time                                2.1288
  -----------------------------------------------------------
  data required time                                2.1288
  data arrival time                                -2.1216
  -----------------------------------------------------------
  slack (MET)                                       0.0072


1
