Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 31 16:02:26 2022
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sccomp_timing_summary_routed.rpt -pb sccomp_timing_summary_routed.pb -rpx sccomp_timing_summary_routed.rpx -warn_on_violation
| Design       : sccomp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sw_i[1] (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_div_reg[25]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_div_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16_2/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.834        0.000                      0                   57        0.107        0.000                      0                   57       49.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.834        0.000                      0                   57        0.107        0.000                      0                   57       49.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.834ns  (required time - arrival time)
  Source:                 u_seg7x16_2/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.966ns (23.431%)  route 3.157ns (76.569%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_seg7x16_2/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  u_seg7x16_2/i_data_store_reg[28]/Q
                         net (fo=18, routed)          1.204     6.950    u_seg7x16_2/data3[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.299     7.249 r  u_seg7x16_2/o_seg_r[6]_i_29/O
                         net (fo=1, routed)           0.967     8.215    u_seg7x16_2/o_seg_r[6]_i_29_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  u_seg7x16_2/o_seg_r[6]_i_10/O
                         net (fo=7, routed)           0.986     9.325    u_seg7x16_2/o_seg_r[6]_i_10_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.124     9.449 r  u_seg7x16_2/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.449    u_seg7x16_2/o_seg_r[0]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605   105.028    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.287    
                         clock uncertainty           -0.035   105.251    
    SLICE_X1Y95          FDPE (Setup_fdpe_C_D)        0.032   105.283    u_seg7x16_2/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.283    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 95.834    

Slack (MET) :             95.838ns  (required time - arrival time)
  Source:                 u_seg7x16_2/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.966ns (23.459%)  route 3.152ns (76.541%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_seg7x16_2/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  u_seg7x16_2/i_data_store_reg[28]/Q
                         net (fo=18, routed)          1.204     6.950    u_seg7x16_2/data3[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.299     7.249 r  u_seg7x16_2/o_seg_r[6]_i_29/O
                         net (fo=1, routed)           0.967     8.215    u_seg7x16_2/o_seg_r[6]_i_29_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  u_seg7x16_2/o_seg_r[6]_i_10/O
                         net (fo=7, routed)           0.981     9.320    u_seg7x16_2/o_seg_r[6]_i_10_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.124     9.444 r  u_seg7x16_2/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     9.444    u_seg7x16_2/o_seg_r[3]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605   105.028    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.287    
                         clock uncertainty           -0.035   105.251    
    SLICE_X1Y95          FDPE (Setup_fdpe_C_D)        0.031   105.282    u_seg7x16_2/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.282    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                 95.838    

Slack (MET) :             95.852ns  (required time - arrival time)
  Source:                 u_seg7x16_2/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.996ns (24.013%)  route 3.152ns (75.987%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_seg7x16_2/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  u_seg7x16_2/i_data_store_reg[28]/Q
                         net (fo=18, routed)          1.204     6.950    u_seg7x16_2/data3[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.299     7.249 r  u_seg7x16_2/o_seg_r[6]_i_29/O
                         net (fo=1, routed)           0.967     8.215    u_seg7x16_2/o_seg_r[6]_i_29_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  u_seg7x16_2/o_seg_r[6]_i_10/O
                         net (fo=7, routed)           0.981     9.320    u_seg7x16_2/o_seg_r[6]_i_10_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.154     9.474 r  u_seg7x16_2/o_seg_r[6]_i_2/O
                         net (fo=1, routed)           0.000     9.474    u_seg7x16_2/o_seg_r[6]_i_2_n_0
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605   105.028    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.287    
                         clock uncertainty           -0.035   105.251    
    SLICE_X1Y95          FDPE (Setup_fdpe_C_D)        0.075   105.326    u_seg7x16_2/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.326    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 95.852    

Slack (MET) :             96.033ns  (required time - arrival time)
  Source:                 u_seg7x16_2/i_data_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.064ns (27.032%)  route 2.872ns (72.968%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  u_seg7x16_2/i_data_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  u_seg7x16_2/i_data_store_reg[20]/Q
                         net (fo=2, routed)           0.965     6.749    u_seg7x16_2/data2[4]
    SLICE_X2Y96          LUT5 (Prop_lut5_I2_O)        0.153     6.902 r  u_seg7x16_2/o_seg_r[6]_i_21/O
                         net (fo=1, routed)           1.080     7.983    u_seg7x16_2/o_seg_r[6]_i_21_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I2_O)        0.331     8.314 r  u_seg7x16_2/o_seg_r[6]_i_8/O
                         net (fo=7, routed)           0.826     9.140    u_seg7x16_2/o_seg_r[6]_i_8_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.124     9.264 r  u_seg7x16_2/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     9.264    u_seg7x16_2/o_seg_r[1]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605   105.028    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[1]/C
                         clock pessimism              0.275   105.303    
                         clock uncertainty           -0.035   105.267    
    SLICE_X1Y95          FDPE (Setup_fdpe_C_D)        0.029   105.296    u_seg7x16_2/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.296    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 96.033    

Slack (MET) :             96.033ns  (required time - arrival time)
  Source:                 u_seg7x16_2/i_data_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.064ns (27.018%)  route 2.874ns (72.982%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  u_seg7x16_2/i_data_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  u_seg7x16_2/i_data_store_reg[20]/Q
                         net (fo=2, routed)           0.965     6.749    u_seg7x16_2/data2[4]
    SLICE_X2Y96          LUT5 (Prop_lut5_I2_O)        0.153     6.902 f  u_seg7x16_2/o_seg_r[6]_i_21/O
                         net (fo=1, routed)           1.080     7.983    u_seg7x16_2/o_seg_r[6]_i_21_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I2_O)        0.331     8.314 f  u_seg7x16_2/o_seg_r[6]_i_8/O
                         net (fo=7, routed)           0.828     9.142    u_seg7x16_2/o_seg_r[6]_i_8_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.124     9.266 r  u_seg7x16_2/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.266    u_seg7x16_2/o_seg_r[2]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605   105.028    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[2]/C
                         clock pessimism              0.275   105.303    
                         clock uncertainty           -0.035   105.267    
    SLICE_X1Y95          FDPE (Setup_fdpe_C_D)        0.031   105.298    u_seg7x16_2/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.298    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                 96.033    

Slack (MET) :             96.049ns  (required time - arrival time)
  Source:                 u_seg7x16_2/i_data_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.092ns (27.534%)  route 2.874ns (72.466%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  u_seg7x16_2/i_data_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  u_seg7x16_2/i_data_store_reg[20]/Q
                         net (fo=2, routed)           0.965     6.749    u_seg7x16_2/data2[4]
    SLICE_X2Y96          LUT5 (Prop_lut5_I2_O)        0.153     6.902 r  u_seg7x16_2/o_seg_r[6]_i_21/O
                         net (fo=1, routed)           1.080     7.983    u_seg7x16_2/o_seg_r[6]_i_21_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I2_O)        0.331     8.314 r  u_seg7x16_2/o_seg_r[6]_i_8/O
                         net (fo=7, routed)           0.828     9.142    u_seg7x16_2/o_seg_r[6]_i_8_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.152     9.294 r  u_seg7x16_2/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     9.294    u_seg7x16_2/o_seg_r[5]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605   105.028    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[5]/C
                         clock pessimism              0.275   105.303    
                         clock uncertainty           -0.035   105.267    
    SLICE_X1Y95          FDPE (Setup_fdpe_C_D)        0.075   105.342    u_seg7x16_2/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.342    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                 96.049    

Slack (MET) :             96.051ns  (required time - arrival time)
  Source:                 u_seg7x16_2/i_data_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.092ns (27.548%)  route 2.872ns (72.452%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725     5.328    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  u_seg7x16_2/i_data_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  u_seg7x16_2/i_data_store_reg[20]/Q
                         net (fo=2, routed)           0.965     6.749    u_seg7x16_2/data2[4]
    SLICE_X2Y96          LUT5 (Prop_lut5_I2_O)        0.153     6.902 r  u_seg7x16_2/o_seg_r[6]_i_21/O
                         net (fo=1, routed)           1.080     7.983    u_seg7x16_2/o_seg_r[6]_i_21_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I2_O)        0.331     8.314 r  u_seg7x16_2/o_seg_r[6]_i_8/O
                         net (fo=7, routed)           0.826     9.140    u_seg7x16_2/o_seg_r[6]_i_8_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.152     9.292 r  u_seg7x16_2/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     9.292    u_seg7x16_2/o_seg_r[4]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605   105.028    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[4]/C
                         clock pessimism              0.275   105.303    
                         clock uncertainty           -0.035   105.267    
    SLICE_X1Y95          FDPE (Setup_fdpe_C_D)        0.075   105.342    u_seg7x16_2/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.342    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                 96.051    

Slack (MET) :             96.431ns  (required time - arrival time)
  Source:                 u_seg7x16_2/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/o_seg_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.229ns (37.374%)  route 2.059ns (62.626%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_seg7x16_2/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  u_seg7x16_2/i_data_store_reg[28]/Q
                         net (fo=18, routed)          1.070     6.816    u_seg7x16_2/data3[4]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.299     7.115 f  u_seg7x16_2/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     7.115    u_seg7x16_2/o_seg_r[6]_i_12_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.214     7.329 f  u_seg7x16_2/o_seg_r_reg[6]_i_3/O
                         net (fo=1, routed)           0.440     7.768    u_seg7x16_2/seg_data_r__40[6]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.297     8.065 r  u_seg7x16_2/o_seg_r[6]_i_1/O
                         net (fo=7, routed)           0.550     8.615    u_seg7x16_2/o_seg_r[6]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605   105.028    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.287    
                         clock uncertainty           -0.035   105.251    
    SLICE_X1Y95          FDPE (Setup_fdpe_C_CE)      -0.205   105.046    u_seg7x16_2/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 96.431    

Slack (MET) :             96.431ns  (required time - arrival time)
  Source:                 u_seg7x16_2/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/o_seg_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.229ns (37.374%)  route 2.059ns (62.626%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_seg7x16_2/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  u_seg7x16_2/i_data_store_reg[28]/Q
                         net (fo=18, routed)          1.070     6.816    u_seg7x16_2/data3[4]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.299     7.115 f  u_seg7x16_2/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     7.115    u_seg7x16_2/o_seg_r[6]_i_12_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.214     7.329 f  u_seg7x16_2/o_seg_r_reg[6]_i_3/O
                         net (fo=1, routed)           0.440     7.768    u_seg7x16_2/seg_data_r__40[6]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.297     8.065 r  u_seg7x16_2/o_seg_r[6]_i_1/O
                         net (fo=7, routed)           0.550     8.615    u_seg7x16_2/o_seg_r[6]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605   105.028    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.287    
                         clock uncertainty           -0.035   105.251    
    SLICE_X1Y95          FDPE (Setup_fdpe_C_CE)      -0.205   105.046    u_seg7x16_2/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 96.431    

Slack (MET) :             96.431ns  (required time - arrival time)
  Source:                 u_seg7x16_2/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/o_seg_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.229ns (37.374%)  route 2.059ns (62.626%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  u_seg7x16_2/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  u_seg7x16_2/i_data_store_reg[28]/Q
                         net (fo=18, routed)          1.070     6.816    u_seg7x16_2/data3[4]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.299     7.115 f  u_seg7x16_2/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     7.115    u_seg7x16_2/o_seg_r[6]_i_12_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.214     7.329 f  u_seg7x16_2/o_seg_r_reg[6]_i_3/O
                         net (fo=1, routed)           0.440     7.768    u_seg7x16_2/seg_data_r__40[6]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.297     8.065 r  u_seg7x16_2/o_seg_r[6]_i_1/O
                         net (fo=7, routed)           0.550     8.615    u_seg7x16_2/o_seg_r[6]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605   105.028    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  u_seg7x16_2/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.287    
                         clock uncertainty           -0.035   105.251    
    SLICE_X1Y95          FDPE (Setup_fdpe_C_CE)      -0.205   105.046    u_seg7x16_2/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 96.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 clk_div_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  clk_div_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  clk_div_reg[22]/Q
                         net (fo=1, routed)           0.121     1.786    clk_div_reg_n_0_[22]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clk_div_reg[20]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  clk_div_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    clk_div_reg[24]_i_1_n_7
    SLICE_X4Y100         FDCE                                         r  clk_div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  clk_div_reg[24]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    clk_div_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 clk_div_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  clk_div_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  clk_div_reg[22]/Q
                         net (fo=1, routed)           0.121     1.786    clk_div_reg_n_0_[22]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clk_div_reg[20]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  clk_div_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    clk_div_reg[24]_i_1_n_5
    SLICE_X4Y100         FDCE                                         r  clk_div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  clk_div_reg[26]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    clk_div_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clk_div_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  clk_div_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  clk_div_reg[22]/Q
                         net (fo=1, routed)           0.121     1.786    clk_div_reg_n_0_[22]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clk_div_reg[20]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  clk_div_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    clk_div_reg[24]_i_1_n_6
    SLICE_X4Y100         FDCE                                         r  clk_div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  clk_div_reg[25]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    clk_div_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clk_div_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_div_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  clk_div_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  clk_div_reg[22]/Q
                         net (fo=1, routed)           0.121     1.786    clk_div_reg_n_0_[22]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clk_div_reg[20]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  clk_div_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.036    clk_div_reg[24]_i_1_n_4
    SLICE_X4Y100         FDCE                                         r  clk_div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  clk_div_reg[27]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    clk_div_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16_2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  u_seg7x16_2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_seg7x16_2/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.772    u_seg7x16_2/cnt_reg_n_0_[3]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  u_seg7x16_2/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    u_seg7x16_2/cnt_reg[0]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  u_seg7x16_2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  u_seg7x16_2/cnt_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.105     1.627    u_seg7x16_2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16_2/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  u_seg7x16_2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_seg7x16_2/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.773    u_seg7x16_2/cnt_reg_n_0_[11]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  u_seg7x16_2/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    u_seg7x16_2/cnt_reg[8]_i_1_n_4
    SLICE_X3Y94          FDCE                                         r  u_seg7x16_2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  u_seg7x16_2/cnt_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.105     1.628    u_seg7x16_2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16_2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  u_seg7x16_2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_seg7x16_2/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.773    u_seg7x16_2/cnt_reg_n_0_[7]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  u_seg7x16_2/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    u_seg7x16_2/cnt_reg[4]_i_1_n_4
    SLICE_X3Y93          FDCE                                         r  u_seg7x16_2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  u_seg7x16_2/cnt_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.105     1.628    u_seg7x16_2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_seg7x16_2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  u_seg7x16_2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_seg7x16_2/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.770    u_seg7x16_2/cnt_reg_n_0_[4]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  u_seg7x16_2/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    u_seg7x16_2/cnt_reg[4]_i_1_n_7
    SLICE_X3Y93          FDCE                                         r  u_seg7x16_2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  u_seg7x16_2/cnt_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.105     1.628    u_seg7x16_2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_seg7x16_2/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  u_seg7x16_2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_seg7x16_2/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.770    u_seg7x16_2/cnt_reg_n_0_[8]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  u_seg7x16_2/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    u_seg7x16_2/cnt_reg[8]_i_1_n_7
    SLICE_X3Y94          FDCE                                         r  u_seg7x16_2/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  u_seg7x16_2/cnt_reg[8]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.105     1.628    u_seg7x16_2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_seg7x16_2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16_2/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  u_seg7x16_2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_seg7x16_2/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.774    u_seg7x16_2/cnt_reg_n_0_[10]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  u_seg7x16_2/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    u_seg7x16_2/cnt_reg[8]_i_1_n_5
    SLICE_X3Y94          FDCE                                         r  u_seg7x16_2/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    u_seg7x16_2/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  u_seg7x16_2/cnt_reg[10]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.105     1.628    u_seg7x16_2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X4Y94     clk_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X4Y96     clk_div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X4Y96     clk_div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X4Y97     clk_div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X4Y97     clk_div_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X4Y97     clk_div_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X4Y97     clk_div_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X4Y98     clk_div_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X4Y98     clk_div_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y97     clk_div_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y97     clk_div_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y97     clk_div_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y97     clk_div_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y98     clk_div_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y98     clk_div_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y98     clk_div_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y98     clk_div_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y99     clk_div_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y99     clk_div_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y94     clk_div_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y96     clk_div_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y96     clk_div_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y94     clk_div_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y94     clk_div_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y94     clk_div_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y95     clk_div_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y95     clk_div_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y95     clk_div_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y95     clk_div_reg[7]/C



