# This is a Makefile 
# Defines compilation and linking steps for a program
# Defines 'clean' and 'all' targets

# Variable declaration for compiler and flags
# Use gcc for compilation and flags for warnings and optimization
CC = gcc
CFLAGS = -Wall -O2

# Target for all
# Compiles each source file and links them into final executable named 'program'
# Uses wildcard to include all files ending in '.c'
# Specifies dependencies for each object file

all: program

program: $(wildcard *.c)
	$(CC) $(CFLAGS) -o $@ $^

# Target for cleaning up object and executable files
clean:
	rm -f *.o program