EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A 11000 8500
encoding utf-8
Sheet 1 6
Title "Tedium X8"
Date "2020-03-13"
Rev "20200313"
Comp "ShareBrained Technology, Inc."
Comment1 "Copyright (C) 2020 Jared Boone"
Comment2 "Licensed under CERN-OHL-P v2"
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 6000 5500 1000 1000
U 5E410D46
F0 "power" 50
F1 "power.sch" 50
F2 "FPGA_V1P1" I L 6000 5900 50 
F3 "FRAMER_V3P3" I L 6000 5600 50 
F4 "FRAMER_V1P8" I L 6000 5800 50 
F5 "FPGA_V2P5" I L 6000 5700 50 
$EndSheet
$Sheet
S 4000 4000 1000 500 
U 5E410D7D
F0 "fpga_cfg" 50
F1 "fpga_cfg.sch" 50
F2 "V3P3" I R 5000 4200 50 
F3 "VBUS_FT" O R 5000 4100 50 
F4 "FT_SCLK" I R 5000 4400 50 
F5 "PROGRAMN" I R 5000 4300 50 
$EndSheet
Wire Bus Line
	7500 1100 8500 1100
Wire Bus Line
	7500 1200 8500 1200
Wire Bus Line
	7500 1300 8500 1300
Wire Bus Line
	7500 1400 8500 1400
Wire Bus Line
	7500 1600 8500 1600
Wire Bus Line
	7500 1700 8500 1700
Wire Bus Line
	7500 1800 8500 1800
Wire Bus Line
	7500 1900 8500 1900
Wire Bus Line
	7500 2000 8500 2000
Wire Bus Line
	7500 2100 8500 2100
$Sheet
S 8500 1000 1000 4500
U 5E410D96
F0 "framer" 50
F1 "framer.sch" 50
F2 "TXMSYNC[0..7]" B L 8500 1100 50 
F3 "TXSYNC[0..7]" B L 8500 1200 50 
F4 "TXSER[0..7]" I L 8500 1300 50 
F5 "TXSERCLK[0..7]" B L 8500 1400 50 
F6 "RXCRCSYNC[0..7]" O L 8500 1600 50 
F7 "RXSYNC[0..7]" B L 8500 1700 50 
F8 "RXSER[0..7]" O L 8500 1800 50 
F9 "RXSERCLK[0..7]" B L 8500 1900 50 
F10 "RXSCLK[0..7]" O L 8500 2000 50 
F11 "RXCASYNC[0..7]" O L 8500 2100 50 
F12 "A[0..14]" I L 8500 3300 50 
F13 "D[0..7]" B L 8500 3400 50 
F14 "PCLK" I L 8500 2600 50 
F15 "MCLKIN" I L 8500 4100 50 
F16 "RESET#" I L 8500 2300 50 
F17 "CS#" I L 8500 2700 50 
F18 "RD#" I L 8500 2800 50 
F19 "WR#" I L 8500 2900 50 
F20 "ALE" I L 8500 3000 50 
F21 "ACK0#" I L 8500 3600 50 
F22 "ACK1#" I L 8500 3800 50 
F23 "RDY#" O L 8500 3100 50 
F24 "PTYPE[0..2]" I L 8500 2400 50 
F25 "INT#" O L 8500 3200 50 
F26 "REQ0#" O L 8500 3700 50 
F27 "REQ1#" O L 8500 3900 50 
F28 "E1OSCCLK" O L 8500 4200 50 
F29 "T1OSCCLK" O L 8500 4300 50 
F30 "TXON" I L 8500 4600 50 
F31 "RXTSEL" I L 8500 4700 50 
F32 "8KEXTOSC" I L 8500 4400 50 
F33 "V3P3" I L 8500 5150 50 
$EndSheet
Wire Bus Line
	7500 2400 8500 2400
Wire Bus Line
	7500 3300 8500 3300
Wire Bus Line
	7500 3400 8500 3400
Wire Wire Line
	7500 2300 8500 2300
Wire Wire Line
	7500 4100 8500 4100
Wire Wire Line
	7500 4200 8500 4200
Wire Wire Line
	7500 4300 8500 4300
Wire Wire Line
	7500 2600 8500 2600
Wire Wire Line
	7500 2700 8500 2700
Wire Wire Line
	7500 2800 8500 2800
Wire Wire Line
	7500 2900 8500 2900
Wire Wire Line
	7500 3000 8500 3000
Wire Wire Line
	7500 3100 8500 3100
Wire Wire Line
	7500 3200 8500 3200
Wire Wire Line
	7500 3600 8500 3600
Wire Wire Line
	7500 3700 8500 3700
Wire Wire Line
	7500 3800 8500 3800
Wire Wire Line
	7500 3900 8500 3900
Wire Wire Line
	7500 4600 8500 4600
Wire Wire Line
	7500 4700 8500 4700
Wire Wire Line
	7500 4400 8500 4400
$Sheet
S 6000 1000 1500 3800
U 624693B4
F0 "fpga_bank" 50
F1 "fpga_bank.sch" 50
F2 "TXMSYNC[0..7]" B R 7500 1100 50 
F3 "TXSYNC[0..7]" B R 7500 1200 50 
F4 "TXSER[0..7]" O R 7500 1300 50 
F5 "TXSERCLK[0..7]" B R 7500 1400 50 
F6 "RXCRCSYNC[0..7]" I R 7500 1600 50 
F7 "RXSYNC[0..7]" B R 7500 1700 50 
F8 "RXSER[0..7]" I R 7500 1800 50 
F9 "RXSERCLK[0..7]" B R 7500 1900 50 
F10 "RXSCLK[0..7]" I R 7500 2000 50 
F11 "RXCASYNC[0..7]" I R 7500 2100 50 
F12 "MCLKIN" O R 7500 4100 50 
F13 "E1OSCCLK" I R 7500 4200 50 
F14 "T1OSCCLK" I R 7500 4300 50 
F15 "A[0..14]" O R 7500 3300 50 
F16 "D[0..7]" B R 7500 3400 50 
F17 "FRM_RESET#" O R 7500 2300 50 
F18 "PTYPE[0..2]" O R 7500 2400 50 
F19 "PCLK" O R 7500 2600 50 
F20 "CS#" O R 7500 2700 50 
F21 "RD#" O R 7500 2800 50 
F22 "WR#" O R 7500 2900 50 
F23 "ALE" O R 7500 3000 50 
F24 "RDY#" I R 7500 3100 50 
F25 "INT#" I R 7500 3200 50 
F26 "REQ0#" I R 7500 3700 50 
F27 "REQ1#" I R 7500 3900 50 
F28 "ACK0#" O R 7500 3600 50 
F29 "ACK1#" O R 7500 3800 50 
F30 "TXON" O R 7500 4600 50 
F31 "RXTSEL" O R 7500 4700 50 
F32 "8KEXTOSC" O R 7500 4400 50 
F33 "V3P3" I L 6000 4600 50 
F34 "V1P8" I L 6000 4700 50 
F35 "VBUS_ULPI" O L 6000 4500 50 
F36 "FT_SCLK" O L 6000 4400 50 
F37 "PROGRAMN" O L 6000 4300 50 
$EndSheet
$Sheet
S 4000 5500 1000 1000
U 5E6828F4
F0 "regulator" 50
F1 "regulator.sch" 50
F2 "V3P3_LDO_OUT" O R 5000 5600 50 
F3 "V2P5_LDO_OUT" O R 5000 5700 50 
F4 "V1P8_LDO_OUT" O R 5000 5800 50 
F5 "V1P1_SW_OUT" O R 5000 5900 50 
F6 "VBUS_FT" I R 5000 6100 50 
F7 "VBUS_ULPI" I R 5000 6200 50 
$EndSheet
Wire Wire Line
	8500 5150 5400 5150
Wire Wire Line
	6000 4600 5400 4600
Wire Wire Line
	5400 4600 5400 5150
Wire Wire Line
	6000 4700 5500 4700
Wire Wire Line
	5000 5600 5400 5600
Wire Wire Line
	5000 5700 6000 5700
Wire Wire Line
	5000 5800 5500 5800
Wire Wire Line
	5000 5900 6000 5900
Wire Wire Line
	5400 5150 5400 5600
Connection ~ 5400 5150
Connection ~ 5400 5600
Wire Wire Line
	5400 5600 6000 5600
Wire Wire Line
	5500 4700 5500 5800
Connection ~ 5500 5800
Wire Wire Line
	5500 5800 6000 5800
Wire Wire Line
	5000 4200 5400 4200
Wire Wire Line
	5400 4200 5400 4600
Connection ~ 5400 4600
Wire Wire Line
	5000 4100 5300 4100
Wire Wire Line
	5300 4100 5300 6100
Wire Wire Line
	5300 6100 5000 6100
Wire Wire Line
	6000 4500 5600 4500
Wire Wire Line
	5600 4500 5600 6200
Wire Wire Line
	5600 6200 5000 6200
$Comp
L Mechanical:MountingHole H4
U 1 1 5EDCCA23
P 2500 7000
F 0 "H4" H 2600 7046 50  0000 L CNN
F 1 "MountingHole" H 2600 6955 50  0000 L CNN
F 2 "MountingHole:MountingHole_3.2mm_M3" H 2500 7000 50  0001 C CNN
F 3 "~" H 2500 7000 50  0001 C CNN
	1    2500 7000
	1    0    0    -1  
$EndComp
$Comp
L Mechanical:MountingHole H3
U 1 1 5EDCD101
P 2500 6500
F 0 "H3" H 2600 6546 50  0000 L CNN
F 1 "MountingHole" H 2600 6455 50  0000 L CNN
F 2 "MountingHole:MountingHole_3.2mm_M3" H 2500 6500 50  0001 C CNN
F 3 "~" H 2500 6500 50  0001 C CNN
	1    2500 6500
	1    0    0    -1  
$EndComp
$Comp
L Mechanical:MountingHole H2
U 1 1 5EDCD4E3
P 2500 6000
F 0 "H2" H 2600 6046 50  0000 L CNN
F 1 "MountingHole" H 2600 5955 50  0000 L CNN
F 2 "MountingHole:MountingHole_3.2mm_M3" H 2500 6000 50  0001 C CNN
F 3 "~" H 2500 6000 50  0001 C CNN
	1    2500 6000
	1    0    0    -1  
$EndComp
$Comp
L Mechanical:MountingHole H1
U 1 1 5EDCD8AD
P 2500 5500
F 0 "H1" H 2600 5546 50  0000 L CNN
F 1 "MountingHole" H 2600 5455 50  0000 L CNN
F 2 "MountingHole:MountingHole_3.2mm_M3" H 2500 5500 50  0001 C CNN
F 3 "~" H 2500 5500 50  0001 C CNN
	1    2500 5500
	1    0    0    -1  
$EndComp
Wire Wire Line
	5000 4400 6000 4400
Wire Wire Line
	6000 4300 5000 4300
$EndSCHEMATC
