<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - DAC_NCO_4_ip_src_DAC_NCO_4xSampling_IQ.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../DAC_NCO_4_ip_src_DAC_NCO_4xSampling_IQ.vhd" target="rtwreport_document_frame" id="linkToText_plain">DAC_NCO_4_ip_src_DAC_NCO_4xSampling_IQ.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\pentek_dac_ip_test\DAC_NCO_4_ip_src_DAC_NCO_4xSampling_IQ.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2020-09-15 17:55:20</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 2e-09</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 2e-09</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        2e-09</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- m_axis_data                   ce_out        2e-09</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- m_axis_valid                  ce_out        2e-09</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- s_axis_ready                  ce_out        2e-09</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- </span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="30">   30   </a>
</span><span><a class="LN" id="31">   31   </a>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- </span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- Module: DAC_NCO_4_ip_src_DAC_NCO_4xSampling_IQ</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- Source Path: pentek_dac_ip_test/DAC_NCO_4xSampling_IQ</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- </span>
</span><span><a class="LN" id="38">   38   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="39">   39   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="40">   40   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="41">   41   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="42">   42   </a><span class="KW">USE</span> work.DAC_NCO_4_ip_src_DAC_NCO_4xSampling_IQ_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="43">   43   </a>
</span><span><a class="LN" id="44">   44   </a><span class="KW">ENTITY</span> DAC_NCO_4_ip_src_DAC_NCO_4xSampling_IQ <span class="KW">IS</span>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="46">   46   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>        s_axis_data                       :   <span class="KW">IN</span>    std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="49">   49   </a>        s_axis_valid                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>        m_axis_ready                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="51">   51   </a>        nco_phase_inc_reg                 :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="52">   52   </a>        src_sel_reg                       :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="53">   53   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="54">   54   </a>        m_axis_data                       :   <span class="KW">OUT</span>   std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="55">   55   </a>        m_axis_valid                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="56">   56   </a>        s_axis_ready                      :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="57">   57   </a>        );
</span><span><a class="LN" id="58">   58   </a><span class="KW">END</span> DAC_NCO_4_ip_src_DAC_NCO_4xSampling_IQ;
</span><span><a class="LN" id="59">   59   </a>
</span><span><a class="LN" id="60">   60   </a>
</span><span><a class="LN" id="61">   61   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> DAC_NCO_4_ip_src_DAC_NCO_4xSampling_IQ <span class="KW">IS</span>
</span><span><a class="LN" id="62">   62   </a>
</span><span><a class="LN" id="63">   63   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">COMPONENT</span> DAC_NCO_4_ip_src_Vector_NCO
</span><span><a class="LN" id="65">   65   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="66">   66   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="67">   67   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="68">   68   </a>          inc                             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="69">   69   </a>          dataOut_re                      :   <span class="KW">OUT</span>   vector_of_std_logic_vector16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" id="70">   70   </a>          dataOut_im                      :   <span class="KW">OUT</span>   vector_of_std_logic_vector16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" id="71">   71   </a>          validOut                        :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="72">   72   </a>          );
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="74">   74   </a>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">COMPONENT</span> DAC_NCO_4_ip_src_Pack_Complex_Vector
</span><span><a class="LN" id="76">   76   </a>    <span class="KW">PORT</span>( u_re                            :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" id="77">   77   </a>          u_im                            :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" id="78">   78   </a>          y                               :   <span class="KW">OUT</span>   std_logic_vector(127 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="79">   79   </a>          );
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="81">   81   </a>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">COMPONENT</span> DAC_NCO_4_ip_src_To_Data_Bus1
</span><span><a class="LN" id="83">   83   </a>    <span class="KW">PORT</span>( data                            :   <span class="KW">IN</span>    std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="84">   84   </a>          valid                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="85">   85   </a>          bus_data                        :   <span class="KW">OUT</span>   std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="86">   86   </a>          bus_valid                       :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="87">   87   </a>          );
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="89">   89   </a>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">COMPONENT</span> DAC_NCO_4_ip_src_To_Data_Bus
</span><span><a class="LN" id="91">   91   </a>    <span class="KW">PORT</span>( data                            :   <span class="KW">IN</span>    std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="92">   92   </a>          valid                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="93">   93   </a>          bus_data                        :   <span class="KW">OUT</span>   std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="94">   94   </a>          bus_valid                       :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="95">   95   </a>          );
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="97">   97   </a>
</span><span><a class="LN" id="98">   98   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DAC_NCO_4_ip_src_Vector_NCO
</span><span><a class="LN" id="100">  100   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DAC_NCO_4_ip_src_Vector_NCO(rtl);
</span><span><a class="LN" id="101">  101   </a>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DAC_NCO_4_ip_src_Pack_Complex_Vector
</span><span><a class="LN" id="103">  103   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DAC_NCO_4_ip_src_Pack_Complex_Vector(rtl);
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DAC_NCO_4_ip_src_To_Data_Bus1
</span><span><a class="LN" id="106">  106   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DAC_NCO_4_ip_src_To_Data_Bus1(rtl);
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DAC_NCO_4_ip_src_To_Data_Bus
</span><span><a class="LN" id="109">  109   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DAC_NCO_4_ip_src_To_Data_Bus(rtl);
</span><span><a class="LN" id="110">  110   </a>
</span><span><a class="LN" id="111">  111   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> Vector_NCO_out1_re               : vector_of_std_logic_vector16(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix16 [4]</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> Vector_NCO_out1_im               : vector_of_std_logic_vector16(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix16 [4]</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> Vector_NCO_out2                  : std_logic;
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">SIGNAL</span> y                                : std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">SIGNAL</span> To_Data_Bus1_out1_data           : std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> To_Data_Bus1_out1_valid          : std_logic;
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> s                                : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> To_Data_Bus_out1_data            : std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> To_Data_Bus_out1_valid           : std_logic;
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> To_Data_Bus_out1_data_unsigned   : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> data                             : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> s_1                              : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> data_1                           : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> s_2                              : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> data_2                           : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> s_3                              : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> data_3                           : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> data_4                           : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> valid                            : std_logic;
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> s_4                              : std_logic;
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> valid_1                          : std_logic;
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> s_5                              : std_logic;
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> valid_2                          : std_logic;
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> s_6                              : std_logic;
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> valid_3                          : std_logic;
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> valid_4                          : std_logic;
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : std_logic;
</span><span><a class="LN" id="142">  142   </a>
</span><span><a class="LN" id="143">  143   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="CT">-- AXI Stream Slave</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="146">  146   </a>  <span class="CT">-- AXI Stream Master</span>
</span><span><a class="LN" id="147">  147   </a>
</span><span><a class="LN" id="148" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:108')" name="code2model">  148   </a>  u_Vector_NCO : DAC_NCO_4_ip_src_Vector_NCO
</span><span><a class="LN" id="149" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:108')" name="code2model">  149   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="150" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:108')" name="code2model">  150   </a>              reset =&gt; reset,
</span><span><a class="LN" id="151" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:108')" name="code2model">  151   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="152" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:108')" name="code2model">  152   </a>              inc =&gt; nco_phase_inc_reg,  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="153" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:108')" name="code2model">  153   </a>              dataOut_re =&gt; Vector_NCO_out1_re,  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" id="154" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:108')" name="code2model">  154   </a>              dataOut_im =&gt; Vector_NCO_out1_im,  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" id="155" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:108')" name="code2model">  155   </a>              validOut =&gt; Vector_NCO_out2
</span><span><a class="LN" id="156" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:108')" name="code2model">  156   </a>              );
</span><span><a class="LN" id="157">  157   </a>
</span><span><a class="LN" id="158" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:93')" name="code2model">  158   </a>  u_Pack_Complex_Vector : DAC_NCO_4_ip_src_Pack_Complex_Vector
</span><span><a class="LN" id="159" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:93')" name="code2model">  159   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( u_re =&gt; Vector_NCO_out1_re,  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" id="160" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:93')" name="code2model">  160   </a>              u_im =&gt; Vector_NCO_out1_im,  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" id="161" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:93')" name="code2model">  161   </a>              y =&gt; y  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="162" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:93')" name="code2model">  162   </a>              );
</span><span><a class="LN" id="163">  163   </a>
</span><span><a class="LN" id="164" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:26')" name="code2model">  164   </a>  u_To_Data_Bus1 : DAC_NCO_4_ip_src_To_Data_Bus1
</span><span><a class="LN" id="165" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:26')" name="code2model">  165   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( data =&gt; y,  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="166" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:26')" name="code2model">  166   </a>              valid =&gt; Vector_NCO_out2,
</span><span><a class="LN" id="167" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:26')" name="code2model">  167   </a>              bus_data =&gt; To_Data_Bus1_out1_data,  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="168" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:26')" name="code2model">  168   </a>              bus_valid =&gt; To_Data_Bus1_out1_valid
</span><span><a class="LN" id="169" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:26')" name="code2model">  169   </a>              );
</span><span><a class="LN" id="170">  170   </a>
</span><span><a class="LN" id="171" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:33')" name="code2model">  171   </a>  u_To_Data_Bus : DAC_NCO_4_ip_src_To_Data_Bus
</span><span><a class="LN" id="172" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:33')" name="code2model">  172   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( data =&gt; s_axis_data,  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="173" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:33')" name="code2model">  173   </a>              valid =&gt; s_axis_valid,
</span><span><a class="LN" id="174" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:33')" name="code2model">  174   </a>              bus_data =&gt; To_Data_Bus_out1_data,  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="175" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:33')" name="code2model">  175   </a>              bus_valid =&gt; To_Data_Bus_out1_valid
</span><span><a class="LN" id="176" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:33')" name="code2model">  176   </a>              );
</span><span><a class="LN" id="177">  177   </a>
</span><span><a class="LN" id="178" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  178   </a>  s &lt;= unsigned(To_Data_Bus1_out1_data);
</span><span><a class="LN" id="179">  179   </a>
</span><span><a class="LN" id="180">  180   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="181">  181   </a>
</span><span><a class="LN" id="182" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  182   </a>  To_Data_Bus_out1_data_unsigned &lt;= unsigned(To_Data_Bus_out1_data);
</span><span><a class="LN" id="183">  183   </a>
</span><span><a class="LN" id="184">  184   </a>
</span><span><a class="LN" id="185">  185   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> src_sel_reg &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="186">  186   </a>      '0';
</span><span><a class="LN" id="187">  187   </a>
</span><span><a class="LN" id="188" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  188   </a>  PipelineDelay2_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="189" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  189   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="190" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  190   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="191" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  191   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="192" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  192   </a>        data &lt;= to_unsigned(0, 128);
</span><span><a class="LN" id="193" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  193   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="194" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  194   </a>        data &lt;= s;
</span><span><a class="LN" id="195" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  195   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="196" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  196   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="197" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  197   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineDelay2_1_process;
</span><span><a class="LN" id="198">  198   </a>
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:31')" name="code2model">  200   </a>  s_1 &lt;= data;
</span><span><a class="LN" id="201">  201   </a>
</span><span><a class="LN" id="202" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  202   </a>  PipelineDelay1_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="203" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  203   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="204" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  204   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="205" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  205   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="206" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  206   </a>        data_1 &lt;= to_unsigned(0, 128);
</span><span><a class="LN" id="207" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  207   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="208" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  208   </a>        data_1 &lt;= To_Data_Bus_out1_data_unsigned;
</span><span><a class="LN" id="209" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  209   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="210" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  210   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="211" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  211   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineDelay1_1_process;
</span><span><a class="LN" id="212">  212   </a>
</span><span><a class="LN" id="213">  213   </a>
</span><span><a class="LN" id="214" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:31')" name="code2model">  214   </a>  s_2 &lt;= data_1;
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216">  216   </a>
</span><span><a class="LN" id="217" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:31')" name="code2model">  217   </a>  data_2 &lt;= s_1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="218" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:31')" name="code2model">  218   </a>      s_2;
</span><span><a class="LN" id="219">  219   </a>
</span><span><a class="LN" id="220" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  220   </a>  s_3 &lt;= data_2;
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  222   </a>  PipelineDelay_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="223" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  223   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="224" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  224   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="225" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  225   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="226" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  226   </a>        data_3 &lt;= to_unsigned(0, 128);
</span><span><a class="LN" id="227" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  227   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="228" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  228   </a>        data_3 &lt;= s_3;
</span><span><a class="LN" id="229" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  229   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="230" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  230   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="231" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  231   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineDelay_1_process;
</span><span><a class="LN" id="232">  232   </a>
</span><span><a class="LN" id="233">  233   </a>
</span><span><a class="LN" id="234" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:39')" name="code2model">  234   </a>  data_4 &lt;= data_3;
</span><span><a class="LN" id="235">  235   </a>
</span><span><a class="LN" id="236">  236   </a>  m_axis_data &lt;= std_logic_vector(data_4);
</span><span><a class="LN" id="237">  237   </a>
</span><span><a class="LN" id="238">  238   </a>
</span><span><a class="LN" id="239">  239   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> src_sel_reg &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="240">  240   </a>      '0';
</span><span><a class="LN" id="241">  241   </a>
</span><span><a class="LN" id="242" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  242   </a>  PipelineDelay2_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="243" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  243   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="244" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  244   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="245" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  245   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="246" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  246   </a>        valid &lt;= '0';
</span><span><a class="LN" id="247" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  247   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="248" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  248   </a>        valid &lt;= To_Data_Bus1_out1_valid;
</span><span><a class="LN" id="249" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  249   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="250" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  250   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="251" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:56')" name="code2model">  251   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineDelay2_2_process;
</span><span><a class="LN" id="252">  252   </a>
</span><span><a class="LN" id="253">  253   </a>
</span><span><a class="LN" id="254">  254   </a>  s_4 &lt;= valid;
</span><span><a class="LN" id="255">  255   </a>
</span><span><a class="LN" id="256" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  256   </a>  PipelineDelay1_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="257" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  257   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="258" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  258   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="259" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  259   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="260" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  260   </a>        valid_1 &lt;= '0';
</span><span><a class="LN" id="261" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  261   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="262" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  262   </a>        valid_1 &lt;= To_Data_Bus_out1_valid;
</span><span><a class="LN" id="263" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  263   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="264" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  264   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="265" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:55')" name="code2model">  265   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineDelay1_2_process;
</span><span><a class="LN" id="266">  266   </a>
</span><span><a class="LN" id="267">  267   </a>
</span><span><a class="LN" id="268">  268   </a>  s_5 &lt;= valid_1;
</span><span><a class="LN" id="269">  269   </a>
</span><span><a class="LN" id="270">  270   </a>
</span><span><a class="LN" id="271" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:31')" name="code2model">  271   </a>  valid_2 &lt;= s_4 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="272" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:31')" name="code2model">  272   </a>      s_5;
</span><span><a class="LN" id="273">  273   </a>
</span><span><a class="LN" id="274">  274   </a>  s_6 &lt;= valid_2;
</span><span><a class="LN" id="275">  275   </a>
</span><span><a class="LN" id="276" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  276   </a>  PipelineDelay_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="277" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  277   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="278" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  278   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="279" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  279   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="280" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  280   </a>        valid_3 &lt;= '0';
</span><span><a class="LN" id="281" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  281   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="282" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  282   </a>        valid_3 &lt;= s_6;
</span><span><a class="LN" id="283" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  283   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="284" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  284   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="285" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:54')" name="code2model">  285   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineDelay_2_process;
</span><span><a class="LN" id="286">  286   </a>
</span><span><a class="LN" id="287">  287   </a>
</span><span><a class="LN" id="288">  288   </a>  valid_4 &lt;= valid_3;
</span><span><a class="LN" id="289">  289   </a>
</span><span><a class="LN" id="290" href="matlab:set_param('pentek_dac_ip_test','hiliteAncestors', 'none');coder.internal.code2model('pentek_dac_ip_test:46')" name="code2model">  290   </a>  Constant1_out1 &lt;= '1';
</span><span><a class="LN" id="291">  291   </a>
</span><span><a class="LN" id="292">  292   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="293">  293   </a>
</span><span><a class="LN" id="294">  294   </a>
</span><span><a class="LN" id="295">  295   </a>  m_axis_valid &lt;= valid_4;
</span><span><a class="LN" id="296">  296   </a>
</span><span><a class="LN" id="297">  297   </a>  s_axis_ready &lt;= Constant1_out1;
</span><span><a class="LN" id="298">  298   </a>
</span><span><a class="LN" id="299">  299   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="300">  300   </a>
</span><span><a class="LN" id="301">  301   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
