
# Clock constraints
set altera_reserved_tck { altera_reserved_tck }
create_clock -period 20.00 -name clkin_50  [ get_ports CLK_IN_50MHz ]
create_clock -period 8.0   -name SFP_CLK_125MHz  [ get_ports SFP_CLK]
create_clock -period 8.0   -name refclk1_125MHz  [ get_ports refclk1]
create_clock -period 8.0   -name refclk2_125MHz  [ get_ports refclk2]
create_clock -period 8.0   -name refclk3_125MHz  [ get_ports refclk3]

create_clock -period 100.0   -name tst_pulse  [ get_ports LEMO_IN2]
create_clock -name SFL_CLK -period 50.000 [get_registers {AV_sfl_epcq:AV_sfl_epcq_inst|CLK_CNT[2]}]


 set_clock_groups \
    -exclusive \
    -group [get_clocks {clkin_50}] \



# Automatically constrain PLL and other generated clocks
derive_pll_clocks -create_base_clocks

# Automatically calculate clock uncertainty to jitter and other effects.
derive_clock_uncertainty




# tsu/th constraints

# tco constraints

# tpd constraints

