

================================================================
== Vivado HLS Report for 'decimation2'
================================================================
* Date:           Tue Apr 28 18:38:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulationFM
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.480 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25001|    25001| 0.250 ms | 0.250 ms |  25001|  25001|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    25000|    25000|         2|          -|          -|  12500|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %new_ary_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.06ns)   --->   "br label %1" [demodulation_FM.cpp:230]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%n_0 = phi i14 [ 0, %0 ], [ %n, %._crit_edge ]"   --->   Operation 6 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%phi_urem = phi i14 [ 0, %0 ], [ %select_ln230, %._crit_edge ]" [demodulation_FM.cpp:230]   --->   Operation 7 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.42ns)   --->   "%icmp_ln230 = icmp eq i14 %n_0, -3884" [demodulation_FM.cpp:230]   --->   Operation 8 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12500, i64 12500, i64 12500)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.46ns)   --->   "%n = add i14 %n_0, 1" [demodulation_FM.cpp:230]   --->   Operation 10 'add' 'n' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %4, label %2" [demodulation_FM.cpp:230]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i14 %n_0 to i64" [demodulation_FM.cpp:232]   --->   Operation 12 'zext' 'zext_ln232' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ary_V_addr = getelementptr [12500 x i32]* %ary_V, i64 0, i64 %zext_ln232" [demodulation_FM.cpp:232]   --->   Operation 13 'getelementptr' 'ary_V_addr' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.66ns)   --->   "%value_V = load i32* %ary_V_addr, align 4" [demodulation_FM.cpp:232]   --->   Operation 14 'load' 'value_V' <Predicate = (!icmp_ln230)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [demodulation_FM.cpp:239]   --->   Operation 15 'ret' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 16 [1/2] (2.66ns)   --->   "%value_V = load i32* %ary_V_addr, align 4" [demodulation_FM.cpp:232]   --->   Operation 16 'load' 'value_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i14 %phi_urem to i4" [demodulation_FM.cpp:233]   --->   Operation 17 'trunc' 'trunc_ln233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.08ns)   --->   "%icmp_ln233 = icmp eq i4 %trunc_ln233, 0" [demodulation_FM.cpp:233]   --->   Operation 18 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln233, label %3, label %._crit_edge" [demodulation_FM.cpp:233]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (2.81ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %new_ary_V, i32 %value_V)" [demodulation_FM.cpp:236]   --->   Operation 20 'write' <Predicate = (icmp_ln233)> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br label %._crit_edge" [demodulation_FM.cpp:237]   --->   Operation 21 'br' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.46ns)   --->   "%add_ln230_1 = add i14 %phi_urem, 1" [demodulation_FM.cpp:230]   --->   Operation 22 'add' 'add_ln230_1' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.42ns)   --->   "%icmp_ln230_1 = icmp ult i14 %add_ln230_1, 10" [demodulation_FM.cpp:230]   --->   Operation 23 'icmp' 'icmp_ln230_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.88ns)   --->   "%select_ln230 = select i1 %icmp_ln230_1, i14 %add_ln230_1, i14 0" [demodulation_FM.cpp:230]   --->   Operation 24 'select' 'select_ln230' <Predicate = true> <Delay = 0.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %1" [demodulation_FM.cpp:230]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n', demodulation_FM.cpp:230) [6]  (1.06 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', demodulation_FM.cpp:230) [6]  (0 ns)
	'getelementptr' operation ('ary_V_addr', demodulation_FM.cpp:232) [14]  (0 ns)
	'load' operation ('value.V', demodulation_FM.cpp:232) on array 'ary_V' [15]  (2.66 ns)

 <State 3>: 5.48ns
The critical path consists of the following:
	'load' operation ('value.V', demodulation_FM.cpp:232) on array 'ary_V' [15]  (2.66 ns)
	fifo write on port 'new_ary_V' (demodulation_FM.cpp:236) [20]  (2.82 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
