<stg><name>dense<array<ap_ufixed,10u>,array<ap_fixed<16,6,5,3,0>,1u>,config17></name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:2 %layer16_out_read = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %layer16_out

]]></Node>
<StgValue><ssdm name="layer16_out_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="60">
<![CDATA[
entry:3 %data = trunc i60 %layer16_out_read

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %data_9 = partselect i6 @_ssdm_op_PartSelect.i6.i60.i32.i32, i60 %layer16_out_read, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="data_9"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %data_1 = partselect i6 @_ssdm_op_PartSelect.i6.i60.i32.i32, i60 %layer16_out_read, i32 12, i32 17

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %data_2 = partselect i6 @_ssdm_op_PartSelect.i6.i60.i32.i32, i60 %layer16_out_read, i32 18, i32 23

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %data_3 = partselect i6 @_ssdm_op_PartSelect.i6.i60.i32.i32, i60 %layer16_out_read, i32 24, i32 29

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %data_4 = partselect i6 @_ssdm_op_PartSelect.i6.i60.i32.i32, i60 %layer16_out_read, i32 30, i32 35

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %data_5 = partselect i6 @_ssdm_op_PartSelect.i6.i60.i32.i32, i60 %layer16_out_read, i32 36, i32 41

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %data_6 = partselect i6 @_ssdm_op_PartSelect.i6.i60.i32.i32, i60 %layer16_out_read, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="data_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %data_7 = partselect i6 @_ssdm_op_PartSelect.i6.i60.i32.i32, i60 %layer16_out_read, i32 48, i32 53

]]></Node>
<StgValue><ssdm name="data_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %data_8 = partselect i6 @_ssdm_op_PartSelect.i6.i60.i32.i32, i60 %layer16_out_read, i32 54, i32 59

]]></Node>
<StgValue><ssdm name="data_8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="5">
<![CDATA[
entry:13 %res = call i15 @dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config17>, i6 %data, i6 %data_9, i6 %data_1, i6 %data_2, i6 %data_3, i6 %data_4, i6 %data_5, i6 %data_6, i6 %data_7, i6 %data_8, i5 %w17

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer17_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %layer16_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="5">
<![CDATA[
entry:13 %res = call i15 @dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config17>, i6 %data, i6 %data_9, i6 %data_1, i6 %data_2, i6 %data_3, i6 %data_4, i6 %data_5, i6 %data_6, i6 %data_7, i6 %data_8, i5 %w17

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="15">
<![CDATA[
entry:14 %sext_ln262 = sext i15 %res

]]></Node>
<StgValue><ssdm name="sext_ln262"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:15 %write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer17_out, i16 %sext_ln262

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
entry:16 %ret_ln101 = ret

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
