--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Contador.twx Contador.ncd -o Contador.twr Contador.pcf
-ucf Contador.ucf

Design file:              Contador.ncd
Physical constraint file: Contador.pcf
Device,package,speed:     xc6slx4,cpg196,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_8Mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Pulsos_A    |    2.197(R)|      SLOW  |   -0.880(R)|      FAST  |clk               |   0.000|
Pulsos_B    |    2.507(R)|      SLOW  |   -1.103(R)|      FAST  |clk               |   0.000|
btn_reset   |    4.369(R)|      SLOW  |   -1.552(R)|      FAST  |clk               |   0.000|
ext_reset   |    3.658(R)|      SLOW  |   -1.563(R)|      FAST  |clk               |   0.000|
uart_rx     |    3.956(R)|      SLOW  |   -1.983(R)|      FAST  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_8Mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLK_100MHZ  |         4.691(R)|      SLOW  |         2.472(R)|      FAST  |clk               |   0.000|
            |         4.666(F)|      SLOW  |         2.406(F)|      FAST  |clk               |   0.000|
Enable_1    |         9.061(R)|      SLOW  |         5.223(R)|      FAST  |clk               |   0.000|
Pin1        |         6.101(R)|      SLOW  |         3.765(R)|      FAST  |clk               |   0.000|
Pin2        |         6.644(R)|      SLOW  |         4.059(R)|      FAST  |clk               |   0.000|
TG<0>       |         6.834(R)|      SLOW  |         4.069(R)|      FAST  |clk               |   0.000|
TG<1>       |         7.127(R)|      SLOW  |         4.362(R)|      FAST  |clk               |   0.000|
TG<2>       |         7.791(R)|      SLOW  |         4.789(R)|      FAST  |clk               |   0.000|
TG<3>       |         7.628(R)|      SLOW  |         4.662(R)|      FAST  |clk               |   0.000|
TG<4>       |         7.422(R)|      SLOW  |         4.509(R)|      FAST  |clk               |   0.000|
TG<5>       |         7.449(R)|      SLOW  |         4.533(R)|      FAST  |clk               |   0.000|
led<0>      |         9.501(R)|      SLOW  |         5.610(R)|      FAST  |clk               |   0.000|
led<3>      |         9.781(R)|      SLOW  |         5.872(R)|      FAST  |clk               |   0.000|
uart_tx     |         8.941(R)|      SLOW  |         5.460(R)|      FAST  |clk               |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_1HZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_1HZ        |    1.838|         |         |         |
clk_8Mhz       |    7.398|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_8Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_1HZ        |    8.122|         |         |         |
clk_8Mhz       |   12.592|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLK_1HZ        |led<2>         |    7.062|
---------------+---------------+---------+


Analysis completed Sun Oct 14 15:41:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4589 MB



