--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml UART_RX.twx UART_RX.ncd -o UART_RX.twr UART_RX.pcf

Design file:              UART_RX.ncd
Physical constraint file: UART_RX.pcf
Device,package,speed:     xc6slx9,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_RX_Serial |    0.997(R)|      SLOW  |   -0.099(R)|      SLOW  |i_Clk_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_RX_Byte<0>|         7.226(R)|      SLOW  |         3.814(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<1>|         6.909(R)|      SLOW  |         3.596(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<2>|         6.929(R)|      SLOW  |         3.628(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<3>|         6.929(R)|      SLOW  |         3.628(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<4>|         7.109(R)|      SLOW  |         3.753(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<5>|         7.051(R)|      SLOW  |         3.718(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<6>|         7.246(R)|      SLOW  |         3.810(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_Byte<7>|         7.248(R)|      SLOW  |         3.812(R)|      FAST  |i_Clk_BUFGP       |   0.000|
o_RX_DV     |         7.803(R)|      SLOW  |         4.266(R)|      FAST  |i_Clk_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_Clk          |    3.429|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jun 10 19:19:46 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



