
*** Running vivado
    with args -log design_1_servo_ip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_servo_ip_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_servo_ip_0_1.tcl -notrace
Command: synth_design -top design_1_servo_ip_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 350.297 ; gain = 85.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_servo_ip_0_1' [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ip/design_1_servo_ip_0_1/synth/design_1_servo_ip_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'srervo_ip_v1_0' [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0.v:4]
	Parameter zeroTime bound to: 150000 - type: integer 
	Parameter refreshPeriod bound to: 2000000 - type: integer 
	Parameter scaleFactor bound to: 1000 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'srervo_ip_v1_0_S00_AXI' [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:4]
	Parameter ZERO_TIME bound to: 150000 - type: integer 
	Parameter REFRESH_PERIOD bound to: 2000000 - type: integer 
	Parameter SCALE_FACTOR bound to: 1000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:375]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:224]
INFO: [Synth 8-256] done synthesizing module 'srervo_ip_v1_0_S00_AXI' (1#1) [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'srervo_ip_v1_0' (2#1) [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_servo_ip_0_1' (3#1) [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ip/design_1_servo_ip_0_1/synth/design_1_servo_ip_0_1.v:57]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 400.574 ; gain = 135.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 400.574 ; gain = 135.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 718.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 718.340 ; gain = 453.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 718.340 ; gain = 453.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 718.340 ; gain = 453.746
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counterPeriod1_reg was removed.  [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:475]
WARNING: [Synth 8-6014] Unused sequential element counterPeriod2_reg was removed.  [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:481]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 718.340 ; gain = 453.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module srervo_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod1_reg was removed.  [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:475]
WARNING: [Synth 8-6014] Unused sequential element inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg was removed.  [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:481]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/srervo_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/srervo_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/srervo_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/srervo_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_servo_ip_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 718.340 ; gain = 453.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 718.340 ; gain = 453.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 718.586 ; gain = 453.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/812e/hdl/srervo_ip_v1_0_S00_AXI.v:127]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:27 . Memory (MB): peak = 739.625 ; gain = 475.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:30 . Memory (MB): peak = 739.625 ; gain = 475.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:30 . Memory (MB): peak = 739.625 ; gain = 475.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:30 . Memory (MB): peak = 739.625 ; gain = 475.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:30 . Memory (MB): peak = 739.625 ; gain = 475.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:30 . Memory (MB): peak = 739.625 ; gain = 475.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:30 . Memory (MB): peak = 739.625 ; gain = 475.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    38|
|2     |LUT1   |    79|
|3     |LUT2   |    59|
|4     |LUT3   |     1|
|5     |LUT4   |    38|
|6     |LUT6   |    36|
|7     |FDRE   |   235|
|8     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   487|
|2     |  inst                          |srervo_ip_v1_0         |   487|
|3     |    srervo_ip_v1_0_S00_AXI_inst |srervo_ip_v1_0_S00_AXI |   487|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:30 . Memory (MB): peak = 739.625 ; gain = 475.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 739.625 ; gain = 157.266
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:30 . Memory (MB): peak = 739.625 ; gain = 475.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

60 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:40 . Memory (MB): peak = 743.000 ; gain = 479.414
INFO: [Common 17-1381] The checkpoint 'C:/Users/Anthony/Documents/ECE532/servo/servo.runs/design_1_servo_ip_0_1_synth_1/design_1_servo_ip_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ip/design_1_servo_ip_0_1/design_1_servo_ip_0_1.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Anthony/Documents/ECE532/servo/servo.runs/design_1_servo_ip_0_1_synth_1/design_1_servo_ip_0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 743.000 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb  5 00:29:26 2018...
