$date
	Sat Oct 22 19:43:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#564745
b1111 !
1"
#564746
b1111 &
b1111 %
1$
#564747
0"
#564750
b101110 &
b101110 %
#564754
b10111 &
b10111 %
#564758
b1000110 &
b1000110 %
#564762
b100011 &
b100011 %
#564766
b1101010 &
b1101010 %
#564770
b110101 &
b110101 %
#564774
b10100000 &
b10100000 %
#564778
b1010000 &
b1010000 %
#564782
b101000 &
b101000 %
#564786
b10100 &
b10100 %
#564790
b1010 &
b1010 %
#564794
b101 &
b101 %
#564798
b10000 &
b10000 %
#564802
b1000 &
b1000 %
#564806
b100 &
b100 %
#564810
b10 &
b10 %
#564814
b1 &
1#
b1 %
#564818
b0 &
b0 %
0#
0$
#1544090
b11000 &
b11000 %
1$
b11000 !
1"
#1544091
0"
#1544094
b1100 &
b1100 %
#1544098
b110 &
b110 %
#1544102
b11 &
b11 %
#1544106
b1010 &
b1010 %
#1544110
b101 &
b101 %
#1544114
b10000 &
b10000 %
#1544118
b1000 &
b1000 %
#1544122
b100 &
b100 %
#1544126
b10 &
b10 %
#1544130
b1 &
b1 %
1#
#1544134
b0 &
0#
b0 %
0$
#2551483
b1000 !
1"
#2551486
b1000 &
b1000 %
1$
#2551487
0"
#2551490
b100 &
b100 %
#2551494
b10 &
b10 %
#2551498
b1 &
b1 %
1#
#2551502
b0 &
0#
b0 %
0$
#4500012
