Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 20:19:42 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        4.4295
  Critical Path Slack:        -0.0055
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -0.0055
  No. of Violating Paths:      1.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.8481
  Critical Path Slack:         4.2795
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.0464
  Critical Path Slack:        -0.3941
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -0.8641
  No. of Violating Paths:      4.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            42.0000
  Critical Path Length:        5.2474
  Critical Path Slack:        -0.2440
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -1.2934
  No. of Violating Paths:     17.0000
  Worst Hold Violation:       -0.0053
  Total Hold Violation:       -0.0053
  No. of Hold Violations:      1.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.1709
  Critical Path Slack:         1.4846
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        1.7245
  Critical Path Slack:         3.1339
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.4904
  Critical Path Slack:         4.3033
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        1.2511
  Critical Path Slack:         2.4978
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            42.0000
  Critical Path Length:        2.1288
  Critical Path Slack:         2.9539
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0011
  Total Hold Violation:       -0.0018
  No. of Hold Violations:      3.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        0.7838
  Critical Path Slack:         3.5399
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31612
  Buf/Inv Cell Count:            6917
  Buf Cell Count:                2354
  Inv Cell Count:                4563
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26208
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      82427.8396
  Noncombinational Area:   46412.1604
  Buf/Inv Area:            12543.6800
  Total Buffer Area:        4786.2400
  Total Inverter Area:      7757.4400
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :    655437.4375
  Net YLength        :    558476.1875
  -----------------------------------
  Cell Area:              128840.0000
  Design Area:            128840.0000
  Net Length        :    1213913.6250


  Design Rules
  -----------------------------------
  Total Number of Nets:         34060
  Nets With Violations:            19
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            442.4248
  -----------------------------------------
  Overall Compile Time:            450.6486
  Overall Compile Wall Clock Time: 453.4773

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.3941  TNS: 2.1630  Number of Violating Paths: 22  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.3941  TNS: 2.1630  Number of Violating Paths: 22  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0053  TNS: 0.0053  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.0011  TNS: 0.0018  Number of Violating Paths: 3  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0053  TNS: 0.0066  Number of Violating Paths: 3  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
