#  6502 FPGA CPU Core ‚Äî Full Project Report & Documentation
Author: Ali Alalwia  
Platform: Intel/Altera DE10‚ÄëLite FPGA  
Language: Verilog HDL  
Status: Fully Functional Soft‚ÄëCore 6502 CPU Executing WozMon Firmware  


<img src="./img/mos_6502.jpg" width="750">

---
#  1. Introduction  

The project implements a **fully functional MOS 6502 microprocessor** entirely in **Verilog**.  
The design reproduces the architecture, instruction set, addressing modes, timing, and interrupt behavior of the original NMOS 6502, making it capable of running authentic 6502 machine code such as **Apple II**, **Commodore 64**, or **Klaus Dormann‚Äôs functional tests**.

The system is **microcoded**, **cycle-accurate**, and **synthesizable** for FPGA targets.

This project implements a **complete 6502 microprocessor** on an FPGA using Verilog HDL.  
The design is based on several core architectural components:  

- A full Arithmetic Logic Unit (ALU)  
- Microcoded Control Unit  
- Addressing Unit  
- Stack Pointer unit  
- Status Flags module  
- Program Counter and register logic  
- On‚Äëchip ROM preloaded with **WozMon**, Steve Wozniak‚Äôs Apple‚Äë1 monitor program  
- Memory interface compatible with RAM/ROM  
- Debug‚Äëfriendly clock divider  


- *Project Report* (CPU design process, simulation steps)  
- *6502 CPU Core Simulation with WozMon Firmware ‚Äì Test Report* (WozMon verification)

The CPU architecture is implemented faithfully to NMOS 6502 behavior with correct flag logic, addressing modes, stack operations, and instruction sequencing.


---

#  2. System Architecture Overview  

| Category | Description |
|-----------|-------------|
| **Architecture** | 8-bit data bus, 16-bit address bus |
| **Registers** | A, X, Y, SP, PC, P (status flags NV-BDIZC) |
| **Instruction Set** | 56 official + 13 undocumented opcodes |
| **Addressing Modes** | Immediate, Zero Page, Absolute, Indexed, Indirect, Relative, Stack |
| **Interrupts** | RESET, IRQ, NMI (with correct vectors) |
| **Stack** | Hardware stack on page $0100‚Äì$01FF |
| **ALU** | Full arithmetic + logic, including decimal (BCD) mode |
| **Timing** | Cycle-accurate with œÜ2 clock and RDY halt support |
| **Bus Interface** | Tri-stated data bus, read/write synchronization |
| **Microcoded Control** | ROM-driven per-opcode microprograms |
| **Simulation Ready** | Includes ROM, RAM, and testbench for immediate run |




## 2.1 High‚ÄëLevel Architecture  

```
                 ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
                 ‚îÇ            CPU CORE            ‚îÇ
                 ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
                                 ‚îÇ
      ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
      ‚îÇ                          ‚îÇ                          ‚îÇ
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê         ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê            ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Control Unit ‚îÇ‚îÄ‚îÄuCode‚îÄ‚îÄ‚ñ∂ Addressing   ‚îÇ‚îÄ‚îÄaddr‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂‚îÇ Memory Bus     ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò         ‚îÇ   Unit       ‚îÇ            ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
      ‚îÇ                  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                   ‚îÇ
      ‚ñº                          ‚îÇ                          ‚ñº
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                 ‚îÇ                ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ     ALU      ‚îÇ‚óÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò               ‚îÇ  ROM / RAM / I/O    ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                                  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
      ‚îÇ
      ‚ñº
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ  Registers   ‚îÇ  A, X, Y, PC, SP, P
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
      ‚îÇ
      ‚ñº
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Stack Unit   ‚îÇ ($0100 page)
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```
## 2.2 Module Structure

```
6502_fpga_project/
‚îú‚îÄ‚îÄ src/
‚îÇ   ‚îú‚îÄ‚îÄ main_fpga.v               // Top-level Wrapper
‚îÇ   ‚îú‚îÄ‚îÄ main.v                    // Top-level CPU integration
‚îÇ   ‚îú‚îÄ‚îÄ alu.v                     // Arithmetic Logic Unit
‚îÇ   ‚îú‚îÄ‚îÄ control_unit.v            // Microcode-driven control logic
‚îÇ   ‚îú‚îÄ‚îÄ microcode_rom.v           // 40-bit micro-instruction ROM
‚îÇ   ‚îú‚îÄ‚îÄ addressing_unit.v         // Effective address calculator
‚îÇ   ‚îú‚îÄ‚îÄ register_file.v           // CPU registers (A, X, Y, PC, SP, P)
‚îÇ   ‚îú‚îÄ‚îÄ status_flags.v            // Processor Status Register (NV-BDIZC)
‚îÇ   ‚îú‚îÄ‚îÄ stack_unit.v              // Stack pointer + push/pull logic
‚îÇ   ‚îú‚îÄ‚îÄ interrupt_logic.v         // IRQ/NMI/RES vector logic
‚îÇ   ‚îú‚îÄ‚îÄ memory_interface.v        // External memory bus control
‚îÇ   ‚îú‚îÄ‚îÄ timing_unit.v             // CPU cycle timing generator
‚îÇ   ‚îú‚îÄ‚îÄ clock_divider.v           // Debug clock divider
‚îÇ   ‚îú‚îÄ‚îÄ decode_constants.vh       // Opcode/Decode defines
‚îÇ   ‚îú‚îÄ‚îÄ step_pulse.v              // Step clock generator
‚îÇ   ‚îú‚îÄ‚îÄ uart_simple.v             // Basic UART I/O
‚îÇ   ‚îú‚îÄ‚îÄ rom_loader.sv             // Loads HEX files into ROM/RAM
‚îÇ   ‚îú‚îÄ‚îÄ font8x8.v                 // VGA 8√ó8 font ROM
‚îÇ   ‚îú‚îÄ‚îÄ font8x16.v                // VGA 8√ó16 font ROM
‚îÇ   ‚îú‚îÄ‚îÄ hex_display.v             // 7-segment display driver
‚îÇ   ‚îú‚îÄ‚îÄ vga_text.v                // VGA text renderer
‚îÇ   ‚îú‚îÄ‚îÄ vga_test.v                // VGA test pattern generator
‚îÇ   ‚îú‚îÄ‚îÄ pll_vga.v                 // VGA PLL (auto-generated)
‚îÇ   ‚îú‚îÄ‚îÄ pll_vga_bb.v              // VGA PLL black-box
‚îÇ   ‚îú‚îÄ‚îÄ pll_vga_syn.v             // Synthesized PLL
‚îÇ   ‚îú‚îÄ‚îÄ pll_vga_inst.v            // PLL instantiation
‚îÇ   ‚îú‚îÄ‚îÄ pll_vga.cmp
‚îÇ   ‚îú‚îÄ‚îÄ pll_vga.inc
‚îÇ   ‚îú‚îÄ‚îÄ pll_vga.ppf
‚îÇ   ‚îú‚îÄ‚îÄ pll_vga.qip
‚îÇ   ‚îî‚îÄ‚îÄ decode_constants.vh
‚îÇ
‚îú‚îÄ‚îÄ sim/
‚îÇ   ‚îú‚îÄ‚îÄ tb_cpu.v
‚îÇ   ‚îú‚îÄ‚îÄ ram.v
‚îÇ   ‚îú‚îÄ‚îÄ rom_program.v
‚îÇ   ‚îú‚îÄ‚îÄ font8x16.hex
‚îÇ   ‚îú‚îÄ‚îÄ vwas6502.hex
‚îÇ   ‚îî‚îÄ‚îÄ wozmon1.hex
‚îÇ
‚îú‚îÄ‚îÄ scripts/
‚îÇ   ‚îú‚îÄ‚îÄ analyze_runs.py
‚îÇ   ‚îú‚îÄ‚îÄ generate_microcode_full_nmos.py
‚îÇ   ‚îú‚îÄ‚îÄ generate_microcode_full_nmos_v2.py
‚îÇ   ‚îî‚îÄ‚îÄ generate_microcode_full_nmos_v3.py
|  
‚îú‚îÄ‚îÄ img/
‚îÇ   ‚îú‚îÄ‚îÄ sim1.png
‚îÇ   ‚îú‚îÄ‚îÄ sim2.png
‚îÇ   ‚îú‚îÄ‚îÄ sim3.png
‚îÇ   ‚îú‚îÄ‚îÄ sim4.png
‚îÇ   ‚îú‚îÄ‚îÄ sim5.png
‚îÇ   ‚îú‚îÄ‚îÄ sim6.png
‚îÇ   |‚îÄ‚îÄ sim7.png
‚îÇ   ‚îú‚îÄ‚îÄ sim8.png
‚îÇ   ‚îú‚îÄ‚îÄ sim9.png
‚îÇ   ‚îú‚îÄ‚îÄ diagram.png
|   ‚îú‚îÄ‚îÄ mos_6502.jpg
‚îÇ   ‚îú‚îÄ‚îÄ timeline.jpeg
‚îÇ   ‚îú‚îÄ‚îÄ CLI_sim.jpeg
‚îÇ   ‚îî‚îÄ‚îÄ GUI_sim.jpeg
|
‚îú‚îÄ‚îÄ testbench/
‚îÇ   ‚îú‚îÄ‚îÄ tb_full.v
‚îÇ   ‚îú‚îÄ‚îÄ tb_full2.v
‚îÇ   ‚îú‚îÄ‚îÄ tb_main.v
‚îÇ   ‚îú‚îÄ‚îÄ tb_phase8.v
‚îÇ   ‚îú‚îÄ‚îÄ tb_phase9.v
‚îÇ   ‚îú‚îÄ‚îÄ tb_phase9term.v
‚îÇ   ‚îî‚îÄ‚îÄ Trace.txt
‚îÇ
‚îú‚îÄ‚îÄ docs/
‚îÇ   ‚îî‚îÄ‚îÄ 6502 CPU Simulation Project ‚Äì Technical Summary.docx
‚îÇ
‚îî‚îÄ‚îÄ README.md
```



---

#  3. Memory Layout  

| Address Range   | Description            |
|------------------|------------------------|
| $0000‚Äì00FF       | Zero Page             |
| $0100‚Äì01FF       | Hardware Stack         |
| $0200‚ÄìBFFF       | RAM                    |
| $C000‚ÄìFFFF       | ROM (WozMon + vectors) |

Reset vector (`$FFFC`) ‚Üí WozMon start.

---

#  4. Microcode Architecture  

The control unit uses a **40‚Äëbit micro‚Äëinstruction** ROM generated by Python scripts.  
Each micro‚Äëinstruction controls:

- ALU operation  
- Source select lines  
- Register loads (A, X, Y, SP, PC, P)  
- Memory read/write strobes  
- Flag update behavior  
- Stack push/pull  
- Addressing mode  
- Next‚Äëcycle sequencing  

Execution cycle:

1. **FETCH** ‚Äì read opcode  
2. **DECODE** ‚Äì fetch micro‚Äëinstruction  
3. **EXECUTE** ‚Äì perform operation  

Microcode generators provided:

- `generate_microcode_full_nmos.py`  
- `generate_microcode_full_nmos_v2.py`  
- `generate_microcode_full_nmos_v3.py`

---

#  5. Module Documentation (Modules Present in code.txt)

Below are the modules whose code was visible in `code.txt`.

---

## 5.1 **ALU (Arithmetic Logic Unit)**  

Handles all arithmetic and logic operations:

- ADC, SBC (full carry/borrow logic)  
- AND, ORA, EOR  
- INC, DEC  
- ASL, LSR, ROL, ROR  
- CMP/CPX/CPY  
- Pass‚Äëthrough, immediate operations  

Flags generated:

- **N** negative  
- **Z** zero  
- **V** overflow  
- **C** carry  

Implements correct NMOS 6502 overflow and carry rules.

---

## 5.2 **Control Unit**  

Implements the microcoded sequencing of each instruction.

Responsibilities:

- Fetch opcode  
- Read 40‚Äëbit micro‚Äëinstruction  
- Output control signals:  
  - load_A, load_X, load_Y  
  - load_PC / inc_PC  
  - load_SP / inc_SP / dec_SP  
  - mem_read_req / mem_write_req  
  - alu_op  
  - flag control  
- Manage cycle_count  

---

## 5.3 **Addressing Unit**  

Computes effective address for:

- Immediate  
- Zero Page  
- Zero Page,X / ,Y  
- Absolute  
- Absolute,X / ,Y  
- (Indirect)  
- Indexed Indirect (X)  
- Indirect Indexed (Y)  
- Relative (signed)  

Handles page crossings and 8‚Äëbit offset wrapping.

---

## 5.4 **Stack Unit**  

Implements correct SP behavior:

- Stack lives in page $0100  
- SP initialized to $FD  
- Push: write then decrement SP  
- Pop: increment SP then read  

---

## 5.5 **Status Flags Module**  

Implements the P register:

- Negative  
- Overflow  
- Unused (always 1)  
- Break  
- Decimal  
- Interrupt Disable  
- Zero  
- Carry  

Handles BRK/RTI and PHP/PLP correctly.

---

## 5.6 **Clock Divider**  

Creates a human‚Äëvisible slow clock for debugging.

---

#  6. Simulation Results (From Reports)


> ‚ÄúWozMon initialized correctly, performing memory writes and reads identical to the Apple‚Äë1.‚Äù  
> ‚Äî *WozMon Test Report*  

Waveform results confirm:

- Correct ALU arithmetic  
- Proper stack push/pull operation  
- Accurate zero‚Äëpage addressing  
- Program Counter sequencing  
- Status flags update per instruction  
- ROM execution alignment  

---

#  7. WozMon Firmware Execution

ROM contains the complete WozMon monitor.

Upon reset:

1. CPU loads reset vector  
2. Enters WozMon main loop  
3. Waits for user input  
4. Supports commands:  
   - Memory read  
   - Memory write  
   - Jump  
   - Dump  
   - Hex input  

This matches the Apple‚Äë1 monitor behavior.

---

#  8. Integration With Other Modules

These submodules were created owever they didn't work properly so the project needs more investigation:
Note: as for the VGA it was found out the since the vga and wozmon were ueing a .hex files even if the project compiles correctly 
there has to be an external storage module to load these files otherwise the project will not work.

- **UART** (`uart_simple.v`) for serial console  
- **VGA text mode** (`vga_text.v`, `font8x8.v`, `font8x16.v`)  
- **PLL modules** for generating pixel clocks  
- **ROM loader scripts**  
- **Microcode generation Python tools**  

These expand the CPU into a full **FPGA-based computer system** with display output and terminal interface.

---

#  9. Simulation  Sections

### 9.1 MPU Operation  
<img src="./img/GUI_sim.jpeg" width="1000">

### 9.2 WozMon Boot Sequence  
<img src="./img/CLI_sim.jpeg" width="1000">

### 9.3 Revisions 
Throughout this project multiple versions were created umtil arriving to this final code 
which is not perfect but the tiemframe for this project was one week
<img src="./img/timeline.jpg" width="500">

---

#  10. Conclusion  

This project successfully implements:

- A functional microcoded 6502 CPU  
- With accurate ALU, flags, stack, addressing modes  
- Running WozMon firmware  
- Verified via waveform simulation and ROM execution  

It demonstrates a complete understanding of CPU architecture, digital design, microcoded sequencing, and FPGA integration.

#   11. Future work 
a storage module needs to be added to the board to make this a fully functional machine using uart as keyboard input and screen
as monitor.  
in addation for the screen to work an active vga to hdmi cord had to be used the DE10-Lite board will not work with a passive 
VGA to HDMI cable. 

## üìÑ 12. License

This project is released under the **MIT License**.  
You may use, modify, and distribute it for educational or commercial purposes with attribution.

---

**‚Äú6502 forever ‚Äî the CPU that built the personal computer revolution.‚Äù**