Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov  2 16:24:45 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADC_CONTROL_TOP_timing_summary_routed.rpt -pb ADC_CONTROL_TOP_timing_summary_routed.pb -rpx ADC_CONTROL_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_CONTROL_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   40          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (73)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (73)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EXT_TEST_ACQUIRE_START (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/clks_done_reg__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SDACLK/done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_set_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SDACLK/start_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_45ns/active_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_45ns/done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.029        0.000                      0                  103        0.262        0.000                      0                  103        2.000        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
MASTER_CLK_IN         {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MASTER_CLK_IN                                                                                                                                                          16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.029        0.000                      0                  101        0.262        0.000                      0                  101        2.000        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.307        0.000                      0                    2        0.672        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MASTER_CLK_IN
  To Clock:  MASTER_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MASTER_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MASTER_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.738ns  (logic 0.648ns (37.287%)  route 1.090ns (62.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.558     2.656    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I1_O)        0.124     2.780 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.532     3.312    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X39Y48         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.446     3.470    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y48         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[12]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.264     3.770    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429     3.341    pulse_gen_1_SDACLK/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          3.341    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.738ns  (logic 0.648ns (37.287%)  route 1.090ns (62.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.558     2.656    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I1_O)        0.124     2.780 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.532     3.312    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X39Y48         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.446     3.470    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y48         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[13]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.264     3.770    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429     3.341    pulse_gen_1_SDACLK/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.341    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.724ns  (logic 0.648ns (37.594%)  route 1.076ns (62.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.558     2.656    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I1_O)        0.124     2.780 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.518     3.298    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.446     3.470    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[10]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.264     3.770    
    SLICE_X39Y47         FDRE (Setup_fdre_C_R)       -0.429     3.341    pulse_gen_1_SDACLK/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.341    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.724ns  (logic 0.648ns (37.594%)  route 1.076ns (62.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.558     2.656    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I1_O)        0.124     2.780 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.518     3.298    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.446     3.470    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[11]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.264     3.770    
    SLICE_X39Y47         FDRE (Setup_fdre_C_R)       -0.429     3.341    pulse_gen_1_SDACLK/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.341    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.724ns  (logic 0.648ns (37.594%)  route 1.076ns (62.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.558     2.656    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I1_O)        0.124     2.780 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.518     3.298    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.446     3.470    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[8]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.264     3.770    
    SLICE_X39Y47         FDRE (Setup_fdre_C_R)       -0.429     3.341    pulse_gen_1_SDACLK/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                          3.341    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.724ns  (logic 0.648ns (37.594%)  route 1.076ns (62.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 3.470 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.558     2.656    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I1_O)        0.124     2.780 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.518     3.298    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.446     3.470    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[9]/C
                         clock pessimism              0.563     4.033    
                         clock uncertainty           -0.264     3.770    
    SLICE_X39Y47         FDRE (Setup_fdre_C_R)       -0.429     3.341    pulse_gen_1_SDACLK/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.341    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.636ns  (logic 0.648ns (39.601%)  route 0.988ns (60.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.470     2.568    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.692 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.519     3.210    pulse_gen_1_SDACLK/done0
    SLICE_X41Y46         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.447     3.471    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y46         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[2]/C
                         clock pessimism              0.577     4.048    
                         clock uncertainty           -0.264     3.785    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429     3.356    pulse_gen_1_SDACLK/pulses_generated_reg[2]
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.636ns  (logic 0.648ns (39.601%)  route 0.988ns (60.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.470     2.568    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.692 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.519     3.210    pulse_gen_1_SDACLK/done0
    SLICE_X41Y46         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.447     3.471    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y46         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/C
                         clock pessimism              0.577     4.048    
                         clock uncertainty           -0.264     3.785    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429     3.356    pulse_gen_1_SDACLK/pulses_generated_reg[3]
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.626ns  (logic 0.648ns (39.844%)  route 0.978ns (60.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.470     2.568    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.692 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.509     3.200    pulse_gen_1_SDACLK/done0
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.448     3.472    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/C
                         clock pessimism              0.577     4.049    
                         clock uncertainty           -0.264     3.786    
    SLICE_X41Y48         FDRE (Setup_fdre_C_R)       -0.429     3.357    pulse_gen_1_SDACLK/pulses_generated_reg[10]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.626ns  (logic 0.648ns (39.844%)  route 0.978ns (60.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.470     2.568    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.692 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.509     3.200    pulse_gen_1_SDACLK/done0
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.448     3.472    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/C
                         clock pessimism              0.577     4.049    
                         clock uncertainty           -0.264     3.786    
    SLICE_X41Y48         FDRE (Setup_fdre_C_R)       -0.429     3.357    pulse_gen_1_SDACLK/pulses_generated_reg[11]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  0.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.563    -0.601    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y46         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/Q
                         net (fo=3, routed)           0.118    -0.342    pulse_gen_1_SDACLK/pulses_generated_reg[3]
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  pulse_gen_1_SDACLK/pulses_generated_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.234    pulse_gen_1_SDACLK/pulses_generated_reg[0]_i_3_n_4
    SLICE_X41Y46         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y46         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.105    -0.496    pulse_gen_1_SDACLK/pulses_generated_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.535%)  route 0.168ns (47.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.599    pulse_gen_1_SDACLK/clk_out1
    SLICE_X45Y47         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.168    -0.290    pulse_gen_1_SDACLK/done
    SLICE_X45Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.245 r  pulse_gen_1_SDACLK/done_i_1/O
                         net (fo=1, routed)           0.000    -0.245    pulse_gen_1_SDACLK/done_i_1_n_0
    SLICE_X45Y47         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.836    pulse_gen_1_SDACLK/clk_out1
    SLICE_X45Y47         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.237    -0.599    
    SLICE_X45Y47         FDCE (Hold_fdce_C_D)         0.092    -0.507    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 adc_ctrl1/clks_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    adc_ctrl1/clk_out1
    SLICE_X38Y47         FDRE                                         r  adc_ctrl1/clks_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  adc_ctrl1/clks_start_reg/Q
                         net (fo=2, routed)           0.174    -0.262    adc_ctrl1/clks_start
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.045    -0.217 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000    -0.217    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    adc_ctrl1/clk_out1
    SLICE_X38Y47         FDRE                                         r  adc_ctrl1/clks_start_reg/C
                         clock pessimism              0.238    -0.600    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.120    -0.480    adc_ctrl1/clks_start_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulse_gen_1_SDACLK/clk_count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.340    pulse_gen_1_SDACLK/clk_count_reg[11]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  pulse_gen_1_SDACLK/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.232    pulse_gen_1_SDACLK/clk_count_reg[8]_i_1_n_4
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[11]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.105    -0.495    pulse_gen_1_SDACLK/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.340    pulse_gen_1_SDACLK/pulses_generated_reg[11]
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  pulse_gen_1_SDACLK/pulses_generated_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.232    pulse_gen_1_SDACLK/pulses_generated_reg[8]_i_1_n_4
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.834    -0.837    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.105    -0.495    pulse_gen_1_SDACLK/pulses_generated_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulse_gen_1_SDACLK/clk_count_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.343    pulse_gen_1_SDACLK/clk_count_reg[8]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.228 r  pulse_gen_1_SDACLK/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.228    pulse_gen_1_SDACLK/clk_count_reg[8]_i_1_n_7
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[8]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.105    -0.495    pulse_gen_1_SDACLK/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulse_gen_1_SDACLK/pulses_generated_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.343    pulse_gen_1_SDACLK/pulses_generated_reg[8]
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.228 r  pulse_gen_1_SDACLK/pulses_generated_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.228    pulse_gen_1_SDACLK/pulses_generated_reg[8]_i_1_n_7
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.834    -0.837    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[8]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.105    -0.495    pulse_gen_1_SDACLK/pulses_generated_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/clk_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulse_gen_1_SDACLK/clk_count_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.338    pulse_gen_1_SDACLK/clk_count_reg[10]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.227 r  pulse_gen_1_SDACLK/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.227    pulse_gen_1_SDACLK/clk_count_reg[8]_i_1_n_5
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y47         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[10]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.105    -0.495    pulse_gen_1_SDACLK/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.338    pulse_gen_1_SDACLK/pulses_generated_reg[10]
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.227 r  pulse_gen_1_SDACLK/pulses_generated_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.227    pulse_gen_1_SDACLK/pulses_generated_reg[8]_i_1_n_5
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.834    -0.837    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.105    -0.495    pulse_gen_1_SDACLK/pulses_generated_reg[10]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y48         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulse_gen_1_SDACLK/clk_count_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.341    pulse_gen_1_SDACLK/clk_count_reg[12]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.226 r  pulse_gen_1_SDACLK/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.226    pulse_gen_1_SDACLK/clk_count_reg[12]_i_1_n_7
    SLICE_X39Y48         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    pulse_gen_1_SDACLK/clk_out1
    SLICE_X39Y48         FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[12]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.105    -0.495    pulse_gen_1_SDACLK/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    master_of_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y47     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y47     adc_ctrl1/clks_start_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X41Y47     pulse_gen_1_SDACLK/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y47     pulse_gen_1_SDACLK/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y47     pulse_gen_1_SDACLK/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y48     pulse_gen_1_SDACLK/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y48     pulse_gen_1_SDACLK/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X41Y47     pulse_gen_1_SDACLK/clk_count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y47     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y47     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y47     adc_ctrl1/clks_start_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y47     adc_ctrl1/clks_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y47     pulse_gen_1_SDACLK/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y47     pulse_gen_1_SDACLK/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y47     pulse_gen_1_SDACLK/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y47     pulse_gen_1_SDACLK/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y47     pulse_gen_1_SDACLK/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y47     pulse_gen_1_SDACLK/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y47     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y47     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y47     adc_ctrl1/clks_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y47     adc_ctrl1/clks_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y47     pulse_gen_1_SDACLK/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y47     pulse_gen_1_SDACLK/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y47     pulse_gen_1_SDACLK/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y47     pulse_gen_1_SDACLK/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y47     pulse_gen_1_SDACLK/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y47     pulse_gen_1_SDACLK/clk_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    master_of_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.486ns  (logic 0.648ns (43.603%)  route 0.838ns (56.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 r  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.358     2.456    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.124     2.580 f  pulse_gen_1_SDACLK/done_i_2/O
                         net (fo=1, routed)           0.480     3.060    pulse_gen_1_SDACLK/done_i_2_n_0
    SLICE_X45Y47         FDCE                                         f  pulse_gen_1_SDACLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.449     3.473    pulse_gen_1_SDACLK/clk_out1
    SLICE_X45Y47         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.563     4.036    
                         clock uncertainty           -0.264     3.773    
    SLICE_X45Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.368    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          3.368    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.337ns  (logic 0.524ns (39.202%)  route 0.813ns (60.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 1.574 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567     1.574    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.524     2.098 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.813     2.911    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X43Y47         FDCE                                         f  pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.448     3.472    pulse_gen_1_SDACLK/clk_out1
    SLICE_X43Y47         FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/C
                         clock pessimism              0.580     4.052    
                         clock uncertainty           -0.264     3.789    
    SLICE_X43Y47         FDCE (Recov_fdce_C_CLR)     -0.405     3.384    pulse_gen_1_SDACLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          3.384    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                  0.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.132%)  route 0.431ns (69.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    pulse_gen_1_SDACLK/clk_out1
    SLICE_X43Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/Q
                         net (fo=5, routed)           0.267    -0.192    pulse_gen_1_SDACLK/pulses_generated_reg[4]
    SLICE_X43Y47         LUT4 (Prop_lut4_I1_O)        0.045    -0.147 f  pulse_gen_1_SDACLK/done_i_2/O
                         net (fo=1, routed)           0.164     0.017    pulse_gen_1_SDACLK/done_i_2_n_0
    SLICE_X45Y47         FDCE                                         f  pulse_gen_1_SDACLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.836    pulse_gen_1_SDACLK/clk_out1
    SLICE_X45Y47         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.273    -0.563    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.655    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             2.810ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        0.495ns  (logic 0.167ns (33.761%)  route 0.328ns (66.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns = ( 1.900 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.337 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564     1.900    pulse_gen_1_SDACLK/clk_out1
    SLICE_X42Y47         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.167     2.067 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.328     2.395    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X43Y47         FDCE                                         f  pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.834    -0.837    pulse_gen_1_SDACLK/clk_out1
    SLICE_X43Y47         FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/C
                         clock pessimism              0.250    -0.587    
                         clock uncertainty            0.264    -0.323    
    SLICE_X43Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    pulse_gen_1_SDACLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  2.810    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.530ns  (logic 3.573ns (47.448%)  route 3.957ns (52.552%))
  Logic Levels:           4  (BUFG=1 FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[0]/C
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[0]/Q
                         net (fo=1, routed)           0.295     0.751    pulse_gen_1_SDACLK/output_state[0]
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.124     0.875 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.595    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.691 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst/O
                         net (fo=34, routed)          2.942     4.633    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG
    T3                   OBUF (Prop_obuf_I_O)         2.897     7.530 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.530    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    T3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 3.569ns (47.532%)  route 3.940ns (52.468%))
  Logic Levels:           4  (BUFG=1 FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[0]/C
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[0]/Q
                         net (fo=1, routed)           0.295     0.751    pulse_gen_1_SDACLK/output_state[0]
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.124     0.875 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.595    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.691 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst/O
                         net (fo=34, routed)          2.925     4.616    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG
    J3                   OBUF (Prop_obuf_I_O)         2.893     7.509 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.509    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 1.330ns (19.410%)  route 5.522ns (80.590%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.522     6.852    adc_ctrl1/D[0]
    SLICE_X42Y39         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 1.330ns (19.410%)  route 5.522ns (80.590%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.522     6.852    adc_ctrl1/D[0]
    SLICE_X43Y39         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 3.377ns (49.736%)  route 3.413ns (50.264%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[12]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc_ctrl1/serial_data_adc_1_reg[12]/Q
                         net (fo=1, routed)           3.413     3.869    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[12]
    U7                   OBUF (Prop_obuf_I_O)         2.921     6.791 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.791    EXT_LEDS_DATA_FROM_ADC_CONTROL[12]
    U7                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.703ns  (logic 1.330ns (19.841%)  route 5.373ns (80.159%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.373     6.703    adc_ctrl1/D[0]
    SLICE_X42Y40         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.703ns  (logic 1.330ns (19.841%)  route 5.373ns (80.159%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.373     6.703    adc_ctrl1/D[0]
    SLICE_X43Y40         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.687ns  (logic 1.330ns (19.888%)  route 5.357ns (80.112%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          5.357     6.687    adc_ctrl1/D[0]
    SLICE_X40Y39         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.590ns  (logic 3.366ns (51.073%)  route 3.224ns (48.927%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[8]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc_ctrl1/serial_data_adc_1_reg[8]/Q
                         net (fo=1, routed)           3.224     3.680    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[8]
    U5                   OBUF (Prop_obuf_I_O)         2.910     6.590 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.590    EXT_LEDS_DATA_FROM_ADC_CONTROL[8]
    U5                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 3.350ns (50.927%)  route 3.228ns (49.073%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[6]/C
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  adc_ctrl1/serial_data_adc_1_reg[6]/Q
                         net (fo=1, routed)           3.228     3.684    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[6]
    V5                   OBUF (Prop_obuf_I_O)         2.894     6.579 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.579    EXT_LEDS_DATA_FROM_ADC_CONTROL[6]
    V5                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/serial_clk_count_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[2]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  adc_ctrl1/serial_clk_count_reg[2]/Q
                         net (fo=1, routed)           0.114     0.242    adc_ctrl1/serial_clk_count_reg[2]
    SLICE_X40Y43         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/serial_clk_count_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[3]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_clk_count_reg[3]/Q
                         net (fo=1, routed)           0.115     0.256    adc_ctrl1/serial_clk_count_reg[3]
    SLICE_X40Y43         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/reset_acquisition_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/reset_acquisition_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE                         0.000     0.000 r  adc_ctrl1/reset_acquisition_reg/C
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  adc_ctrl1/reset_acquisition_reg/Q
                         net (fo=1, routed)           0.113     0.261    adc_ctrl1/reset_acquisition_reg__1
    SLICE_X38Y45         FDSE                                         r  adc_ctrl1/reset_acquisition_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/serial_clk_count_reg[1]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[1]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_clk_count_reg[1]/Q
                         net (fo=1, routed)           0.121     0.262    adc_ctrl1/serial_clk_count_reg[1]
    SLICE_X40Y43         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/stop_adc_control_reg__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            adc_ctrl1/start_adc_control_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.353%)  route 0.128ns (46.647%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDSE                         0.000     0.000 r  adc_ctrl1/stop_adc_control_reg__0/C
    SLICE_X39Y43         FDSE (Prop_fdse_C_Q)         0.146     0.146 f  adc_ctrl1/stop_adc_control_reg__0/Q
                         net (fo=2, routed)           0.128     0.274    adc_ctrl1/stop_adc_control
    SLICE_X38Y42         FDCE                                         f  adc_ctrl1/start_adc_control_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/clks_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/clks_done_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE                         0.000     0.000 r  adc_ctrl1/clks_done_reg/C
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  adc_ctrl1/clks_done_reg/Q
                         net (fo=1, routed)           0.112     0.276    adc_ctrl1/clks_done_reg__1
    SLICE_X38Y45         FDSE                                         r  adc_ctrl1/clks_done_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/reset_acquisition_reg__0/C
                            (rising edge-triggered cell FDSE)
  Destination:            adc_ctrl1/start_acquisition_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.167ns (58.869%)  route 0.117ns (41.131%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDSE                         0.000     0.000 r  adc_ctrl1/reset_acquisition_reg__0/C
    SLICE_X38Y45         FDSE (Prop_fdse_C_Q)         0.167     0.167 f  adc_ctrl1/reset_acquisition_reg__0/Q
                         net (fo=2, routed)           0.117     0.284    adc_ctrl1/reset_acquisition
    SLICE_X37Y45         FDCE                                         f  adc_ctrl1/start_acquisition_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/serial_clk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.191ns (60.718%)  route 0.124ns (39.282%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]__0/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  adc_ctrl1/serial_clk_count_reg[0]__0/Q
                         net (fo=22, routed)          0.124     0.270    adc_ctrl1/serial_clk_count[0]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.315 r  adc_ctrl1/serial_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    adc_ctrl1/p_0_in[0]
    SLICE_X38Y43         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/serial_clk_count_reg[4]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.829%)  route 0.188ns (57.171%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[4]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_clk_count_reg[4]/Q
                         net (fo=1, routed)           0.188     0.329    adc_ctrl1/serial_clk_count_reg[4]
    SLICE_X40Y43         FDRE                                         r  adc_ctrl1/serial_clk_count_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            pulse_gen_1_SDACLK/output_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.157%)  route 0.177ns (51.843%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE                         0.000     0.000 r  adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/C
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/Q
                         net (fo=2, routed)           0.177     0.341    pulse_gen_1_SDACLK/TRIGGER
    SLICE_X37Y46         FDCE                                         f  pulse_gen_1_SDACLK/output_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_2_35ns/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 3.539ns (43.327%)  route 4.629ns (56.673%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567    -0.926    pulse_gen_2_35ns/clk_out1
    SLICE_X42Y48         FDRE                                         r  pulse_gen_2_35ns/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  pulse_gen_2_35ns/active_reg/Q
                         net (fo=2, routed)           0.820     0.412    pulse_gen_2_35ns/active
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.536 r  pulse_gen_2_35ns/EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.809     4.345    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF
    K2                   OBUF (Prop_obuf_I_O)         2.897     7.242 r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.242    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
    K2                                                                r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.107ns  (logic 3.635ns (44.839%)  route 4.472ns (55.161%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.566    -0.927    pulse_gen_1_SDACLK/clk_out1
    SLICE_X38Y47         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.810     0.401    pulse_gen_1_SDACLK/output_set_reg_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.525 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.245    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.341 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst/O
                         net (fo=34, routed)          2.942     4.283    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG
    T3                   OBUF (Prop_obuf_I_O)         2.897     7.180 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.180    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    T3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.086ns  (logic 3.631ns (44.911%)  route 4.454ns (55.089%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.566    -0.927    pulse_gen_1_SDACLK/clk_out1
    SLICE_X38Y47         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.810     0.401    pulse_gen_1_SDACLK/output_set_reg_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.525 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     1.245    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.341 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst/O
                         net (fo=34, routed)          2.925     4.266    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG
    J3                   OBUF (Prop_obuf_I_O)         2.893     7.159 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.159    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_45ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.208ns  (logic 0.478ns (39.564%)  route 0.730ns (60.436%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.566    -0.927    pulse_gen_3_45ns/clk_out1
    SLICE_X38Y49         FDRE                                         r  pulse_gen_3_45ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.449 f  pulse_gen_3_45ns/done_reg/Q
                         net (fo=2, routed)           0.730     0.281    pulse_gen_3_45ns/done_reg_n_0
    SLICE_X38Y48         FDCE                                         f  pulse_gen_3_45ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/start_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.192ns  (logic 0.456ns (38.249%)  route 0.736ns (61.751%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.568    -0.925    pulse_gen_1_SDACLK/clk_out1
    SLICE_X45Y47         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.736     0.267    pulse_gen_1_SDACLK/done
    SLICE_X40Y46         FDCE                                         f  pulse_gen_1_SDACLK/start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/clks_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.106ns  (logic 0.518ns (46.849%)  route 0.588ns (53.151%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.566    -0.927    adc_ctrl1/clk_out1
    SLICE_X38Y47         FDRE                                         r  adc_ctrl1/clks_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.409 f  adc_ctrl1/clks_start_reg/Q
                         net (fo=2, routed)           0.588     0.179    adc_ctrl1/clks_start
    SLICE_X38Y46         FDPE                                         f  adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.999ns  (logic 0.478ns (47.860%)  route 0.521ns (52.140%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.567    -0.926    pulse_gen_2_35ns/clk_out1
    SLICE_X42Y48         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.478    -0.448 f  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.521     0.073    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X40Y48         FDCE                                         f  pulse_gen_2_35ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.859ns  (logic 0.456ns (53.113%)  route 0.403ns (46.887%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.568    -0.925    pulse_gen_1_SDACLK/clk_out1
    SLICE_X45Y47         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.469 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.403    -0.066    pulse_gen_1_SDACLK/done
    SLICE_X37Y47         FDCE                                         f  pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.708ns  (logic 0.367ns (51.869%)  route 0.341ns (48.131%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.449    -1.527    pulse_gen_1_SDACLK/clk_out1
    SLICE_X45Y47         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.160 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.341    -0.819    pulse_gen_1_SDACLK/done
    SLICE_X37Y47         FDCE                                         f  pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.825ns  (logic 0.385ns (46.681%)  route 0.440ns (53.319%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.448    -1.528    pulse_gen_2_35ns/clk_out1
    SLICE_X42Y48         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.385    -1.143 f  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.440    -0.703    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X40Y48         FDCE                                         f  pulse_gen_2_35ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/clks_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.911ns  (logic 0.418ns (45.899%)  route 0.493ns (54.101%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.446    -1.530    adc_ctrl1/clk_out1
    SLICE_X38Y47         FDRE                                         r  adc_ctrl1/clks_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.418    -1.112 f  adc_ctrl1/clks_start_reg/Q
                         net (fo=2, routed)           0.493    -0.619    adc_ctrl1/clks_start
    SLICE_X38Y46         FDPE                                         f  adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_45ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_45ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.997ns  (logic 0.385ns (38.609%)  route 0.612ns (61.391%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.446    -1.530    pulse_gen_3_45ns/clk_out1
    SLICE_X38Y49         FDRE                                         r  pulse_gen_3_45ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.385    -1.145 f  pulse_gen_3_45ns/done_reg/Q
                         net (fo=2, routed)           0.612    -0.532    pulse_gen_3_45ns/done_reg_n_0
    SLICE_X38Y48         FDCE                                         f  pulse_gen_3_45ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.995ns  (logic 0.367ns (36.877%)  route 0.628ns (63.123%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.449    -1.527    pulse_gen_1_SDACLK/clk_out1
    SLICE_X45Y47         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.160 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.628    -0.531    pulse_gen_1_SDACLK/done
    SLICE_X40Y46         FDCE                                         f  pulse_gen_1_SDACLK/start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.393ns (52.027%)  route 1.284ns (47.973%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    pulse_gen_1_SDACLK/clk_out1
    SLICE_X38Y47         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.274    -0.162    pulse_gen_1_SDACLK/output_set_reg_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.117 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.149    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.175 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.744     0.919    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG
    J3                   OBUF (Prop_obuf_I_O)         1.158     2.077 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.077    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.396ns (51.976%)  route 1.290ns (48.024%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    pulse_gen_1_SDACLK/clk_out1
    SLICE_X38Y47         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.274    -0.162    pulse_gen_1_SDACLK/output_set_reg_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.117 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.149    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.175 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.750     0.925    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_BUFG
    T3                   OBUF (Prop_obuf_I_O)         1.161     2.086 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.086    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    T3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.913ns  (logic 1.407ns (48.288%)  route 1.507ns (51.712%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.600    pulse_gen_2_35ns/clk_out1
    SLICE_X42Y48         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.141    -0.311    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X42Y48         LUT2 (Prop_lut2_I1_O)        0.098    -0.213 r  pulse_gen_2_35ns/EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.366     1.153    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.161     2.314 r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.314    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
    K2                                                                r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.996 f  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.704ns (30.336%)  route 1.617ns (69.664%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/start_reg/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/start_reg/Q
                         net (fo=6, routed)           0.456     0.912    pulse_gen_1_SDACLK/start
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.036 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.642     1.678    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.802 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.519     2.321    pulse_gen_1_SDACLK/done0
    SLICE_X41Y46         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.447    -1.529    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y46         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[2]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.321ns  (logic 0.704ns (30.336%)  route 1.617ns (69.664%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/start_reg/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/start_reg/Q
                         net (fo=6, routed)           0.456     0.912    pulse_gen_1_SDACLK/start
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.036 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.642     1.678    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.802 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.519     2.321    pulse_gen_1_SDACLK/done0
    SLICE_X41Y46         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.447    -1.529    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y46         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.311ns  (logic 0.704ns (30.467%)  route 1.607ns (69.533%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/start_reg/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/start_reg/Q
                         net (fo=6, routed)           0.456     0.912    pulse_gen_1_SDACLK/start
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.036 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.642     1.678    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.802 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.509     2.311    pulse_gen_1_SDACLK/done0
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.448    -1.528    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.311ns  (logic 0.704ns (30.467%)  route 1.607ns (69.533%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/start_reg/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/start_reg/Q
                         net (fo=6, routed)           0.456     0.912    pulse_gen_1_SDACLK/start
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.036 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.642     1.678    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.802 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.509     2.311    pulse_gen_1_SDACLK/done0
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.448    -1.528    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.311ns  (logic 0.704ns (30.467%)  route 1.607ns (69.533%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/start_reg/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/start_reg/Q
                         net (fo=6, routed)           0.456     0.912    pulse_gen_1_SDACLK/start
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.036 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.642     1.678    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.802 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.509     2.311    pulse_gen_1_SDACLK/done0
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.448    -1.528    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[8]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.311ns  (logic 0.704ns (30.467%)  route 1.607ns (69.533%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/start_reg/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/start_reg/Q
                         net (fo=6, routed)           0.456     0.912    pulse_gen_1_SDACLK/start
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.036 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.642     1.678    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.802 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.509     2.311    pulse_gen_1_SDACLK/done0
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.448    -1.528    pulse_gen_1_SDACLK/clk_out1
    SLICE_X41Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[9]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 0.828ns (36.664%)  route 1.430ns (63.336%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/start_reg/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/start_reg/Q
                         net (fo=6, routed)           0.456     0.912    pulse_gen_1_SDACLK/start
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.036 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.642     1.678    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.802 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.332     2.134    pulse_gen_1_SDACLK/done0
    SLICE_X45Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.258 r  pulse_gen_1_SDACLK/done_i_1/O
                         net (fo=1, routed)           0.000     2.258    pulse_gen_1_SDACLK/done_i_1_n_0
    SLICE_X45Y47         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.449    -1.527    pulse_gen_1_SDACLK/clk_out1
    SLICE_X45Y47         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.179ns  (logic 0.704ns (32.311%)  route 1.475ns (67.689%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/start_reg/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/start_reg/Q
                         net (fo=6, routed)           0.456     0.912    pulse_gen_1_SDACLK/start
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.036 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.642     1.678    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.802 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.377     2.179    pulse_gen_1_SDACLK/done0
    SLICE_X43Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.448    -1.528    pulse_gen_1_SDACLK/clk_out1
    SLICE_X43Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.179ns  (logic 0.704ns (32.311%)  route 1.475ns (67.689%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/start_reg/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/start_reg/Q
                         net (fo=6, routed)           0.456     0.912    pulse_gen_1_SDACLK/start
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.036 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.642     1.678    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.802 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.377     2.179    pulse_gen_1_SDACLK/done0
    SLICE_X43Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.448    -1.528    pulse_gen_1_SDACLK/clk_out1
    SLICE_X43Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.179ns  (logic 0.704ns (32.311%)  route 1.475ns (67.689%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/start_reg/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/start_reg/Q
                         net (fo=6, routed)           0.456     0.912    pulse_gen_1_SDACLK/start
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.036 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=1, routed)           0.642     1.678    pulse_gen_1_SDACLK/gen_1_pulse1
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.802 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.377     2.179    pulse_gen_1_SDACLK/done0
    SLICE_X43Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          1.448    -1.528    pulse_gen_1_SDACLK/clk_out1
    SLICE_X43Y48         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.203%)  route 0.164ns (53.797%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg/C
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  adc_ctrl1/start_acquisition_reg/Q
                         net (fo=2, routed)           0.164     0.305    adc_ctrl1/start_acquisition
    SLICE_X38Y47         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    adc_ctrl1/clk_out1
    SLICE_X38Y47         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.239ns (66.268%)  route 0.122ns (33.732%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.122     0.316    pulse_gen_2_35ns/run
    SLICE_X42Y48         LUT3 (Prop_lut3_I2_O)        0.045     0.361 r  pulse_gen_2_35ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    pulse_gen_2_35ns/count[1]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.834    -0.837    pulse_gen_2_35ns/clk_out1
    SLICE_X42Y48         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/gen_1_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.839%)  route 0.176ns (48.161%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/start_reg/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_1_SDACLK/start_reg/Q
                         net (fo=6, routed)           0.176     0.317    pulse_gen_1_SDACLK/start
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.048     0.365 r  pulse_gen_1_SDACLK/gen_1_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.365    pulse_gen_1_SDACLK/gen_1_pulse_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.834    -0.837    pulse_gen_1_SDACLK/clk_out1
    SLICE_X43Y47         FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/ACTIVE_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/clks_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/ACTIVE_reg/C
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  pulse_gen_1_SDACLK/ACTIVE_reg/Q
                         net (fo=1, routed)           0.186     0.327    adc_ctrl1/ACTIVE
    SLICE_X38Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.372 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000     0.372    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    adc_ctrl1/clk_out1
    SLICE_X38Y47         FDRE                                         r  adc_ctrl1/clks_start_reg/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.262ns (61.902%)  route 0.161ns (38.098%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.161     0.378    pulse_gen_3_45ns/run
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.045     0.423 r  pulse_gen_3_45ns/active_i_1__0/O
                         net (fo=1, routed)           0.000     0.423    pulse_gen_3_45ns/active_i_1__0_n_0
    SLICE_X38Y49         FDRE                                         r  pulse_gen_3_45ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    pulse_gen_3_45ns/clk_out1
    SLICE_X38Y49         FDRE                                         r  pulse_gen_3_45ns/active_reg/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.265ns (62.170%)  route 0.161ns (37.830%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.161     0.378    pulse_gen_3_45ns/run
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.048     0.426 r  pulse_gen_3_45ns/done_i_1__0/O
                         net (fo=1, routed)           0.000     0.426    pulse_gen_3_45ns/done_i_1__0_n_0
    SLICE_X38Y49         FDRE                                         r  pulse_gen_3_45ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    pulse_gen_3_45ns/clk_out1
    SLICE_X38Y49         FDRE                                         r  pulse_gen_3_45ns/done_reg/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.262ns (61.323%)  route 0.165ns (38.677%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.165     0.382    pulse_gen_3_45ns/run
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.045     0.427 r  pulse_gen_3_45ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.427    pulse_gen_3_45ns/count[0]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    pulse_gen_3_45ns/clk_out1
    SLICE_X38Y49         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.265ns (61.592%)  route 0.165ns (38.408%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.165     0.382    pulse_gen_3_45ns/run
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.048     0.430 r  pulse_gen_3_45ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.430    pulse_gen_3_45ns/count[2]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.838    pulse_gen_3_45ns/clk_out1
    SLICE_X38Y49         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.239ns (53.629%)  route 0.207ns (46.371%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.207     0.401    pulse_gen_2_35ns/run
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.045     0.446 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.446    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.834    -0.837    pulse_gen_2_35ns/clk_out1
    SLICE_X42Y48         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.241ns (53.836%)  route 0.207ns (46.164%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.207     0.401    pulse_gen_2_35ns/run
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.047     0.448 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.448    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=46, routed)          0.834    -0.837    pulse_gen_2_35ns/clk_out1
    SLICE_X42Y48         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C





