#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov  6 01:31:21 2021
# Process ID: 171408
# Current directory: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.runs/synth_1
# Command line: vivado -log main_nexys4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_nexys4.tcl
# Log file: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.runs/synth_1/main_nexys4.vds
# Journal file: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main_nexys4.tcl -notrace
Command: synth_design -top main_nexys4 -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 171423 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1670.875 ; gain = 153.719 ; free physical = 1294 ; free virtual = 9499
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_nexys4' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/main_nexys4.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mul_booth' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/mul_booth.vhd:27]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fdn' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/fdn.vhd:20]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fdn' (1#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/fdn.vhd:20]
INFO: [Synth 8-638] synthesizing module 'srrn' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/srrn.vhd:24]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srrn' (2#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/srrn.vhd:24]
INFO: [Synth 8-638] synthesizing module 'addn' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/addn.vhd:23]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addn' (3#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/addn.vhd:23]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_fd' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/fd.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_fd' (4#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/fd.vhd:20]
INFO: [Synth 8-638] synthesizing module 'fsm_cmd' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/fsm_cmd.vhd:29]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fsm_cmd' (5#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/fsm_cmd.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'mul_booth' (6#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/mul_booth.vhd:27]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/debounce.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'debounce' (7#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/debounce.vhd:19]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/imports/new/displ7seg.vhd:21]
INFO: [Synth 8-226] default block is never used [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/imports/new/displ7seg.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (8#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/imports/new/displ7seg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'main_nexys4' (9#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/sources_1/new/main_nexys4.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.625 ; gain = 208.469 ; free physical = 1318 ; free virtual = 9523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1729.594 ; gain = 212.438 ; free physical = 1315 ; free virtual = 9520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1729.594 ; gain = 212.438 ; free physical = 1315 ; free virtual = 9520
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_nexys4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_nexys4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.344 ; gain = 0.000 ; free physical = 1229 ; free virtual = 9434
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.344 ; gain = 0.000 ; free physical = 1229 ; free virtual = 9434
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1295 ; free virtual = 9500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1295 ; free virtual = 9500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1295 ; free virtual = 9500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1287 ; free virtual = 9493
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fdn 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module srrn 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module addn 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 1     
Module xil_defaultlib_fd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fsm_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module mul_booth 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module displ7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1274 ; free virtual = 9481
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1154 ; free virtual = 9362
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1152 ; free virtual = 9360
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1152 ; free virtual = 9360
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1152 ; free virtual = 9360
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1152 ; free virtual = 9360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT2   |    32|
|4     |LUT3   |    36|
|5     |LUT4   |    12|
|6     |LUT5   |    10|
|7     |LUT6   |    13|
|8     |MUXF7  |     4|
|9     |FDRE   |    56|
|10    |IBUF   |    19|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |   205|
|2     |  MUL            |mul_booth         |    87|
|3     |    b_register   |fdn               |     8|
|4     |    a_register   |srrn__1           |    17|
|5     |    q_register   |srrn              |    17|
|6     |    sum_n        |addn              |    11|
|7     |    q_1_bistabil |xil_defaultlib_fd |     2|
|8     |    control_unit |fsm_cmd           |    23|
|9     |  debounce       |debounce          |     4|
|10    |  display_seg    |displ7seg         |    77|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1152 ; free virtual = 9360
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1895.344 ; gain = 212.438 ; free physical = 1204 ; free virtual = 9411
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1895.344 ; gain = 378.188 ; free physical = 1204 ; free virtual = 9411
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.344 ; gain = 0.000 ; free physical = 1154 ; free virtual = 9362
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1895.344 ; gain = 527.508 ; free physical = 1252 ; free virtual = 9460
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.344 ; gain = 0.000 ; free physical = 1252 ; free virtual = 9460
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab5/Booth/Booth.runs/synth_1/main_nexys4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_nexys4_utilization_synth.rpt -pb main_nexys4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  6 01:31:41 2021...
