Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 18 16:41:46 2021
| Host         : tekPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.163        0.000                      0                 3231        0.108        0.000                      0                 3231        1.000        0.000                       0                  1481  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
sys_clk_pin        {0.000 4.000}        20.000          50.000          
  pixel_clk_unbuf  {0.000 21.212}       42.424          23.571          
  pll_feedback_1   {0.000 10.000}       20.000          50.000          
  tmds_clk_unbuf   {0.000 4.242}        8.485           117.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                          1.000        0.000                       0                     1  
  pixel_clk_unbuf       35.163        0.000                      0                 3231        0.108        0.000                      0                 3231       20.082        0.000                       0                  1470  
  pll_feedback_1                                                                                                                                                    18.751        0.000                       0                     2  
  tmds_clk_unbuf                                                                                                                                                     6.892        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLL_1/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLL_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         16.000      13.000     PLLE2_ADV_X1Y1  PLL_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         16.000      13.000     PLLE2_ADV_X1Y1  PLL_1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         4.000       1.000      PLLE2_ADV_X1Y1  PLL_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         4.000       1.000      PLLE2_ADV_X1Y1  PLL_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_unbuf
  To Clock:  pixel_clk_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       35.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.163ns  (required time - arrival time)
  Source:                 svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_pong/svo_pong_video/compose_8/out_axis_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.424ns  (pixel_clk_unbuf rise@42.424ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 1.934ns (27.162%)  route 5.186ns (72.838%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 47.708 - 42.424 ) 
    Source Clock Delay      (SCD):    5.837ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.563     5.837    svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/pixel_clk
    SLICE_X111Y79        FDRE                                         r  svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.348     6.185 f  svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q1_reg/Q
                         net (fo=29, routed)          2.239     8.424    svo_pong/svo_pong_video/compose_8/x_reg[0]_0
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.239     8.663 r  svo_pong/svo_pong_video/compose_8/y[13]_i_2__1/O
                         net (fo=27, routed)          1.348    10.012    svo_pong/svo_pong_video/compose_8/y[13]_i_2__1_n_0
    SLICE_X95Y71         LUT2 (Prop_lut2_I1_O)        0.115    10.127 r  svo_pong/svo_pong_video/compose_8/y[0]_i_1__1/O
                         net (fo=3, routed)           0.677    10.804    svo_pong/svo_pong_video/compose_8/y[0]
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.267    11.071 r  svo_pong/svo_pong_video/compose_8/in_y1_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.071    svo_pong/svo_pong_video/compose_8/in_y1_carry_i_4__1_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.511 r  svo_pong/svo_pong_video/compose_8/in_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.511    svo_pong/svo_pong_video/compose_8/in_y1_carry_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.727 f  svo_pong/svo_pong_video/compose_8/in_y1_carry__0/CO[0]
                         net (fo=2, routed)           0.921    12.649    svo_pong/svo_pong_video/compose_8/in_y1
    SLICE_X105Y72        LUT6 (Prop_lut6_I2_O)        0.309    12.958 r  svo_pong/svo_pong_video/compose_8/out_axis_tdata[1]_i_1__1/O
                         net (fo=1, routed)           0.000    12.958    svo_pong/svo_pong_video/compose_8/out_axis_tdata0
    SLICE_X105Y72        FDRE                                         r  svo_pong/svo_pong_video/compose_8/out_axis_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     42.424    42.424 r  
    N18                                               0.000    42.424 r  clk (IN)
                         net (fo=0)                   0.000    42.424    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    43.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    44.769    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    44.842 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    46.294    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.371 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.337    47.708    svo_pong/svo_pong_video/compose_8/pixel_clk
    SLICE_X105Y72        FDRE                                         r  svo_pong/svo_pong_video/compose_8/out_axis_tdata_reg[1]/C
                         clock pessimism              0.423    48.131    
                         clock uncertainty           -0.041    48.090    
    SLICE_X105Y72        FDRE (Setup_fdre_C_D)        0.030    48.120    svo_pong/svo_pong_video/compose_8/out_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         48.120    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                 35.163    

Slack (MET) :             35.254ns  (required time - arrival time)
  Source:                 svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_pong/svo_pong_video/compose_8/in_y_reg/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.424ns  (pixel_clk_unbuf rise@42.424ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 1.934ns (27.506%)  route 5.097ns (72.494%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 47.708 - 42.424 ) 
    Source Clock Delay      (SCD):    5.837ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.563     5.837    svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/pixel_clk
    SLICE_X111Y79        FDRE                                         r  svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.348     6.185 f  svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q1_reg/Q
                         net (fo=29, routed)          2.239     8.424    svo_pong/svo_pong_video/compose_8/x_reg[0]_0
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.239     8.663 r  svo_pong/svo_pong_video/compose_8/y[13]_i_2__1/O
                         net (fo=27, routed)          1.348    10.012    svo_pong/svo_pong_video/compose_8/y[13]_i_2__1_n_0
    SLICE_X95Y71         LUT2 (Prop_lut2_I1_O)        0.115    10.127 r  svo_pong/svo_pong_video/compose_8/y[0]_i_1__1/O
                         net (fo=3, routed)           0.677    10.804    svo_pong/svo_pong_video/compose_8/y[0]
    SLICE_X97Y71         LUT6 (Prop_lut6_I0_O)        0.267    11.071 r  svo_pong/svo_pong_video/compose_8/in_y1_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.071    svo_pong/svo_pong_video/compose_8/in_y1_carry_i_4__1_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.511 r  svo_pong/svo_pong_video/compose_8/in_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.511    svo_pong/svo_pong_video/compose_8/in_y1_carry_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.727 f  svo_pong/svo_pong_video/compose_8/in_y1_carry__0/CO[0]
                         net (fo=2, routed)           0.832    12.560    svo_pong/svo_pong_video/compose_8/in_y1
    SLICE_X105Y71        LUT5 (Prop_lut5_I1_O)        0.309    12.869 r  svo_pong/svo_pong_video/compose_8/in_y_i_1__1/O
                         net (fo=1, routed)           0.000    12.869    svo_pong/svo_pong_video/compose_8/in_y_i_1__1_n_0
    SLICE_X105Y71        FDRE                                         r  svo_pong/svo_pong_video/compose_8/in_y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     42.424    42.424 r  
    N18                                               0.000    42.424 r  clk (IN)
                         net (fo=0)                   0.000    42.424    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    43.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    44.769    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    44.842 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    46.294    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.371 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.337    47.708    svo_pong/svo_pong_video/compose_8/pixel_clk
    SLICE_X105Y71        FDRE                                         r  svo_pong/svo_pong_video/compose_8/in_y_reg/C
                         clock pessimism              0.423    48.131    
                         clock uncertainty           -0.041    48.090    
    SLICE_X105Y71        FDRE (Setup_fdre_C_D)        0.032    48.122    svo_pong/svo_pong_video/compose_8/in_y_reg
  -------------------------------------------------------------------
                         required time                         48.122    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                 35.254    

Slack (MET) :             35.668ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_pong/svo_pong_control/px_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.424ns  (pixel_clk_unbuf rise@42.424ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.019ns (16.366%)  route 5.207ns (83.634%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 47.774 - 42.424 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.565     5.839    pixel_clk
    SLICE_X112Y81        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.398     6.237 f  resetn_reg/Q
                         net (fo=62, routed)          3.623     9.860    svo_pong/svo_pong_control/resetn
    SLICE_X104Y76        LUT3 (Prop_lut3_I2_O)        0.252    10.112 r  svo_pong/svo_pong_control/px[11]_i_7/O
                         net (fo=1, routed)           0.544    10.656    svo_pong/svo_pong_control/px[11]_i_7_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.264    10.920 r  svo_pong/svo_pong_control/px[11]_i_2/O
                         net (fo=13, routed)          0.567    11.487    svo_pong/svo_pong_control/px[11]_i_2_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.105    11.592 r  svo_pong/svo_pong_control/px[11]_i_1/O
                         net (fo=10, routed)          0.474    12.065    svo_pong/svo_pong_control/px[11]_i_1_n_0
    SLICE_X108Y79        FDRE                                         r  svo_pong/svo_pong_control/px_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     42.424    42.424 r  
    N18                                               0.000    42.424 r  clk (IN)
                         net (fo=0)                   0.000    42.424    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    43.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    44.769    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    44.842 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    46.294    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.371 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.403    47.774    svo_pong/svo_pong_control/pixel_clk
    SLICE_X108Y79        FDRE                                         r  svo_pong/svo_pong_control/px_reg[11]/C
                         clock pessimism              0.423    48.197    
                         clock uncertainty           -0.041    48.156    
    SLICE_X108Y79        FDRE (Setup_fdre_C_R)       -0.423    47.733    svo_pong/svo_pong_control/px_reg[11]
  -------------------------------------------------------------------
                         required time                         47.733    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                 35.668    

Slack (MET) :             35.669ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_pong/svo_pong_control/px_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.424ns  (pixel_clk_unbuf rise@42.424ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.019ns (16.191%)  route 5.275ns (83.809%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 47.772 - 42.424 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.565     5.839    pixel_clk
    SLICE_X112Y81        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.398     6.237 f  resetn_reg/Q
                         net (fo=62, routed)          3.623     9.860    svo_pong/svo_pong_control/resetn
    SLICE_X104Y76        LUT3 (Prop_lut3_I2_O)        0.252    10.112 r  svo_pong/svo_pong_control/px[11]_i_7/O
                         net (fo=1, routed)           0.544    10.656    svo_pong/svo_pong_control/px[11]_i_7_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.264    10.920 r  svo_pong/svo_pong_control/px[11]_i_2/O
                         net (fo=13, routed)          0.567    11.487    svo_pong/svo_pong_control/px[11]_i_2_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.105    11.592 r  svo_pong/svo_pong_control/px[11]_i_1/O
                         net (fo=10, routed)          0.541    12.133    svo_pong/svo_pong_control/px[11]_i_1_n_0
    SLICE_X107Y78        FDRE                                         r  svo_pong/svo_pong_control/px_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     42.424    42.424 r  
    N18                                               0.000    42.424 r  clk (IN)
                         net (fo=0)                   0.000    42.424    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    43.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    44.769    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    44.842 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    46.294    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.371 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.401    47.772    svo_pong/svo_pong_control/pixel_clk
    SLICE_X107Y78        FDRE                                         r  svo_pong/svo_pong_control/px_reg[0]/C
                         clock pessimism              0.423    48.195    
                         clock uncertainty           -0.041    48.154    
    SLICE_X107Y78        FDRE (Setup_fdre_C_R)       -0.352    47.802    svo_pong/svo_pong_control/px_reg[0]
  -------------------------------------------------------------------
                         required time                         47.802    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                 35.669    

Slack (MET) :             35.669ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_pong/svo_pong_control/px_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.424ns  (pixel_clk_unbuf rise@42.424ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.019ns (16.191%)  route 5.275ns (83.809%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 47.772 - 42.424 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.565     5.839    pixel_clk
    SLICE_X112Y81        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.398     6.237 f  resetn_reg/Q
                         net (fo=62, routed)          3.623     9.860    svo_pong/svo_pong_control/resetn
    SLICE_X104Y76        LUT3 (Prop_lut3_I2_O)        0.252    10.112 r  svo_pong/svo_pong_control/px[11]_i_7/O
                         net (fo=1, routed)           0.544    10.656    svo_pong/svo_pong_control/px[11]_i_7_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.264    10.920 r  svo_pong/svo_pong_control/px[11]_i_2/O
                         net (fo=13, routed)          0.567    11.487    svo_pong/svo_pong_control/px[11]_i_2_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.105    11.592 r  svo_pong/svo_pong_control/px[11]_i_1/O
                         net (fo=10, routed)          0.541    12.133    svo_pong/svo_pong_control/px[11]_i_1_n_0
    SLICE_X107Y78        FDRE                                         r  svo_pong/svo_pong_control/px_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     42.424    42.424 r  
    N18                                               0.000    42.424 r  clk (IN)
                         net (fo=0)                   0.000    42.424    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    43.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    44.769    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    44.842 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    46.294    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.371 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.401    47.772    svo_pong/svo_pong_control/pixel_clk
    SLICE_X107Y78        FDRE                                         r  svo_pong/svo_pong_control/px_reg[9]/C
                         clock pessimism              0.423    48.195    
                         clock uncertainty           -0.041    48.154    
    SLICE_X107Y78        FDRE (Setup_fdre_C_R)       -0.352    47.802    svo_pong/svo_pong_control/px_reg[9]
  -------------------------------------------------------------------
                         required time                         47.802    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                 35.669    

Slack (MET) :             35.674ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_pong/svo_pong_control/px_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.424ns  (pixel_clk_unbuf rise@42.424ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.019ns (16.202%)  route 5.270ns (83.798%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 47.772 - 42.424 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.565     5.839    pixel_clk
    SLICE_X112Y81        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.398     6.237 f  resetn_reg/Q
                         net (fo=62, routed)          3.623     9.860    svo_pong/svo_pong_control/resetn
    SLICE_X104Y76        LUT3 (Prop_lut3_I2_O)        0.252    10.112 r  svo_pong/svo_pong_control/px[11]_i_7/O
                         net (fo=1, routed)           0.544    10.656    svo_pong/svo_pong_control/px[11]_i_7_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.264    10.920 r  svo_pong/svo_pong_control/px[11]_i_2/O
                         net (fo=13, routed)          0.567    11.487    svo_pong/svo_pong_control/px[11]_i_2_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.105    11.592 r  svo_pong/svo_pong_control/px[11]_i_1/O
                         net (fo=10, routed)          0.537    12.128    svo_pong/svo_pong_control/px[11]_i_1_n_0
    SLICE_X106Y77        FDRE                                         r  svo_pong/svo_pong_control/px_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     42.424    42.424 r  
    N18                                               0.000    42.424 r  clk (IN)
                         net (fo=0)                   0.000    42.424    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    43.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    44.769    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    44.842 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    46.294    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.371 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.401    47.772    svo_pong/svo_pong_control/pixel_clk
    SLICE_X106Y77        FDRE                                         r  svo_pong/svo_pong_control/px_reg[2]/C
                         clock pessimism              0.423    48.195    
                         clock uncertainty           -0.041    48.154    
    SLICE_X106Y77        FDRE (Setup_fdre_C_R)       -0.352    47.802    svo_pong/svo_pong_control/px_reg[2]
  -------------------------------------------------------------------
                         required time                         47.802    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                 35.674    

Slack (MET) :             35.674ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_pong/svo_pong_control/px_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.424ns  (pixel_clk_unbuf rise@42.424ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.019ns (16.202%)  route 5.270ns (83.798%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 47.772 - 42.424 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.565     5.839    pixel_clk
    SLICE_X112Y81        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.398     6.237 f  resetn_reg/Q
                         net (fo=62, routed)          3.623     9.860    svo_pong/svo_pong_control/resetn
    SLICE_X104Y76        LUT3 (Prop_lut3_I2_O)        0.252    10.112 r  svo_pong/svo_pong_control/px[11]_i_7/O
                         net (fo=1, routed)           0.544    10.656    svo_pong/svo_pong_control/px[11]_i_7_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.264    10.920 r  svo_pong/svo_pong_control/px[11]_i_2/O
                         net (fo=13, routed)          0.567    11.487    svo_pong/svo_pong_control/px[11]_i_2_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.105    11.592 r  svo_pong/svo_pong_control/px[11]_i_1/O
                         net (fo=10, routed)          0.537    12.128    svo_pong/svo_pong_control/px[11]_i_1_n_0
    SLICE_X106Y77        FDRE                                         r  svo_pong/svo_pong_control/px_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     42.424    42.424 r  
    N18                                               0.000    42.424 r  clk (IN)
                         net (fo=0)                   0.000    42.424    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    43.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    44.769    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    44.842 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    46.294    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.371 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.401    47.772    svo_pong/svo_pong_control/pixel_clk
    SLICE_X106Y77        FDRE                                         r  svo_pong/svo_pong_control/px_reg[4]/C
                         clock pessimism              0.423    48.195    
                         clock uncertainty           -0.041    48.154    
    SLICE_X106Y77        FDRE (Setup_fdre_C_R)       -0.352    47.802    svo_pong/svo_pong_control/px_reg[4]
  -------------------------------------------------------------------
                         required time                         47.802    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                 35.674    

Slack (MET) :             35.674ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_pong/svo_pong_control/px_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.424ns  (pixel_clk_unbuf rise@42.424ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.019ns (16.202%)  route 5.270ns (83.798%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 47.772 - 42.424 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.565     5.839    pixel_clk
    SLICE_X112Y81        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.398     6.237 f  resetn_reg/Q
                         net (fo=62, routed)          3.623     9.860    svo_pong/svo_pong_control/resetn
    SLICE_X104Y76        LUT3 (Prop_lut3_I2_O)        0.252    10.112 r  svo_pong/svo_pong_control/px[11]_i_7/O
                         net (fo=1, routed)           0.544    10.656    svo_pong/svo_pong_control/px[11]_i_7_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.264    10.920 r  svo_pong/svo_pong_control/px[11]_i_2/O
                         net (fo=13, routed)          0.567    11.487    svo_pong/svo_pong_control/px[11]_i_2_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.105    11.592 r  svo_pong/svo_pong_control/px[11]_i_1/O
                         net (fo=10, routed)          0.537    12.128    svo_pong/svo_pong_control/px[11]_i_1_n_0
    SLICE_X106Y77        FDRE                                         r  svo_pong/svo_pong_control/px_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     42.424    42.424 r  
    N18                                               0.000    42.424 r  clk (IN)
                         net (fo=0)                   0.000    42.424    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    43.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    44.769    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    44.842 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    46.294    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.371 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.401    47.772    svo_pong/svo_pong_control/pixel_clk
    SLICE_X106Y77        FDRE                                         r  svo_pong/svo_pong_control/px_reg[5]/C
                         clock pessimism              0.423    48.195    
                         clock uncertainty           -0.041    48.154    
    SLICE_X106Y77        FDRE (Setup_fdre_C_R)       -0.352    47.802    svo_pong/svo_pong_control/px_reg[5]
  -------------------------------------------------------------------
                         required time                         47.802    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                 35.674    

Slack (MET) :             35.695ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_pong/svo_pong_control/px_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.424ns  (pixel_clk_unbuf rise@42.424ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.019ns (16.157%)  route 5.288ns (83.843%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 47.774 - 42.424 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.565     5.839    pixel_clk
    SLICE_X112Y81        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.398     6.237 f  resetn_reg/Q
                         net (fo=62, routed)          3.623     9.860    svo_pong/svo_pong_control/resetn
    SLICE_X104Y76        LUT3 (Prop_lut3_I2_O)        0.252    10.112 r  svo_pong/svo_pong_control/px[11]_i_7/O
                         net (fo=1, routed)           0.544    10.656    svo_pong/svo_pong_control/px[11]_i_7_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.264    10.920 r  svo_pong/svo_pong_control/px[11]_i_2/O
                         net (fo=13, routed)          0.567    11.487    svo_pong/svo_pong_control/px[11]_i_2_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.105    11.592 r  svo_pong/svo_pong_control/px[11]_i_1/O
                         net (fo=10, routed)          0.555    12.146    svo_pong/svo_pong_control/px[11]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  svo_pong/svo_pong_control/px_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     42.424    42.424 r  
    N18                                               0.000    42.424 r  clk (IN)
                         net (fo=0)                   0.000    42.424    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    43.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    44.769    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    44.842 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    46.294    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.371 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.403    47.774    svo_pong/svo_pong_control/pixel_clk
    SLICE_X110Y77        FDRE                                         r  svo_pong/svo_pong_control/px_reg[7]/C
                         clock pessimism              0.460    48.234    
                         clock uncertainty           -0.041    48.193    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.352    47.841    svo_pong/svo_pong_control/px_reg[7]
  -------------------------------------------------------------------
                         required time                         47.841    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                 35.695    

Slack (MET) :             35.709ns  (required time - arrival time)
  Source:                 svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_pong/svo_pong_video/compose_8/out_axis_tuser_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.424ns  (pixel_clk_unbuf rise@42.424ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.654ns (25.153%)  route 4.922ns (74.847%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 47.708 - 42.424 ) 
    Source Clock Delay      (SCD):    5.837ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.518    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.595 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.594     4.189    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.274 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.563     5.837    svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/pixel_clk
    SLICE_X111Y79        FDRE                                         r  svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.348     6.185 f  svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q1_reg/Q
                         net (fo=29, routed)          2.239     8.424    svo_pong/svo_pong_video/compose_8/x_reg[0]_0
    SLICE_X99Y69         LUT6 (Prop_lut6_I0_O)        0.239     8.663 r  svo_pong/svo_pong_video/compose_8/y[13]_i_2__1/O
                         net (fo=27, routed)          1.374    10.037    svo_pong/svo_pong_video/compose_8/y[13]_i_2__1_n_0
    SLICE_X95Y72         LUT4 (Prop_lut4_I2_O)        0.105    10.142 r  svo_pong/svo_pong_video/compose_8/y[9]_i_1__0/O
                         net (fo=4, routed)           0.928    11.071    svo_pong/svo_pong_video/compose_8/y[9]
    SLICE_X99Y71         LUT6 (Prop_lut6_I0_O)        0.105    11.176 r  svo_pong/svo_pong_video/compose_8/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.176    svo_pong/svo_pong_video/compose_8/i__carry_i_1_n_0
    SLICE_X99Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.508 r  svo_pong/svo_pong_video/compose_8/in_y1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.508    svo_pong/svo_pong_video/compose_8/in_y1_inferred__0/i__carry_n_0
    SLICE_X99Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.724 r  svo_pong/svo_pong_video/compose_8/in_y1_inferred__0/i__carry__0/CO[0]
                         net (fo=3, routed)           0.380    12.104    svo_pong/svo_pong_video/compose_8/in_y10_out
    SLICE_X105Y72        LUT4 (Prop_lut4_I0_O)        0.309    12.413 r  svo_pong/svo_pong_video/compose_8/out_axis_tuser[1]_i_1__1/O
                         net (fo=1, routed)           0.000    12.413    svo_pong/svo_pong_video/compose_8/p_2_in
    SLICE_X105Y72        FDRE                                         r  svo_pong/svo_pong_video/compose_8/out_axis_tuser_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                     42.424    42.424 r  
    N18                                               0.000    42.424 r  clk (IN)
                         net (fo=0)                   0.000    42.424    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    43.751 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    44.769    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    44.842 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           1.451    46.294    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.371 r  pixel_clk_buf/O
                         net (fo=1469, routed)        1.337    47.708    svo_pong/svo_pong_video/compose_8/pixel_clk
    SLICE_X105Y72        FDRE                                         r  svo_pong/svo_pong_video/compose_8/out_axis_tuser_reg[1]/C
                         clock pessimism              0.423    48.131    
                         clock uncertainty           -0.041    48.090    
    SLICE_X105Y72        FDRE (Setup_fdre_C_D)        0.032    48.122    svo_pong/svo_pong_video/compose_8/out_axis_tuser_reg[1]
  -------------------------------------------------------------------
                         required time                         48.122    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                 35.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 svo_enc/out_fifo_wraddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_enc/out_fifo_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.291%)  route 0.288ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.602     1.891    svo_enc/pixel_clk
    SLICE_X102Y67        FDRE                                         r  svo_enc/out_fifo_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  svo_enc/out_fifo_wraddr_reg[0]/Q
                         net (fo=41, routed)          0.288     2.343    svo_enc/out_fifo_reg_0_3_0_5/ADDRD0
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.870     2.442    svo_enc/out_fifo_reg_0_3_0_5/WCLK
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.517     1.925    
    SLICE_X104Y68        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.235    svo_enc/out_fifo_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 svo_enc/out_fifo_wraddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_enc/out_fifo_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.291%)  route 0.288ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.602     1.891    svo_enc/pixel_clk
    SLICE_X102Y67        FDRE                                         r  svo_enc/out_fifo_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  svo_enc/out_fifo_wraddr_reg[0]/Q
                         net (fo=41, routed)          0.288     2.343    svo_enc/out_fifo_reg_0_3_0_5/ADDRD0
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.870     2.442    svo_enc/out_fifo_reg_0_3_0_5/WCLK
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.517     1.925    
    SLICE_X104Y68        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.235    svo_enc/out_fifo_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 svo_enc/out_fifo_wraddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_enc/out_fifo_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.291%)  route 0.288ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.602     1.891    svo_enc/pixel_clk
    SLICE_X102Y67        FDRE                                         r  svo_enc/out_fifo_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  svo_enc/out_fifo_wraddr_reg[0]/Q
                         net (fo=41, routed)          0.288     2.343    svo_enc/out_fifo_reg_0_3_0_5/ADDRD0
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.870     2.442    svo_enc/out_fifo_reg_0_3_0_5/WCLK
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.517     1.925    
    SLICE_X104Y68        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.235    svo_enc/out_fifo_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 svo_enc/out_fifo_wraddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_enc/out_fifo_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.291%)  route 0.288ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.602     1.891    svo_enc/pixel_clk
    SLICE_X102Y67        FDRE                                         r  svo_enc/out_fifo_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  svo_enc/out_fifo_wraddr_reg[0]/Q
                         net (fo=41, routed)          0.288     2.343    svo_enc/out_fifo_reg_0_3_0_5/ADDRD0
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.870     2.442    svo_enc/out_fifo_reg_0_3_0_5/WCLK
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.517     1.925    
    SLICE_X104Y68        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.235    svo_enc/out_fifo_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 svo_enc/out_fifo_wraddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_enc/out_fifo_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.291%)  route 0.288ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.602     1.891    svo_enc/pixel_clk
    SLICE_X102Y67        FDRE                                         r  svo_enc/out_fifo_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  svo_enc/out_fifo_wraddr_reg[0]/Q
                         net (fo=41, routed)          0.288     2.343    svo_enc/out_fifo_reg_0_3_0_5/ADDRD0
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.870     2.442    svo_enc/out_fifo_reg_0_3_0_5/WCLK
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.517     1.925    
    SLICE_X104Y68        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.235    svo_enc/out_fifo_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 svo_enc/out_fifo_wraddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_enc/out_fifo_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.291%)  route 0.288ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.602     1.891    svo_enc/pixel_clk
    SLICE_X102Y67        FDRE                                         r  svo_enc/out_fifo_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  svo_enc/out_fifo_wraddr_reg[0]/Q
                         net (fo=41, routed)          0.288     2.343    svo_enc/out_fifo_reg_0_3_0_5/ADDRD0
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.870     2.442    svo_enc/out_fifo_reg_0_3_0_5/WCLK
    SLICE_X104Y68        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.517     1.925    
    SLICE_X104Y68        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.235    svo_enc/out_fifo_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 svo_enc/out_fifo_wraddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_enc/out_fifo_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.291%)  route 0.288ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.602     1.891    svo_enc/pixel_clk
    SLICE_X102Y67        FDRE                                         r  svo_enc/out_fifo_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  svo_enc/out_fifo_wraddr_reg[0]/Q
                         net (fo=41, routed)          0.288     2.343    svo_enc/out_fifo_reg_0_3_0_5/ADDRD0
    SLICE_X104Y68        RAMS32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.870     2.442    svo_enc/out_fifo_reg_0_3_0_5/WCLK
    SLICE_X104Y68        RAMS32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.517     1.925    
    SLICE_X104Y68        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.235    svo_enc/out_fifo_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 svo_enc/out_fifo_wraddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_enc/out_fifo_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.291%)  route 0.288ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.602     1.891    svo_enc/pixel_clk
    SLICE_X102Y67        FDRE                                         r  svo_enc/out_fifo_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  svo_enc/out_fifo_wraddr_reg[0]/Q
                         net (fo=41, routed)          0.288     2.343    svo_enc/out_fifo_reg_0_3_0_5/ADDRD0
    SLICE_X104Y68        RAMS32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.870     2.442    svo_enc/out_fifo_reg_0_3_0_5/WCLK
    SLICE_X104Y68        RAMS32                                       r  svo_enc/out_fifo_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.517     1.925    
    SLICE_X104Y68        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.235    svo_enc/out_fifo_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 svo_enc/out_fifo_wraddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_enc/out_fifo_reg_0_3_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.650%)  route 0.296ns (64.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.602     1.891    svo_enc/pixel_clk
    SLICE_X102Y67        FDRE                                         r  svo_enc/out_fifo_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  svo_enc/out_fifo_wraddr_reg[0]/Q
                         net (fo=41, routed)          0.296     2.351    svo_enc/out_fifo_reg_0_3_12_17/ADDRD0
    SLICE_X104Y66        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.872     2.444    svo_enc/out_fifo_reg_0_3_12_17/WCLK
    SLICE_X104Y66        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.517     1.927    
    SLICE_X104Y66        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.237    svo_enc/out_fifo_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 svo_enc/out_fifo_wraddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Destination:            svo_enc/out_fifo_reg_0_3_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pixel_clk_unbuf  {rise@0.000ns fall@21.212ns period=42.424ns})
  Path Group:             pixel_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_unbuf rise@0.000ns - pixel_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.650%)  route 0.296ns (64.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.719 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.544     1.263    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.289 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.602     1.891    svo_enc/pixel_clk
    SLICE_X102Y67        FDRE                                         r  svo_enc/out_fifo_wraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  svo_enc/out_fifo_wraddr_reg[0]/Q
                         net (fo=41, routed)          0.296     2.351    svo_enc/out_fifo_reg_0_3_12_17/ADDRD0
    SLICE_X104Y66        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.898    clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  PLL_1/CLKOUT0
                         net (fo=1, routed)           0.592     1.543    pixel_clk_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.572 r  pixel_clk_buf/O
                         net (fo=1469, routed)        0.872     2.444    svo_enc/out_fifo_reg_0_3_12_17/WCLK
    SLICE_X104Y66        RAMD32                                       r  svo_enc/out_fifo_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.517     1.927    
    SLICE_X104Y66        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.237    svo_enc/out_fifo_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk_unbuf
Waveform(ns):       { 0.000 21.212 }
Period(ns):         42.424
Sources:            { PLL_1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         42.424      40.832     BUFGCTRL_X0Y16  pixel_clk_buf/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         42.424      40.953     OLOGIC_X1Y67    tmds_serdes_hi[0]/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         42.424      40.953     OLOGIC_X1Y69    tmds_serdes_hi[1]/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         42.424      40.953     OLOGIC_X1Y71    tmds_serdes_hi[2]/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         42.424      40.953     OLOGIC_X1Y68    tmds_serdes_lo[0]/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         42.424      40.953     OLOGIC_X1Y70    tmds_serdes_lo[1]/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         42.424      40.953     OLOGIC_X1Y72    tmds_serdes_lo[2]/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         42.424      41.175     PLLE2_ADV_X1Y1  PLL_1/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         42.424      41.424     SLICE_X100Y65   svo_enc/vcursor_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         42.424      41.424     SLICE_X101Y66   svo_enc/wait_for_fifos_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       42.424      117.576    PLLE2_ADV_X1Y1  PLL_1/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X104Y70   svo_enc/pixel_fifo_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X104Y70   svo_enc/pixel_fifo_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X104Y70   svo_enc/pixel_fifo_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X104Y70   svo_enc/pixel_fifo_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X104Y70   svo_enc/pixel_fifo_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X104Y70   svo_enc/pixel_fifo_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         21.212      20.082     SLICE_X104Y70   svo_enc/pixel_fifo_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         21.212      20.082     SLICE_X104Y70   svo_enc/pixel_fifo_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X102Y65   svo_enc/ctrl_fifo_reg_0_3_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X102Y65   svo_enc/ctrl_fifo_reg_0_3_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X102Y69   svo_enc/pixel_fifo_reg_0_7_18_18/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X102Y69   svo_enc/pixel_fifo_reg_0_7_18_18/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X102Y69   svo_enc/pixel_fifo_reg_0_7_18_18/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X102Y69   svo_enc/pixel_fifo_reg_0_7_18_18/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X102Y69   svo_enc/pixel_fifo_reg_0_7_18_18/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X102Y69   svo_enc/pixel_fifo_reg_0_7_18_18/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         21.212      20.082     SLICE_X102Y69   svo_enc/pixel_fifo_reg_0_7_18_18/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         21.212      20.082     SLICE_X102Y69   svo_enc/pixel_fifo_reg_0_7_18_18/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X104Y68   svo_enc/out_fifo_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         21.212      20.082     SLICE_X104Y68   svo_enc/out_fifo_reg_0_3_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_feedback_1
  To Clock:  pll_feedback_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_feedback_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLL_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLL_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLL_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  PLL_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tmds_clk_unbuf
  To Clock:  tmds_clk_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tmds_clk_unbuf
Waveform(ns):       { 0.000 4.242 }
Period(ns):         8.485
Sources:            { PLL_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         8.485       6.892      BUFGCTRL_X0Y17  tmds_clk_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         8.485       7.014      OLOGIC_X1Y67    tmds_serdes_hi[0]/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         8.485       7.014      OLOGIC_X1Y69    tmds_serdes_hi[1]/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         8.485       7.014      OLOGIC_X1Y71    tmds_serdes_hi[2]/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         8.485       7.014      OLOGIC_X1Y68    tmds_serdes_lo[0]/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         8.485       7.014      OLOGIC_X1Y70    tmds_serdes_lo[1]/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         8.485       7.014      OLOGIC_X1Y72    tmds_serdes_lo[2]/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.485       7.236      PLLE2_ADV_X1Y1  PLL_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.485       151.515    PLLE2_ADV_X1Y1  PLL_1/CLKOUT1



