[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPD1E05U06DPYR production of TEXAS INSTRUMENTS from the text:TPDxE05U06 1, 4, 6 Channel ESD Protection Device\nfor Super-Speed (Up to 6 Gbps) Interface\n1 Features\n•IEC 61000-4-2 level 4 ESD protection\n–±12-kV contact discharge\n–±15-kV air gap discharge\n•IEC 61000-4-4 EFT protection\n–80 A (5/50 ns)\n•IEC 61000-4-5 surge protection\n–2.5 A (8/20 µs)\n•IO capacitance 0.42 pF to 0.5 pF (typical)\n•DC breakdown voltage 6.5 V (minimum)\n•Ultra low leakage current 10 nA (maximum)\n•Low ESD clamping voltage\n•Industrial temperature range: –40°C to +125°C\n•Easy straight-through routing packages\n•Industry standard SOD-523 package\n(1.60 mm × 0.80 mm × 0.65 mm)\n2 Applications\n•HDMI 1.4 b\n•HDMI 2.0\n•USB 3.0\n•MHL\n•LVDS interfaces\n•DisplayPort\n•PCI-express®\n•eSata interfaces\n•V-by-One® HS3 Description\nThe TPDxE05U06 is a family of unidirectional \nTransient Voltage Suppressor (TVS) based \nElectrostatic Discharge (ESD) protection diodes with \nultra-low capacitance. Each device can dissipate ESD \nstrikes above the maximum level specified by the IEC \n61000-4-2 international standard. The TPDxE05U06s \nultra-low loading capacitance makes it ideal for \nprotecting any high-speed signal pins.\nTypical applications for TPDxE05U06 includes high \nspeed signal lines in HDMI 1.4 b, HDMI 2.0, USB 3.0, \nMHL, LVDS, DisplayPort, PCI-Express®, eSata, and \nV-by-One® HS.\nDevice Information(1) \nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPD1E05U06X1SON (2) 0.60 mm × 1.00 mm\nSOD-523 (2) 0.80 mm × 1.20 mm\nTPD4E05U06 USON (10) 2.50 mm × 1.00 mm\nTPD6E05U06 USON (14) 3.50 mm × 1.35 mm\n(1) For all available packages, see the orderable addendum at \nthe end of the data sheet.\n12\n45\n381\n2\n4\n5\n3 8\nConnector\nHDMI Controller\nTPD4E05U06TPD4E05U06\nD0-\nD1+\nD1-\nD2+\nD2-\nCLK+\nCLK-D0+GND\nGND\nGND\nGND\nSimplified Schematic\nD1+ D1- D2+ D2-\nGNDTPD4E05U06 Functional Block DiagramTPD1E05U06 , TPD4E05U06 , TPD6E05U06\nSLVSBO7N  – DECEMBER 2012 – REVISED FEBRUARY 2022\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, \nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Pin Configuration and Functions ................................... 4\n6 Specifications .................................................................. 6\nAbsolute Maximum Ratings .............................................. 6\n6.1 ESD Ratings—JEDEC Specification ........................... 6\n6.2 ESD Ratings—IEC Specification ................................ 6\nRecommended Operating Conditions ............................... 6\n6.3 Thermal Information .................................................... 7\n6.4 Electrical Characteristics ............................................. 7\n6.5 Typical Characteristics ................................................ 9\n7 Detailed Description ...................................................... 11\n7.1 Overview ................................................................... 11\n7.2 Functional Block Diagram ......................................... 11\n7.3 Feature Description ................................................... 127.4 Device Functional Modes .......................................... 12\n8 Application and Implementation .................................. 13\n8.1 Application Information ............................................. 13\n8.2 Typical Applications .................................................. 13\n9 Power Supply Recommendations ................................ 16\n10 Layout ........................................................................... 17\n10.1 Layout Guidelines ................................................... 17\n10.2 Layout Example ...................................................... 17\n11 Device and Documentation Support .......................... 19\n11.1 Documentation Support .......................................... 19\n11.2 Receiving Notification of Documentation Updates ..19\n11.3 Support Resources ................................................. 19\n11.4 Trademarks ............................................................. 19\n11.5 Electrostatic Discharge Caution .............................. 19\n11.6 Glossary .................................................................. 19\n12 Mechanical, Packaging, and Orderable \nInformation .................................................................... 19\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision M (January 2017) to Revision N (February 2022) Page\n•Updated the SOD-523 package information from the body size dimensions (0.8 mm × 1.2 mm) to the lead-to-\nlead dimensions (1.60 mm × 0.80 mm × 0.65 mm) ........................................................................................... 1\nChanges from Revision L (January 2017) to Revision M (December 2021) Page\n•Updated the numbering format for tables, figures, and cross-references throughout the document .................. 1\n•Updated the Features  section to include SOD-523 package information ........................................................... 1\n•Added the DYA package to the Device Information  table ................................................................................... 1\n•Added the DYA package to the Pin Configuration and Functions  section .......................................................... 4\n•Changed the minimum DC breakdown voltage  from 6 V to 6.5 V  in the Detailed Description  section ............. 12\n•Changed the minimum reverse standoff voltage  from 5 V to 5.5 V  in the Detailed Description  section ........... 12\n•Updated the Related Documentation  section ................................................................................................... 19\nChanges from Revision K (November 2016) to Revision L (January 2017) Page\n•Updated DPY pinout image. ............................................................................................................................... 4\n•Updated title from TPD4E05U06 to TPD6E05U06 in Figure 7-3  ..................................................................... 11\nChanges from Revision J (March 2016) to Revision K (November 2016) Page\n•Changed min value of V BR from 6 V to 6.5 V  in the Electrical Characteristics  table ........................................... 6\nChanges from Revision I (June 2015) to Revision J (March 2016) Page\n•Replaced all instances of X2SON  with X1SON  ................................................................................................. 1\n•Update the Pin Functions  table .......................................................................................................................... 4\n•Added the Power Supply Recommendations  section ....................................................................................... 16\nChanges from Revision H (May 2015) to Revision I (June 2015) Page\n•Added trademarks ............................................................................................................................................. 1\n•Corrected TPD6E05U06 Pin 13 name ................................................................................................................ 4\n•Corrected TLP definition ..................................................................................................................................... 6TPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022 www.ti.com\n2 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\nChanges from Revision G (July 2014) to Revision H (May 2015) Page\n•Added additional application ............................................................................................................................... 1\n•Updated with HDMI 2.0 Eye Diagrams ............................................................................................................. 14\nChanges from Revision F (November 2013) to Revision G (July 2014) Page\n•Added 61000-4-4 EFT compliance ..................................................................................................................... 1\n•Added Thermal Information  table ....................................................................................................................... 6\n•Added Handling Ratings  table ............................................................................................................................ 6\n•Added the Detailed Description  section ............................................................................................................ 11\n•Added the Application and Implementation  section .......................................................................................... 13\n•Added Layout section. ..................................................................................................................................... 17\nChanges from Revision * (December 2012) to Revision A (December 2012) Page\n•Added TPS2EUSB30A part to document. .......................................................................................................... 1\nChanges from Revision A (December 2012) to Revision B (January 2013) Page\n•Added Insertion Loss Graphic. ........................................................................................................................... 9\n•Added Eye Diagrams. ....................................................................................................................................... 14\nChanges from Revision B (January 2013) to Revision C (March 2013) Page\n•Changed IO Capacitance range ......................................................................................................................... 1\n•Changed test conditions and typ values for V clamp ............................................................................................ 6\n•Added typ R DYN values for DQA and RVZ packages ......................................................................................... 6\n•Added C L values for DQA and RVZ packages ................................................................................................... 6\n•Changed CURRENT vs VOLTAGE graphic ........................................................................................................ 9\n•Changed Insertion Loss graphic ......................................................................................................................... 9\n•Changed HDMI Eye Diagrams ......................................................................................................................... 14\nChanges from Revision C (March 2013) to Revision D () Page\n•Updated Title ....................................................................................................................................................... 1\n•Removed Ordering Information table. ................................................................................................................. 4\nChanges from Revision D (August 2013) to Revision E (November 2013) Page\n•Updated document formatting. ........................................................................................................................... 1\n•Added additional application ............................................................................................................................... 1www.ti.comTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n5 Pin Configuration and Functions\n1\n2I/O\nGND\nFigure 5-1. DPY Package 2-Pin X1SON Top View\n1 2ID Area Figure 5-2. DYA Package 2-Pin SOD-523 Top View\nTable 5-1. Pin Functions TPD1E05U06 DPY and DYA\nPIN\nTYPE DESCRIPTION\nNAME NO.\nGND 2 Ground Ground; Connect to ground\nI/O 1 I/O ESD protected channel(1)\n(1) Place as close to the connector as possible.\n1 D1+\n2\n3\n4\n5 678910\nD1–\nGND\nD2+\nD2–NC\nNC\nGND\nNC\nNC\nFigure 5-3. DQA Package 10-Pin USON Top View\nTable 5-2. Pin Functions TPD4E05U06 DQA\nPIN\nTYPE DESCRIPTION\nNAME NO.\nD1+ 1 I/O ESD protected channel(1)\nD1– 2 I/O ESD protected channel(1)\nD2+ 4 I/O ESD protected channel(1)\nD2– 5 I/O ESD protected channel(1)\nGND 3\nGround Ground; Connect to ground\nGND 8\nNC 6\n— Not connected; Used for optional straight-through routing. Can be left floating or groundedNC 7\nNC 9\nNC 10\n(1) Place as close to the connector as possible.TPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022 www.ti.com\n4 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\nNC\nNC\nNC\nNC\nGND\nNC\nNCD1+\nD1–\nD2+\nD2–\nGND\nD3+\nD3–1\n2\n3\n4\n5\n6\n7 891011121314Figure 5-4. RVZ Package 14-Pin USON Top View\nTable 5-3. Pin Functions TPD6E05U06 RVZ\nPIN\nTYPE DESCRIPTION\nNAME NO.\nD1+ 14 I/O ESD protected channel(1)\nD1– 13 I/O ESD protected channel(1)\nD2+ 12 I/O ESD protected channel(1)\nD2– 11 I/O ESD protected channel(1)\nD3+ 9 I/O ESD protected channel(1)\nD3– 8 I/O ESD protected channel(1)\nGND 5\nGround Ground; Connect to ground\nGND 10\nNC 1\n— Not connected; Used for optional straight-through routing. Can be left floating or groundedNC 2\nNC 3\nNC 4\nNC 6\nNC 7\n(1) Place as close to the connector as possible.www.ti.comTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n6 Specifications\nAbsolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted) (1)\nMIN MAX UNIT\nElectrical Fast Transient \n(2) (3) IEC 61000-4-4 (5/50ns) 80 A\nPeak Pulse (2) (3)IEC 61000-4-5 Current \n(8/20us)2.5 A\nIEC 61000-4-5 Power \n(8/20us)40 W\nTAAmbient Operating \nTemperature-40 125 °C\nTstg Storage Temperature -65 155 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress \nratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under \nRecommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device \nreliability.\n(2) Voltages are with respect to GND unless otherwise noted.\n(3) Measured at 25 ℃\n6.1 ESD Ratings—JEDEC Specification\nVALUE UNIT\nV(ESD) Electrostatic discharge – DPY, DQA, and RVZHuman body model (HBM), per ANSI/ESDA/\nJEDEC JS-001 (1) ±4000 V\nCharged device model (CDM), per JEDEC \nspecification JESD22-C101 (2) ±1500 V\nV(ESD) Electrostatic discharge – DYAHuman body model (HBM), per ANSI/ESDA/\nJEDEC JS-001 ±2500 V\nCharged device model (CDM), per JEDEC \nspecification JS-002±1000 V\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with\nless than 500-V HBM is possible with the necessary precautions. Pins listed as ±4000 V may actually have higher performance.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with\nless than 250-V CDM is possible with the necessary precautions. Pins listed as ±1500 V may actually have higher performance.\n6.2 ESD Ratings—IEC Specification\nVALUE UNIT\nV(ESD) Electrostatic dischargeIEC 61000-4-2 contact discharge ±12000\nV\nIEC 61000-4-2 air-gap discharge ±15000\nRecommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIO Input pin voltage 0 5.5 V\nTAOperating free-air \ntemperature-40 125 °CTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022 www.ti.com\n6 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n6.3 Thermal Information\nTHERMAL METRIC (1)TPD1E05U06 TPD4E05U06 TPD6E05U06\nUNIT DPY (X1SON) DYA (SOD523) DQA (USON) RVZ (USON)\n2 PINS 2 PINS 10 PINS 14 PINS\nRθJA Junction-to-ambient thermal resistance 697.3 772.1 327 197.9 °C/W\nRθJC(top)Junction-to-case (top) thermal \nresistance471 444.6 189.5 119.1 °C/W\nRθJB Junction-to-board thermal resistance 575.9 540.4 257.7 92.6 °C/W\nΨJTJunction-to-top characterization \nparameter175.7 159.9 60.9 22 °C/W\nΨJBJunction-to-board characterization \nparameter575.1 533.9 257 91.6 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application \nreport.\n6.4 Electrical Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nINPUT - OUTPUT RESISTANCE\nVRWM Reverse stand-off voltage IIO < 10 µA 5.5 V\nVBR Break-down voltage IIO = 1 mA 6.5 8.5 V\nVClamp Clamp voltageIPP = 1 A, TLP, from I/O to GND (1)10\nVIPP = 5 A, TLP, from I/O to GND (1)14\nIPP = 1 A, TLP, from GND to I/O (1)3\nIPP = 5 A, TLP, from GND to I/O (1)7\nILEAK Leakage current VIO = 2.5 V 0.01 10 nA\nRDYNDynamic \nresistanceDPY packageI/O to GND (2)0.8\nΩGND to I/O (2)0.8\nDYA packageI/O to GND (2)0.8\nGND to I/O (2)0.7\nDQA packageI/O to GND (2)0.8\nGND to I/O (2)0.8\nRVZ packageI/O to GND (2)0.8\nGND to I/O (2)0.8\nCAPACITANCE\nCL Line capacitance (3) VIO = 2.5 V;  ƒ = 1 MHz , I/O to \nGNDTPD1E05U06 \nDPY\npackage0.42\npFTPD1E05U06 \nDYA\npackage0.42\nTPD4E05U06 \nDQA\npackage0.5\nTPD6E05U06 \nRVZ\npackage0.47\nΔ C IO-\nTO-GNDVariation of input capacitanceGND Pin = 0 V, f = 1 MHz, VBIAS = 2.5 V,\nChannel x pin to GND – channel y pin to GND0.05 0.07 pFwww.ti.comTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n6.4 Electrical Characteristics (continued)\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nCCROS\nSChannel to channel input capacitanceGND Pin = 0 V, f = 1 MHz, VBIAS = 2.5 V, \nbetween channel pins0.01 0.06 pF\n(1) Transition line pulse with 100 ns width, 200 ps rise time.\n(2) Extraction of R DYN using least squares fit of TLP characteristics between I = 10 A and I = 20 A.\n(3) Capacitance data is taken at 25°C.TPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022 www.ti.com\n8 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n6.5 Typical Characteristics\n±1.0 ±0.8 ±0.6 ±0.4 ±0.2 0.0 0.2 0.4 0.6 0.8 1.0 \n±2 ±1 0 1 2 3 4 5 6 7 8 9 10 Current (mA) \nVoltage (V) C001 \n.\nFigure 6-1. DC Voltage Sweep I-V Curve\n05101520253035404550\n0.00.51.01.52.02.53.03.5\n±5 0 5 10 15 20 25 30 35 40 45 50\nPower (W) Current (A) \nTime (\x1ds) Current\nPower\nC002 .\nFigure 6-2. Surge Curve (tp = 8/20 μs), Pin IO to GND\n±5 0 5 10 15 20 25 30 35 \n0 5 10 15 20 25 30 35 40 Current (A) \nVoltage (V) C003 \n.\nFigure 6-3. Positive TLP Plot IO to GND\n0 5 10 15 20 25 \n0 5 10 15 20 25 Current (A) \nVoltage (V) C008 .\nFigure 6-4. Negative TLP Plot IO to GND\n0 50 100 150 200 250 300 \n±40 ±20 0 20 40 60 80 100 120 Current (pA) \nTemperature ( \x83C) C004 \n.\nFigure 6-5. Leakage vs Temperature\n±10 0 10 20 30 40 50 60 70 80 \n0 25 50 75 100 125 150 175 200 Voltage (V) \nTime (ns) C005 .\nFigure 6-6. 8-kV IEC Waveformwww.ti.comTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n6.5 Typical Characteristics (continued)\n±90 ±80 ±70 ±60 ±50 ±40 ±30 ±20 ±10 0 10 \n0 25 50 75 100 125 150 175 200 Voltage (V) \nTime (ns) C006 \n.\nFigure 6-7. –8-kV IEC Waveform\n±12 ±11 ±10 ±9 ±8 ±7 ±6 ±5 ±4 ±3 ±2 ±1 0 \n 100k 1M 10M 100M 1000M 10000M Insertion Loss (dB) \nFrequency (Hz) C007 1G 10G .\nFigure 6-8. TPD1E05U06 Insertion Loss\n±6 ±5 ±4 ±3 ±2 ±1 0 \n 100k 1M 10M 100M 1000M 10000M Insertion Loss (dB) \nFrequency (Hz) C009 1G 10G \n.\nFigure 6-9. TPD4E05U06 Insertion Loss\n±6 ±5 ±4 ±3 ±2 ±1 0 \n 100k 1M 10M 100M 1000M 10000M Insertion Loss (dB) \nFrequency (Hz) C010 1G 10G .\nFigure 6-10. TPD6E05U06 Insertion LossTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022 www.ti.com\n10 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n7 Detailed Description\n7.1 Overview\nThe TPDxE05U06 is a family of unidirectional Transient Voltage Suppressor (TVS) based Electrostatic \nDischarge (ESD) protection diodes with ultra-low capacitance. Each device can dissipate ESD strikes above \nthe maximum level specified by the IEC 61000-4-2 international standard. The TPDxE05U06s ultra-low loading \ncapacitance makes it ideal for protecting any high-speed signal pins.\n7.2 Functional Block Diagram\nI/O\nGND\nFigure 7-1. TPD1E05U06 Block Diagram\nD1+ D1- D2+ D2-\nGND\nFigure 7-2. TPD4E05U06 Block Diagram\nD1+ D1- D2+ D2-\nGNDD3+ D3-\nFigure 7-3. TPD6E05U06 Block Diagramwww.ti.comTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n7.3 Feature Description\nThe TPDxE05U06 is a family of unidirectional Transient Voltage Suppressor (TVS) Electrostatic Discharge \n(ESD) protection diodes with ultra-low capacitance. Each device can dissipate ESD strikes above the maximum \nlevel specified by the IEC 61000-4-2 international standard. The TPDxE05U06s ultra-low loading capacitance \nmakes it ideal for protecting any high-speed signal pins.\n7.3.1 ±15-kV IEC61000-4-2 Level 4 ESD Protection\nThe I/O pins can withstand ESD events up to ±12-kV contact and ±15-kV air. An ESD-surge clamp diverts the \ncurrent to ground.\n7.3.2 IEC61000-4-4 EFT Protection\nThe I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with 50- Ω \nimpedance). An ESD-surge clamp diverts the current to ground. This has been validated on the TPD4E05U06 \nonly.\n7.3.3 IEC61000-4-5 Surge Protection\nThe I/O pins can withstand surge events up to 2.5 A and 40 W (8/20 µs waveform). An ESD-surge clamp diverts \nthis current to ground.\n7.3.4 I/O Capacitance\nThe capacitance between each I/O pin to ground is 0.42 pF (TPD1E05U06), 0.5 pF (TPD4E05U06) or 0.47 pF \n(TPD6E05U06). These devices support data rates up to 6 Gbps.\n7.3.5 DC Breakdown Voltage\nThe DC breakdown voltage of each I/O pin is a minimum of 6.5 V. This ensures that sensitive equipment is \nprotected from surges above the reverse standoff voltage of 5.5 V.\n7.3.6 Ultra-Low Leakage Current\nThe I/O pins feature an ultra-low leakage current of 10 nA (maximum) with a bias of 2.5 V.\n7.3.7 Low ESD Clamping Voltage\nThe I/O pins feature an ESD clamp that is capable of clamping the voltage to 10 V (I PP = 1 A).\n7.3.8 Industrial Temperature Range\nThis device features an industrial operating range of –40°C to +125°C.\n7.3.9 Easy Flow-Through Routing\nThe layout of this device makes it simple and easy to add protection to an existing layout. The packages offers \nflow-through routing, requiring minimal modification to an existing layout.\n7.4 Device Functional Modes\nThe TPDxE05U06 is a passive integrated circuit that triggers when voltages are above VBR or below the lower \ndiodes V f (–0.6 V). During ESD events, voltages as high as ±15 kV (air) can be directed to ground via the \ninternal diode network. When the voltages on the protected line fall below the trigger levels of TPDxE05U06 \n(usually within 10s of nano-seconds) the device reverts to passive.TPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022 www.ti.com\n12 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n8 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, \nand TI does not warrant its accuracy or completeness. TI’s customers are responsible for \ndetermining suitability of components for their purposes, as well as validating and testing their design \nimplementation to confirm system functionality.\n8.1 Application Information\nThe TPDxE05U06 is a diode type TVS which is typically used to provide a path to ground for dissipating ESD \nevents on hi-speed signal lines between a human interface connector and a system. As the current from ESD \npasses through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to \nthe protected IC. The low R DYN of the triggered TVS holds this voltage, V CLAMP , to a safe level for the protected \nIC.\n8.2 Typical Applications\n8.2.1 HDMI 2.0 Application\nHOT PLUG 1\nUTILITY 2\nTMDS D2+ 3\nTMDS_GND 4\nTMDS D2- 5\nTMDS D1+ 6\nTMDS_GND 7\nTMDS D1- 8\nTMDS D0+ 9\nTMDS_GND 10\nTMDS D0- 11\nTMDS CLK+ 12\nTMDS_GND 13\nTMDS CLK- 14\nCEC 15\nDDC/CEC GND 16\nSCL 17\nSDA 18\nP 5V0 19\nGND 20HDMI Connector1\n2\n3\n4\n5 678910\n1\n2\n3\n4\n5 678910\nCEC_CON\nSCL_CON\nSDA_CON\nEN\n5V_CON\nHPD_CON\nUTI_CON GNDHPD_SYS5V_SYSVCCASDA_SYSSCL_SYSCEC_SYSUTI_COND2+\nD2-\nD1+\nD1-\nD0+\nD0-\nCLK+\nCLK-\n0.1 µF0.1 µF\nUTI_COND2+\nD2-\nD1+\nD1-\nD0+\nD0-\nCLK+\nCLK-5V Source\nHDMI ControllerTPD4E05U06DQA\nTPD4E05U06DQA\nTPD5S116YFF\nFigure 8-1. HDMI 2.0 Schematicwww.ti.comTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n8.2.1.1 Design Requirements\nFor this design example, the two TPD4E05U06 devices, and a TPD5S116 are being used in an HDMI 2.0 \napplication. This provides a complete port protection scheme.\nGiven the HDMI 2.0 application, the parameters listed in Table 8-1  are known.\nTable 8-1. Design Parameters\nDESIGN PARAMETER VALUE\nSignal range on pins 1, 2, 4, or 5 0 V to 5 V\nOperating frequency 3 GHz\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Signal Range on Pin 1, 2, 4, or 5\nThe TPD4E05U06 has 4 identical protection channels for signal lines. The symmetry of the device provides \nflexibility when selecting which of the 4 I/O channels is going to protect which signal lines. Any I/O supports a \nsignal range of 0 to 5.5 V.\n8.2.1.3 Application Curves\nFigure 8-2. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram \nUnpopulated EVM\nFigure 8-3. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram \nTPD1E05U06\nFigure 8-4. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram \nTPD4E05U06\nFigure 8-5. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram \nTPD6E05U06\nFigure 8-6. 6-Gbps HDMI 2.0 (TP1) Eye Diagram \nUnpopulated EVM\nFigure 8-7. 6-Gbps HDMI 2.0 (TP1) Eye Diagram \nTPD1E05U06TPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022 www.ti.com\n14 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\nFigure 8-8. 6-Gbps HDMI 2.0 (TP1) Eye Diagram \nTPD4E05U06\nFigure 8-9. 6-Gbps HDMI 2.0 (TP1) Eye Diagram \nTPD6E05U06\n8.2.2 HDMI 2.0 Application\n1\n21\n2\nConnector\nHDMI 2.0 Controller\nTPD1E05U06TPD1E05U06\nD0-\nD1+\nD1-\nD2+\nD2-\nCLK+\nCLK-D0+GND\nGND2TPD1E05U06\nGND 2TPD1E05U06\nGND 2TPD1E05U06\nGND111111\n2TPD1E05U06\nGND 2TPD1E05U06\nGND 2TPD1E05U06\nGND111\nFigure 8-10. HDMI 2.0 Schematicwww.ti.comTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n8.2.2.1 Design Requirements\nFor this design example, the TPD1E05U06 and the TPD5S116 are used to protect the data pairs and control \nlines of the HDMI 2.0 connection. This provides full HDMI 2.0 port protection.\nGiven the HDMI 2.0 application, the following parameters in Table 8-2  are known.\nTable 8-2. Design Parameters\nDESIGN PARAMETER VALUE\nSignal range on data lines 0 V to 5 V\nOperating frequency 3 GHz\n8.2.2.2 Detailed Design Procedure\n8.2.2.2.1 Signal Range\nThe TPD1E05U06 has 1 protection channel for signal lines, supporting a signal range of 0 V to 5.5 V.\n8.2.2.2.2 Operating Frequency\nThe TPD1E05U06 has 0.42 pF of capacitance, which supports HDMI 2.0 data rates.\n8.2.2.3 Application Curves\nRefer to the Section 8.2.1.3  section.\n9 Power Supply Recommendations\nThis device is a passive ESD protection device and there is no need to power it. Care must be taken to make \nsure that the maximum voltage specifications for each line are not violated.TPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022 www.ti.com\n16 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n10 Layout\n10.1 Layout Guidelines\n•The optimum placement is as close to the connector as possible.\n–EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, \nresulting in early system failures.\n–The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces \naway from the protected traces which are between the TVS and the connector.\n•Route the protected traces as straight as possible.\n•Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded \ncorners with the largest radii possible.\n–Electric fields tend to build up on corners, increasing EMI coupling.\n10.2 Layout Example\n10.2.1 TPD4E05U06 Layout Example\nThis application is typical of an HDMI 1.4 layout.\nVIA to GND Plane\nD2+D2- D1+D1- D0+D0- Clk+Clk-\nD1- D1+ D0+ D0-\nNC NC NC NCGND\nGNDNC NC NC NCGNDNC NC NC NCD1- D1+ D0+ D0- GND\nFigure 10-1. TPD4E05U06 Layoutwww.ti.comTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n10.2.2 TPD1E05U06 Layout Example\nThis application is typical of an HDMI 2.0 layout.\nClk+\nClk- D0+\nD0- D1+\nD1- D2+\nD2-VIA to GND Plane\nI/OGNDI/OGNDI/OGNDI/OGND\nI/OGNDI/OGNDI/OGNDI/OGNDI/OGNDI/OGNDI/OGNDI/OGND\nFigure 10-2. TPD1E05U06 LayoutTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022 www.ti.com\n18 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\n11 Device and Documentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nFor related documentation, see the following:\n•Texas Instruments, Reading and Understanding an ESD Protection data sheet\n•Texas Instruments, ESD Layout Guide  application reports\n•Texas Instruments, TPD6E05U06RVZ EVM user\'s guide\n•Texas Instruments, Picking ESD Diodes for Ultra High-Speed Data Lines  application reports\n•Texas Instruments, ESD PROTECTION DIODES EVM  user\'s guide\n•Texas Instruments, TPD1E05U06DPY EVM user\'s guide\n•Texas Instruments, TPD4E05U06DQA EVM user\'s guide\n•Texas Instruments, Generic ESD Evaluation Module  user\'s guide\n11.2 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com . Click on \nSubscribe to updates  to register and receive a weekly digest of any product information that has changed. For \nchange details, review the revision history included in any revised document.\n11.3 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight \nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do \nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n11.4 Trademarks\nTI E2E™ is a trademark of Texas Instruments.\nPCI-express® and PCI-Express® are registered trademarks of PCI-SIG .\nV-by-One® is a registered trademark of Thine Electronics, Inc.\nAll trademarks are the property of their respective owners.\n11.5 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled \nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may \nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published \nspecifications.\n11.6 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n12 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most \ncurrent data available for the designated devices. This data is subject to change without notice and revision of \nthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.www.ti.comTPD1E05U06, TPD4E05U06, TPD6E05U06\nSLVSBO7N – DECEMBER 2012 – REVISED FEBRUARY 2022\nCopyright © 2022 Texas Instruments Incorporated Submit Document Feedback 19\nProduct Folder Links: TPD1E05U06  TPD4E05U06  TPD6E05U06\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-May-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPD1E05U06DPYR ACTIVE X1SON DPY 210000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (BK, C1, C6)\nC2Samples\nTPD1E05U06DPYT ACTIVE X1SON DPY 2250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (BK, C1, C6)\nC2Samples\nTPD1E05U06DYAR ACTIVE SOT-5X3 DYA 23000RoHS & Green SN Level-3-260C-168 HR -40 to 125 1KSSamples\nTPD4E05U06DQAR ACTIVE USON DQA 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (BLG, BRG, DQA)\nBRYSamples\nTPD6E05U06RVZR ACTIVE USON RVZ 143000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (BV, BVY)Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-May-2023\nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPD1E05U06, TPD4E05U06 :\n•Automotive : TPD1E05U06-Q1 , TPD4E05U06-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 21-Jun-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPD1E05U06DPYR X1SON DPY 210000 180.0 9.50.661.150.662.08.0 Q1\nTPD1E05U06DPYT X1SON DPY 2250 180.0 8.40.071.10.472.08.0 Q1\nTPD1E05U06DPYT X1SON DPY 2250 180.0 9.50.661.150.662.08.0 Q1\nTPD1E05U06DYAR SOT-5X3 DYA 23000 178.0 9.50.51.940.732.08.0 Q1\nTPD4E05U06DQAR USON DQA 103000 180.0 8.41.22.70.634.08.0 Q1\nTPD6E05U06RVZR USON RVZ143000 180.0 13.21.653.80.74.012.0 Q1\nTPD6E05U06RVZR USON RVZ143000 178.0 13.5 1.63.750.74.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 21-Jun-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPD1E05U06DPYR X1SON DPY 210000 184.0 184.0 19.0\nTPD1E05U06DPYT X1SON DPY 2250 203.2 196.8 33.3\nTPD1E05U06DPYT X1SON DPY 2250 184.0 184.0 19.0\nTPD1E05U06DYAR SOT-5X3 DYA 23000 210.0 200.0 42.0\nTPD4E05U06DQAR USON DQA 103000 367.0 367.0 45.0\nTPD6E05U06RVZR USON RVZ 143000 184.0 184.0 19.0\nTPD6E05U06RVZR USON RVZ 143000 189.0 185.0 36.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.25\n0.15\n10X 0.430.302X\n24X 0.50.55 MAX\n0.050.00\n2X 0.450.35B1.1\n0.9A\n2.6\n2.4\n(0.13) TYP\n(R ) 0.125USON - 0.55 mm max height DQA0010A\nPLASTIC SMALL OUTLINE - NO LEAD\n4220328/A   12/2015PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n156\n10\n(OPTIONAL)PIN 1 ID\n0.1 CA B\n0.05 C0.1 CA B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.SCALE  6.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND4X (0.5)\n(0.835)8X (0.2)10X (0.565)\n(R ) TYP0.052X (0.4)USON - 0.55 mm max height DQA0010A\nPLASTIC SMALL OUTLINE - NO LEAD\n4220328/A   12/2015SYMM1\n5610\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:30X\nNOTES: (continued) 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (0.2)10X (0.565)\n4X (0.5)2X (0.36)\n(0.835)(R ) TYP0.05USON - 0.55 mm max height DQA0010A\nPLASTIC SMALL OUTLINE - NO LEAD\n4220328/A   12/2015\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\n \nEXPOSED PADS 3 & 8:\n 90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:40XSYMM1\n5610\nSYMMMETALTYP\n3 8\n\nwww.ti.comPACKAGE OUTLINE\nC0.45\n0.30\n0.050.00\n0.65\n0.1 C A B2X 0.550.45\n2X 0.30.2A1.10.9B\n0.70.5\n4224561/B   03/2021X1SON - 0.45 mm max height DPY0002A\nPLASTIC SMALL OUTLINE - NO LEAD \nPIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n12\n0.05 C A BSYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M 2. This drawing is subject to change without notice.SCALE  11.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND(R0.05) TYP\n(0.7)2X (0.5)2X (0.3)\n4224561/B   03/2021X1SON - 0.45 mm max height DPY0002A\nPLASTIC SMALL OUTLINE - NO LEAD \nSYMM\n1 2\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:60X\nNOTES: (continued) 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view.    It is recommended that vias under paste be filled, plugged or tented.SOLDER MASK DETAILSMETAL EDGE\nSOLDER MASKOPENINGEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINEDMETAL UNDERSOLDER MASK\nSOLDER MASKOPENINGEXPOSED\nMETAL\nSOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP\n(0.7)2X (0.5)2X (0.3) (0)\n4224561/B   03/2021X1SON - 0.45 mm max height DPY0002A\nPLASTIC SMALL OUTLINE - NO LEAD \nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\n SCALE:60XSYMM\n1 2SYMMPCB PAD METALUNDER SOLDER PASTE\n\n\nwww.ti.comPACKAGE OUTLINE\nC1.7\n1.5\n2X 0.350.25\n2X 0.40.20.77 MAX\n2X 0.150.082X 0.30.1 0.70.5 TYPB1.31.1A\n0.850.75\nNOTE 3SOT (SOD-523) - 0.77 mm max height DYA0002A\nPLASTIC SMALL OUTLINE\n4224978/B   09/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEITA SC-79 registration except for package height1 2PIN 1ID AREA\nSEATING PLANE\n0.05 C\n0.1 C A B\n0.05SYMM\nSYMM\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nAROUND0.05 MIN\nAROUND2X (0.4)(R0.05) TYP2X (0.67)\n(1.48)\n4224978/B   09/2021SOT (SOD-523) - 0.77 mm max height DYA0002A\nPLASTIC SMALL OUTLINE\nNOTES: (continued)\n 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nSCALE:40XSYMM\n1 2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDERMASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n2X (0.67)\n2X (0.4)(R0.05) TYP\n(1.48)SOT (SOD-523) - 0.77 mm max height DYA0002A\nPLASTIC SMALL OUTLINE\n4224978/B   09/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:40XSYMMSYMM\n1 2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPD1E05U06DPYR

#### Key Specifications:
- **Voltage Ratings:**
  - Reverse Stand-off Voltage (VRWM): 5.5 V
  - DC Breakdown Voltage (VBR): 6.5 V (minimum)
  
- **Current Ratings:**
  - ESD Protection: ±12 kV contact discharge, ±15 kV air gap discharge
  - Electrical Fast Transient (EFT) Protection: 80 A (5/50 ns)
  - Surge Protection: 2.5 A (8/20 µs)
  
- **Power Consumption:**
  - Leakage Current: 10 nA (maximum) at 2.5 V
  
- **Operating Temperature Range:**
  - -40°C to +125°C
  
- **Package Type:**
  - X1SON (DPY) - 2 pins, dimensions: 0.60 mm × 1.00 mm
  
- **Special Features:**
  - Ultra-low capacitance (0.42 pF typical)
  - Low ESD clamping voltage
  - Easy straight-through routing for PCB design
  - Moisture Sensitive Level: Level 1 (JEDEC J-STD-020E)

#### Description:
The TPD1E05U06 is a unidirectional Transient Voltage Suppressor (TVS) based Electrostatic Discharge (ESD) protection diode designed to protect high-speed signal lines from ESD events. It features ultra-low capacitance, making it suitable for high-speed applications, and can effectively clamp ESD strikes above the levels specified by the IEC 61000-4-2 standard. The device is particularly beneficial for protecting sensitive components in high-speed interfaces.

#### Typical Applications:
The TPD1E05U06 is commonly used in various high-speed data transmission applications, including:
- HDMI 1.4b and HDMI 2.0 interfaces
- USB 3.0 connections
- MHL (Mobile High-Definition Link)
- LVDS (Low-Voltage Differential Signaling) interfaces
- DisplayPort connections
- PCI-Express® interfaces
- eSATA (External Serial Advanced Technology Attachment)
- V-by-One® HS (High-Speed)

This component is ideal for applications requiring robust ESD protection while maintaining signal integrity in high-speed data lines.