Record=SheetSymbol|SourceDocument=FPGA_51_CAN_Receiver.SchDoc|Designator=S1|SchDesignator=S1|FileName=CAN_Receiver.SchDoc
Record=SubProject|ProjectPath=CAN_Receiver\CAN_Receiver.PrjEmb
Record=TopLevelDocument|FileName=FPGA_51_CAN_Receiver.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=CAN_Receiver.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=CAN_Receiver\CAN_Receiver.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=QFVMJKDO|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=TSK51.SCHLIB|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=10/11/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=CAN_Receiver.SchDoc|LibraryReference=RAM8x1K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=CHOVXAWY|Description=Single Port Random Access Memory 1024 x 8|Comment=RAM8x1K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAM8x1K|Memory_ClockEdge=Rising|Memory_Depth=1024|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|Publisher=Altium Hobert Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=CAN_Receiver.SchDoc|LibraryReference=RAM8x1K|SubProjectPath= |Configuration= |Description=Single Port Random Access Memory 1024 x 8|SubPartUniqueId1=CHOVXAWY|SubPartDocPath1=CAN_Receiver.SchDoc|Comment=RAM8x1K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAM8x1K|Memory_ClockEdge=Rising|Memory_Depth=1024|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|Publisher=Altium Hobert Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=CAN_Receiver.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=CAN_Receiver\CAN_Receiver.PrjEmb|Configuration= |Description=TSK51A OCD Microprocessor|SubPartUniqueId1=QFVMJKDO|SubPartDocPath1=CAN_Receiver.SchDoc|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=TSK51.SCHLIB|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=10/11/2003|Publisher=Altium Hobart Technology Centre
Record=Configuration|Name=Cyclone12_NB1|DeviceName=EP1C12Q240C6
Record=Configuration|Name=Spartan300_NB1|DeviceName=XC2S300E-6PQ208C
