Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bch_core_uart_behav xil_defaultlib.bch_core_uart -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.pkg_mgt_file
Compiling package xil_defaultlib.pkg_core_uart_tx
Compiling package xil_defaultlib.pkg_core_uart_rx
Compiling architecture rtl of entity xil_defaultlib.core_uart_tx [\core_uart_tx(g_clk_i_freq=50000...]
Compiling architecture rtl of entity xil_defaultlib.core_uart_rx [\core_uart_rx(g_clk_i_freq=50000...]
Compiling architecture schematic of entity xil_defaultlib.core_uart [\core_uart(g_clk_i_freq=50000000...]
Compiling architecture rtl of entity xil_defaultlib.core_uart_tx [core_uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.core_uart_rx [core_uart_rx_default]
Compiling architecture schematic of entity xil_defaultlib.core_uart [core_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.bch_core_uart
Built simulation snapshot bch_core_uart_behav
