-- generated by newgenasym Wed Jun 17 09:31:21 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity mc100lvel11dg is
    port (    
	D:         IN     STD_LOGIC;    
	\d#\:      IN     STD_LOGIC;    
	Q0:        OUT    STD_LOGIC;    
	\q0#\:     OUT    STD_LOGIC;    
	Q1:        OUT    STD_LOGIC;    
	\q1#\:     OUT    STD_LOGIC;    
	VCC:       IN     STD_LOGIC;    
	VEE:       IN     STD_LOGIC);
end mc100lvel11dg;
