// Seed: 3757631630
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    output wor id_2,
    output tri id_3,
    output wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    input wor id_7
);
  assign id_0 = 1'b0;
  logic id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2
    , id_11,
    input tri1 id_3,
    output supply0 id_4,
    output wire id_5,
    inout wand id_6,
    input tri0 id_7,
    output uwire id_8,
    input tri0 id_9
);
  assign id_8 = 1 === ~-1'b0;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_5,
      id_8,
      id_8,
      id_1,
      id_8,
      id_6
  );
  assign modCall_1.id_7 = 0;
  logic id_12;
  logic id_13;
  ;
  for (id_14 = id_9; -1; id_14 = -1) assign id_11 = id_6;
endmodule
