[1] Bushra Ahsan, Michael C. Adler, Neal C. Crago, Joel S. Emer,
Aamer Jaleel, Angshuman Parashar, and Michael I. Pellauer.
2013. Distributed Memory Operations. (Sept. 26 2013). reference:
United States Patent App. 14/037,468.
[2] Massimo Alioto. 2012. Ultra-Low Power VLSI Circuit Design
Demystified and Explained: A Tutorial. IEEE Transactions on
Circuits and Systems I: Regular Papers 59, 1 (2012), 3–29.
[3] Omid Azizi, Aqeel Mahesri, Benjamin C. Lee, Sanjay J. Patel, and
Mark Horowitz. 2010. Energy-Performance Tradeo↵s in Processor
Architecture and Circuit Design: A Marginal Cost Analysis. In
ACM SIGARCH Computer Architecture News, Vol. 38. ACM,
26–36.
[4] Bevan Baas, Zhiyi Yu, Michael Meeuwsen, Omar Sattari, Ryan
Apperson, Eric Work, Jeremy Webb, Michael Lai, Tinoosh Mohsenin, Dean Truong, et al. 2007. AsAP: A Fine-Grained Many-Core
Platform for DSP Applications. IEEE Micro 27, 2 (2007).
[5] Brent Bohnenstiehl, Aaron Stillmaker, Jon J Pimentel, Timothy
Andreas, Bin Liu, Anh T Tran, Emmanuel Adeagbo, and Bevan M
Baas. 2017. KiloCore: A 32-nm 1000-Processor Computational
Array. IEEE Journal of Solid-State Circuits (2017).
[6] Doug Burger, Stephen W. Keckler, Kathryn S. McKinley, Mike
Dahlin, Lizy K John, Calvin Lin, Charles R. Moore, James Burrill,
Robert G. McDonald, and William Yoder. 2004. Scaling to the
End of Silicon with EDGE Architectures. Computer 37, 7 (2004),
44–55.
[7] John Y. Chen. 2009. GPU Technology Trends and Future Requirements. In Electron Devices Meeting (IEDM), 2009 IEEE
International. IEEE, 1–6.
[8] Yu-Hsin Chen, Joel Emer, and Vivienne Sze. 2016. Eyeriss: A
Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks. In Computer Architecture (ISCA), 2016
ACM/IEEE 43rd Annual International Symposium on. IEEE,
367–379.
[9] Yu-Hsin Chen, Tushar Krishna, Joel S. Emer, and Vivienne Sze.
2017. Eyeriss: An Energy-Efficient Reconfigurable Accelerator for
Deep Convolutional Neural Networks. IEEE Journal of SolidState Circuits 52, 1 (2017), 127–138.
[10] Weihaw Chuang and Brad Calder. 2003. Predicate Prediction
for Efficient Out-of-Order Execution. In Proceedings of the 17th
Annual International Conference on Supercomputing. ACM, 183–
192.
[11] Louise H Crockett, Ross A Elliot, Martin A Enderwitz, and
Robert W Stewart. 2014. The Zynq Book: Embedded Processing
with the ARM Cortex-A9 on the Xilinx Zynq-7000 All Programmable SoC. Strathclyde Academic Media.
[12] Andrew Danowitz, Kyle Kelley, James Mao, John P. Stevenson,
and Mark Horowitz. 2012. CPU DB: Recording Microprocessor
History. Commun. ACM 55, 4 (2012), 55–63.
[13] Paul Gratz, Changkyu Kim, Karthikeyan Sankaralingam, Heather
Hanson, Premkishore Shivakumar, Stephen W Keckler, and Doug
Burger. 2007. On-chip Interconnection Networks of the TRIPS
Chip. IEEE Micro 27, 5 (2007), 41–50.
[14] GreenArrays. 2010. GreenArrays F18A 18-bit Computer. (2010).
[15] GreenArrays. 2010. Product Brief: GreenArrays. (2010).
[16] Seongmoo Heo and Krste Asanovic. 2004. Power-Optimal Pipelining in Deep Submicron Technology. In Proceedings of the 2004
international symposium on Low power electronics and design.
ACM, 218–223.
[17] M.S. Hrishikesh, Doug Burger, Norman P Jouppi, Stephen W.
Keckler, Keith I. Farkas, and Premkishore Shivakumar. 2002. The
Optimal Logic Depth per Pipeline Stage is 6 to 8 FO4 Inverter
Delays. In ACM SIGARCH Computer Architecture News, Vol. 30.
IEEE Computer Society, 14–24.
[18] Ziqiang Huang, Andrew D. Hilton, and Benjamin C. Lee. 2016.
Decoupling Loads for Nano-Instruction Set Computers. In Proceedings of the 43rd International Symposium on Computer
Architecture. IEEE Press, 406–417.
[19] Angshuman Parashar, Micahel Pellauer, Michael Adler, Bushra
Ahsan, Neal Crago, Daniel Lustig, Vladimir Pavlov, Antonia Zhai,
Mohit Gambhir, Aamer Jaleel, Randy Allmon, Rachid Rayess,
Stephen Maresh, and Joel Emer. 2013. Triggered Instructions:
A Control Paradigm for Spatially-Programmed Architectures. In
ACM SIGARCH Computer Architecture News, Vol. 41. ACM,
142–153.
[20] Michael Pellauer, Angshuman Parashar, Michael Adler, Bushra
Ahsan, Randy Allmon, Neal Crago, Kermin Fleming, Mohit Gambhir, Aamer Jaleel, Tushar Krishna, Daniel Lustig, Stephen Maresh,
Vladimir Pavlov, Rachid Rayess, Antonia Zhai, and Joel Emer.
2015. Efficient Control and Communication Paradigms for CoarseGrained Spatial Architectures. ACM Transactions on Computer
Systems (TOCS) 33, 3 (2015), 10.
[21] Phitchaya Mangpo Phothilimthana, Tikhon Jelvis, Rohin Shah,
Nishant Total, Sarah Chasins, and Rastislav Bodik. 2014. Chlorophyll: Synthesis-Aided Compiler for Low-Power Spatial Architectures. In ACM SIGPLAN Notices, Vol. 49. ACM, 396–407.
[22] Andrw Putnam, Adrian M. Caulfield, Eric S. Chung, Derek Chiou,
Kypros Constantinides, John Demme, Hadi Esmaeilzadeh, Jeremy
Fowers, Gopi Prashanth Gopal, Jan Gray, Michael Haselman, Scott
Hauck, Stephen Heil, Amir Hormati, Joo-Young Kim, Sitaram
Lanka, James Larus, Eric Peterson, Simon Pope, Aaron Smith,
Jason Thong, Phillip Yi Xiao, and Doug Burger. 2014. A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services.
In Computer Architecture (ISCA), 2014 ACM/IEEE 41st International Symposium on. IEEE, 13–24.
[23] Andrew Putnam, Steve Swanson, Martha Mercaldi, Ken Michelson, Andrew Petersen, Andrew Schwerin, Mark Oskin, and Susan
Eggers. 2005. The Microarchitecture of a Pipelined WaveScalar
Processor: An RTL-Based Study. Tech. Rep. TR-2005–11–02
(2005).
[24] Behnam Robatmili, Dong Li, Hadi Esmaeilzadeh, Sibi Govindan,
Aaron Smith, Andrew Putnam, Doug Burger, and Stephen W
Keckler. 2013. How to Implement E↵ective Prediction and Forwarding for Fusable Dynamic Multicore Architectures. In High
Performance Computer Architecture (HPCA2013), 2013 IEEE
19th International Symposium on. IEEE, 460–471.
[25] Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu,
Changkyu Kim, Jaehyuk Huh, Doug Burger, Stephen W Keckler,
and Charles R Moore. 2003. Exploiting ILP, TLP, and DLP
with the Polymorphous TRIPS Architecture. In ACM SIGARCH
Computer Architecture News, Vol. 31. ACM, 422–433.
[26] Reetinder Sidhu and Viktor K Prasanna. 2001. Fast Regular Expression Matching using FPGAs. In Field-Programmable Custom
Computing Machines, 2001. FCCM’01. The 9th Annual IEEE
Symposium on. IEEE, 227–238.
[27] Viji Srinivasan, David Brooks, Michael Gschwind, Pradip Bose,
Victor Zyuban, Philip N. Strenski, and Philip G. Emma. 2002. Optimizing Pipelines for Power and Performance. In Microarchitecture, 2002.(MICRO-35). Proceedings. 35th Annual IEEE/ACM
International Symposium on. IEEE, 333–344.
[28] Steven Swanson, Andrew Schwerin, Martha Mercaldi, Andrew
Petersen, Andrew Putnam, Ken Michelson, Mark Oskin, and
Susan J. Eggers. 2007. The Wavescalar Architecture. ACM
Transactions on Computer Systems (TOCS) 25, 2 (2007), 4.
[29] David Tarjan, Shyamkumar Thoziyoor, and Norman P Jouppi.
2006. CACTI 4.0. Technical Report. Technical Report HPL-200686, HP Laboratories Palo Alto.
[30] Michael Bedford Taylor. 1999. Design Decisions in the Implementation of a RAW Architecture Workstation. Ph.D. Dissertation.
Massachusetts Institute of Technology.
[31] Michael Bedford Taylor, Jason Kim, Jason Miller, David Wentzla↵,
Fae Ghodrat, Ben Greenwald, Henry Ho↵man, Paul Johnson, JaeWook Lee, Walter Lee, Albert Ma, Arvind Saraf, Mark Seneski,
Nathan Shnidman, Volker Strumpen, Matt Frank, Saman Amarasinghe, and Anant Agarwal. 2002. The RAW Microprocessor: A
Computational Fabric for Software Circuits and General-Purpose
Programs. IEEE micro 22, 2 (2002), 25–35.
[32] Jesmin Jahan Tithi, Neal C. Crago, and Joel S. Emer. 2014.
Exploiting Spatial Architectures for Edit Distance Algorithms. In
Performance Analysis of Systems and Software (ISPASS), 2014
IEEE International Symposium on. IEEE, 23–34.
[33] Louis Woods, Gustavo Alonso, and Jens Teubner. 2013. Parallel
Computation of Skyline Queries. In Field-Programmable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual
International Symposium on. IEEE, 1–8.
[34] Louis Woods, Gustavo Alonso, and Jens Teubner. 2015. Parallelizing Data Processing on FPGAs with Shifter Lists. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8,
2 (2015), 7.
[35] Lisa Wu, Andrea Lottarini, Timothy K. Paine, Martha A. Kim,
and Kenneth A. Ross. 2014. Q100: The Architecture and Design
of a Database Processing Unit. ACM SIGPLAN Notices 49, 4
(2014), 255–268.