{
    "code": "module TopModule(\n    input wire a,\n    input wire b,\n    output wire out_and,\n    output wire out_or,\n    output wire out_xor,\n    output wire out_nand,\n    output wire out_nor,\n    output wire out_xnor,\n    output wire out_and_not_b\n);\n\n    assign out_and = a & b;\n    assign out_or = a | b;\n    assign out_xor = a ^ b;\n    assign out_nand = ~(a & b);\n    assign out_nor = ~(a | b);\n    assign out_xnor = ~(a ^ b);\n    assign out_and_not_b = a & ~b;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    }
}