# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1060 6.4e-05 512 0.16 1140 327680 18.8592 8.35907 221.957 261.113 510.511 510.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1060 6.4e-05 512 0.16 1140 322560 19.0357 8.33974 261.773 259.715 549.087 549.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1060 6.4e-05 512 0.16 1140 327680 18.8569 8.37555 276.527 261.127 565.104 565.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1060 6.4e-05 512 0.16 1140 325632 18.7363 8.32275 255.237 259.792 542.307 542.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1060 6.4e-05 512 0.16 1140 326400 19.1602 8.39965 259.061 261.981 548.823 548.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1060 6.4e-05 512 0.16 1140 322560 19.0005 8.32944 264.408 260.029 551.981 552.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1060 6.4e-05 512 0.16 1140 322560 18.7019 8.29238 265.714 257.978 550.905 551.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1060 6.4e-05 512 0.16 1140 319488 19.007 8.29875 254.937 258.449 540.921 541.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1060 6.4e-05 512 0.16 1140 319488 18.5314 8.18678 257.081 255.741 539.758 539.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1060 6.4e-05 512 0.16 1140 320000 18.9097 8.30528 278.013 257.998 563.444 563.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1060 6.4e-05 512 0.16 1140 311296 18.6673 8.08074 316.084 253.035 596.09 596.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1060 6.4e-05 512 0.16 1140 327680 18.8281 8.35971 225.865 261.166 514.44 514.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1060 6.4e-05 512 0.16 1140 327680 18.895 8.46058 231.378 261.315 520.275 520.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1060 6.4e-05 512 0.16 1140 328704 18.907 8.38621 228.817 262.048 518.379 518.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1060 6.4e-05 512 0.16 1140 326144 18.7751 8.33302 232.925 259.773 520.024 520.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1060 6.4e-05 512 0.16 1140 327680 18.8412 8.36339 230.379 261.396 519.203 519.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1060 6.4e-05 512 0.16 1140 327168 18.6902 8.34144 272.33 259.974 559.552 559.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1060 6.4e-05 512 0.16 1140 327680 18.8493 8.36598 265.453 261.384 554.269 554.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1060 6.4e-05 512 0.16 1140 325632 18.739 8.31875 283.233 259.989 570.496 570.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1060 6.4e-05 512 0.16 1140 326400 19.1447 8.40733 281.241 262.247 571.259 571.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1060 6.4e-05 512 0.16 1140 322560 18.9986 8.32995 279.424 260.052 567.028 567.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1060 6.4e-05 512 0.16 1140 322560 18.7006 8.29488 275.361 257.8 560.375 560.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1060 6.4e-05 512 0.16 1140 319488 19.0119 8.30426 260.997 258.689 547.222 547.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1060 6.4e-05 512 0.16 1140 319488 18.538 8.19011 306.098 255.98 589.029 589.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1060 6.4e-05 512 0.16 1140 320000 18.9184 8.30054 311.767 257.804 597.014 597.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1060 6.4e-05 512 0.16 1140 311296 18.6562 8.08403 272.174 253.252 552.383 552.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1060 6.4e-05 512 0.16 1140 325632 19.0095 8.36403 214.233 261.135 502.966 503.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1060 6.4e-05 512 0.16 1140 325120 19.0816 8.38656 240.348 261.322 529.361 529.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1060 6.4e-05 512 0.16 1140 325632 19.1413 9.1025 224.843 262.017 515.317 515.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1060 6.4e-05 512 0.16 1140 322560 19.0244 8.3415 225.753 259.8 513.134 513.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1060 6.4e-05 512 0.16 1140 323584 19.1942 8.3648 219.204 261.374 508.358 508.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1060 6.4e-05 512 0.16 1140 322560 19.0288 8.34358 283.017 259.996 570.6 570.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1060 6.4e-05 512 0.16 1140 322560 18.9936 8.33773 198.47 260.074 486.089 486.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1060 6.4e-05 512 0.16 1140 322560 19.263 8.3719 271.984 261.374 561.217 561.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1060 6.4e-05 512 0.16 1140 317440 19.5805 8.36608 189.567 261.455 479.192 479.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1060 6.4e-05 512 0.16 1140 319488 19.203 8.31898 251.561 259.985 539.288 539.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1060 6.4e-05 512 0.16 1140 307200 19.465 8.192 175.672 255.981 459.53 459.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1060 6.4e-05 512 0.16 1140 326400 19.1495 8.41098 269.073 262.224 559.078 559.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1060 6.4e-05 512 0.16 1140 320000 18.9091 8.30576 187.427 258.021 472.889 473.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1060 6.4e-05 512 0.16 1140 322560 18.9986 8.32739 339.049 260.02 626.614 626.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1060 6.4e-05 512 0.16 1140 315392 19.513 8.3241 219.7 259.927 507.682 507.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1060 6.4e-05 512 0.16 1140 314880 19.3172 8.28998 317.798 257.97 603.595 603.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1060 6.4e-05 512 0.16 1140 307200 19.8284 8.29059 209.936 258.054 496.33 496.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1060 6.4e-05 512 0.16 1140 319488 19.0099 8.30397 313.919 258.441 599.892 600.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1060 6.4e-05 512 0.16 1140 311296 18.6448 8.0855 206.859 253.044 486.848 487.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1060 6.4e-05 512 0.16 1140 307200 19.4648 8.19226 262.462 255.677 546.025 546.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1060 6.4e-05 512 0.16 1140 294912 19.0135 7.93389 178.07 247.615 452.849 453.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1060 6.4e-05 512 0.16 1140 320000 18.9075 8.30259 286.761 257.822 572.017 572.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1060 6.4e-05 512 0.16 1140 307200 19.8522 8.29517 199.114 257.984 485.459 485.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1060 6.4e-05 512 0.16 1152 327680 18.8284 8.35872 212.419 261.341 501.168 501.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1060 6.4e-05 512 0.16 1152 327680 18.8884 8.37805 225.23 261.176 513.896 514.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1060 6.4e-05 512 0.16 1152 328704 18.9038 8.39203 225.297 261.863 514.677 514.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1060 6.4e-05 512 0.16 1152 325632 18.7415 8.88845 146.156 259.987 433.997 434.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1060 6.4e-05 512 0.16 1152 326144 18.767 8.33965 259.107 259.766 546.196 546.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1060 6.4e-05 512 0.16 1152 322560 18.9905 8.33331 164.236 259.809 451.586 451.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1060 6.4e-05 512 0.16 1152 327680 18.8328 8.36634 239.769 261.368 528.561 528.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1060 6.4e-05 512 0.16 1152 319488 18.9962 8.29862 153.96 258.444 439.917 440.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1060 6.4e-05 512 0.16 1152 322560 19.0198 8.3415 271.661 259.82 559.069 559.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1060 6.4e-05 512 0.16 1152 322560 18.9941 8.33741 192.7 259.864 480.117 480.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1060 6.4e-05 512 0.16 1152 327680 18.8485 8.3743 262.026 261.204 550.673 550.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1060 6.4e-05 512 0.16 1152 327680 18.8273 8.35581 188.959 261.43 477.791 477.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1060 6.4e-05 512 0.16 1152 325632 18.7381 8.31597 333.82 260.019 621.11 621.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1060 6.4e-05 512 0.16 1152 319488 18.5259 8.18995 214.872 255.742 497.552 497.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1060 6.4e-05 512 0.16 1152 326400 19.1489 8.40797 331.856 262.252 621.887 622.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1060 6.4e-05 512 0.16 1152 320000 18.9013 8.30752 220.78 258.055 506.261 506.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1060 6.4e-05 512 0.16 1152 322560 18.9934 8.33206 319.669 259.814 607.027 607.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1060 6.4e-05 512 0.16 1152 315392 19.5188 9.3609 208.205 260.108 497.41 497.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1060 6.4e-05 512 0.16 1152 322560 18.7004 8.29517 308.634 257.971 593.811 593.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1060 6.4e-05 512 0.16 1152 322560 18.6943 8.29482 204.416 258.053 489.678 489.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1060 6.4e-05 512 0.16 1152 319488 19.2519 8.30218 292.854 258.445 579.576 579.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1060 6.4e-05 512 0.16 1152 311296 18.6594 8.08141 195.629 253.249 475.839 476.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1060 6.4e-05 512 0.16 1150 325632 18.9955 8.36016 240.885 261.379 529.838 530.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1060 6.4e-05 512 0.16 1150 325120 19.0827 8.37853 215.502 261.35 504.535 504.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1060 6.4e-05 512 0.16 1150 322560 19.2527 8.37427 140.155 261.38 429.381 429.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1060 6.4e-05 512 0.16 1150 325632 19.1321 8.38701 230.733 262.016 520.484 520.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1060 6.4e-05 512 0.16 1150 319488 19.2018 8.31898 147.996 260.019 435.76 435.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1060 6.4e-05 512 0.16 1150 322560 19.0176 8.336 246.132 259.987 533.69 533.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1060 6.4e-05 512 0.16 1150 322560 18.9872 8.32749 157.722 260.054 445.308 445.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1060 6.4e-05 512 0.16 1150 323584 19.169 8.36198 247.105 261.121 535.983 536.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1060 6.4e-05 512 0.16 1150 319488 19.0085 8.29645 160.276 258.696 446.496 446.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1060 6.4e-05 512 0.16 1150 322560 19.0229 8.34531 273.039 260.032 560.658 560.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1060 6.4e-05 512 0.16 1150 322560 18.9915 8.33946 197.311 259.799 484.661 484.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1060 6.4e-05 512 0.16 1150 322560 19.2599 8.37222 263.459 261.59 552.893 553.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1060 6.4e-05 512 0.16 1150 317440 19.5778 8.36032 184.12 261.428 473.705 473.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1060 6.4e-05 512 0.16 1150 319488 19.2023 8.32448 321.092 260.014 608.849 609.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1060 6.4e-05 512 0.16 1150 307200 19.4565 8.19194 206.985 255.986 490.836 491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1060 6.4e-05 512 0.16 1150 326400 19.1547 8.40605 328.94 262.055 618.784 618.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1060 6.4e-05 512 0.16 1150 320000 18.9098 8.30051 217.319 257.743 502.489 502.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1060 6.4e-05 512 0.16 1150 322560 19.0031 8.3296 312.508 260.024 600.087 600.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1060 6.4e-05 512 0.16 1150 315392 19.519 8.32717 202.912 259.921 490.896 491.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1060 6.4e-05 512 0.16 1150 314880 19.3173 8.30102 295.311 257.689 580.858 581.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1060 6.4e-05 512 0.16 1150 307200 19.8304 8.28515 194.928 258.08 481.343 481.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1060 6.4e-05 512 0.16 1150 319488 19.0025 8.29424 290.145 258.478 576.138 576.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1060 6.4e-05 512 0.16 1150 311296 18.6548 8.08528 200.27 253.035 480.263 480.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1060 6.4e-05 512 0.16 1152 323584 19.1774 8.35805 208.886 261.174 497.818 497.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1060 6.4e-05 512 0.16 1152 323584 19.1837 8.35645 136.427 261.358 425.55 425.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1060 6.4e-05 512 0.16 1152 325120 19.0882 8.3776 215.494 261.382 504.562 504.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1060 6.4e-05 512 0.16 1152 322560 19.2524 8.37277 139.624 261.166 428.637 428.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1060 6.4e-05 512 0.16 1152 325632 19.1243 8.38451 233.523 262.044 523.29 523.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1060 6.4e-05 512 0.16 1152 319488 19.202 8.32099 149.941 260.039 437.725 437.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1060 6.4e-05 512 0.16 1152 322560 19.0115 8.33504 227.275 259.957 514.795 514.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1060 6.4e-05 512 0.16 1152 322560 18.9811 8.33302 148.362 259.809 435.709 435.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1060 6.4e-05 512 0.16 1152 322560 19.0308 8.34602 123.552 259.846 410.988 411.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1060 6.4e-05 512 0.16 1152 323584 19.1728 8.36099 223.754 261.399 512.906 513.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1060 6.4e-05 512 0.16 1152 319488 19.0032 8.308 146.546 258.393 432.467 432.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1060 6.4e-05 512 0.16 1152 307200 19.458 8.18506 117.747 255.777 401.383 401.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1060 6.4e-05 512 0.16 1152 322560 19.0354 8.33946 330.463 259.719 617.776 617.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1060 6.4e-05 512 0.16 1152 322560 18.9948 8.33853 215.779 260.015 503.343 503.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1060 6.4e-05 512 0.16 1152 317952 19.4152 8.34765 177.497 260.07 465.542 465.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1060 6.4e-05 512 0.16 1152 322560 19.2603 8.37722 311.418 261.404 600.676 600.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1060 6.4e-05 512 0.16 1152 317440 19.5857 8.36701 206.813 261.406 496.391 496.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1060 6.4e-05 512 0.16 1152 307200 19.8322 8.29437 169.296 258.03 455.669 455.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1060 6.4e-05 512 0.16 1152 319488 19.2064 8.31965 289.157 259.79 576.692 576.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1060 6.4e-05 512 0.16 1152 307200 19.4617 8.18707 185.322 255.726 468.918 469.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1060 6.4e-05 512 0.16 1152 313344 19.6899 8.32659 162.248 260.168 450.653 450.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1060 6.4e-05 512 0.16 1152 326400 19.1633 8.41562 294.858 262.277 584.94 585.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1060 6.4e-05 512 0.16 1152 320000 18.9153 8.30074 201.221 258.055 486.715 486.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1060 6.4e-05 512 0.16 1152 307200 19.8963 8.31898 162.774 257.873 449.084 449.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1060 6.4e-05 512 0.16 1152 322560 18.9877 8.33142 280.505 260.1 568.148 568.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1060 6.4e-05 512 0.16 1152 315392 19.5361 8.32102 193.452 260.1 481.625 481.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1060 6.4e-05 512 0.16 1152 322560 19.0402 8.34666 165.454 259.959 453.018 453.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1060 6.4e-05 512 0.16 1152 314880 19.3245 8.29654 268.486 257.749 554.083 554.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1060 6.4e-05 512 0.16 1152 307200 19.8352 8.29616 189.347 257.837 475.539 475.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1060 6.4e-05 512 0.16 1152 299520 18.7177 7.95805 156.295 247.615 430.799 430.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1060 6.4e-05 512 0.16 1152 319488 19.0194 8.30122 274.281 258.698 560.524 560.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1060 6.4e-05 512 0.16 1152 311296 18.6624 8.0855 184.376 253.026 464.371 464.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1060 6.4e-05 512 0.16 1152 294912 19.0237 7.93283 157.622 247.614 432.407 432.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1060 6.4e-05 512 0.16 1160 319488 19.4557 8.3583 214.828 261.134 503.998 504.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1060 6.4e-05 512 0.16 1160 319488 19.4731 8.36109 140.205 261.152 429.409 429.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1060 6.4e-05 512 0.16 1160 317440 19.6344 8.38861 240.276 261.131 529.65 529.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1060 6.4e-05 512 0.16 1160 317440 19.6124 8.37018 157.337 261.373 446.913 447.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1060 6.4e-05 512 0.16 1160 307200 19.8414 8.29597 126.773 257.996 413.129 413.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1060 6.4e-05 512 0.16 1160 319488 19.5849 8.38656 224.242 261.773 514.21 514.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1060 6.4e-05 512 0.16 1160 313344 19.6595 8.32883 145.704 260.041 433.95 434.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1060 6.4e-05 512 0.16 1160 313344 19.7148 8.33741 122.618 259.785 410.676 410.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1060 6.4e-05 512 0.16 1160 315392 19.5874 8.34099 316.354 259.777 604.28 604.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1060 6.4e-05 512 0.16 1160 315392 19.5426 8.33946 204.052 260.059 492.22 492.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1060 6.4e-05 512 0.16 1160 311808 19.8259 8.34256 164.598 259.885 452.87 453.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1060 6.4e-05 512 0.16 1160 319488 19.4823 8.36608 295.45 261.345 584.859 585.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1060 6.4e-05 512 0.16 1160 311296 19.6227 8.30464 184.307 258.662 471.116 471.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1060 6.4e-05 512 0.16 1160 307200 19.4702 8.1865 148.003 255.78 431.66 431.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1060 6.4e-05 512 0.16 1160 313344 19.7452 8.33674 300.101 259.999 588.393 588.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1060 6.4e-05 512 0.16 1160 313344 19.7083 8.33866 200.514 259.835 488.613 488.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1060 6.4e-05 512 0.16 1160 304128 20.3871 8.34701 168.887 259.923 457.765 457.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1060 6.4e-05 512 0.16 1160 313344 19.6831 8.31971 156.704 259.858 444.782 444.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1060 6.4e-05 512 0.16 1160 317440 19.6173 8.36928 288.658 261.353 578.219 578.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1060 6.4e-05 512 0.16 1160 317440 19.5872 8.35888 198.835 261.427 488.427 488.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1060 6.4e-05 512 0.16 1160 307200 19.8365 8.29645 162.897 257.828 449.076 449.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1060 6.4e-05 512 0.16 1160 307200 20.3788 8.36944 156.563 261.567 447.097 447.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1060 6.4e-05 512 0.16 1160 313344 19.6633 8.31987 268.957 260.016 557.178 557.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1060 6.4e-05 512 0.16 1160 307200 19.4593 8.19302 187.691 255.986 471.555 471.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1060 6.4e-05 512 0.16 1160 313344 19.6792 8.33069 160.852 259.969 449.048 449.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1060 6.4e-05 512 0.16 1160 294912 19.0274 7.94038 142.659 247.817 417.662 417.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1060 6.4e-05 512 0.16 1160 320000 19.6399 8.40973 281.894 262.033 572.197 572.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1060 6.4e-05 512 0.16 1160 307200 19.8734 8.29888 188.583 257.843 474.814 474.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1060 6.4e-05 512 0.16 1160 307200 19.9049 8.3144 165.049 257.876 451.361 451.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1060 6.4e-05 512 0.16 1160 307200 19.8483 8.30054 150.603 257.937 436.912 437.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1060 6.4e-05 512 0.16 1152 325632 19.0026 8.35814 232.207 261.121 520.914 521.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1060 6.4e-05 512 0.16 1152 323584 19.1846 8.36813 152.245 261.172 441.195 441.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1060 6.4e-05 512 0.16 1152 319488 19.2053 8.32429 123.612 259.729 411.094 411.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1060 6.4e-05 512 0.16 1152 325120 19.0846 8.38032 224.759 261.324 513.77 513.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1060 6.4e-05 512 0.16 1152 322560 19.2745 8.38307 148.217 261.166 437.261 437.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1060 6.4e-05 512 0.16 1152 314880 19.3232 8.29709 121.189 257.793 406.819 406.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1060 6.4e-05 512 0.16 1152 325632 19.1409 8.39066 311.432 262.045 601.224 601.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1060 6.4e-05 512 0.16 1152 319488 19.1998 8.32102 197.826 260.011 485.578 485.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1060 6.4e-05 512 0.16 1152 322560 18.9946 8.33363 163.382 260.08 451.012 451.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1060 6.4e-05 512 0.16 1152 307200 19.4556 8.18979 132.67 255.985 416.519 416.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1060 6.4e-05 512 0.16 1152 322560 19.014 8.33741 288.351 259.953 575.872 576.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1060 6.4e-05 512 0.16 1152 322560 18.9856 8.32736 189.999 259.805 477.337 477.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1060 6.4e-05 512 0.16 1152 322560 19.0303 8.34214 154.674 259.887 442.158 442.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1060 6.4e-05 512 0.16 1152 315392 19.5317 8.32512 136.785 260.073 424.934 425.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1060 6.4e-05 512 0.16 1152 323584 19.1835 8.35453 280.169 261.186 569.109 569.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1060 6.4e-05 512 0.16 1152 319488 19.0159 8.30093 179.339 258.481 465.36 465.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1060 6.4e-05 512 0.16 1152 307200 19.4608 8.18 138.782 255.955 422.603 422.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1060 6.4e-05 512 0.16 1152 311296 18.6595 8.08358 126.4 253.257 406.62 406.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1060 6.4e-05 512 0.16 1152 322560 19.0362 8.33843 277.23 259.97 564.796 564.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1060 6.4e-05 512 0.16 1152 322560 18.9913 8.33693 195.408 259.869 482.828 482.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1060 6.4e-05 512 0.16 1152 317952 19.4295 8.34512 163.222 260.036 451.252 451.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1060 6.4e-05 512 0.16 1152 313344 19.6819 8.32819 158.204 259.961 446.392 446.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1060 6.4e-05 512 0.16 1152 322560 19.2626 8.36813 273.669 261.165 562.683 562.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1060 6.4e-05 512 0.16 1152 317440 19.5945 8.36346 192.05 261.394 481.619 481.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1060 6.4e-05 512 0.16 1152 307200 19.8363 8.30064 158.145 257.851 444.356 444.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1060 6.4e-05 512 0.16 1152 307200 20.3802 8.3656 146.457 261.74 437.158 437.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1060 6.4e-05 512 0.16 1150 323584 19.1521 8.35514 238.915 261.123 527.764 527.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1060 6.4e-05 512 0.16 1150 323584 19.2026 8.35482 157.674 261.369 446.821 446.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1060 6.4e-05 512 0.16 1150 319488 19.2079 8.32128 129.711 259.796 417.256 417.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1060 6.4e-05 512 0.16 1150 322560 19.2816 8.37904 225.325 261.382 514.587 514.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1060 6.4e-05 512 0.16 1150 322560 19.2645 8.37635 147.617 261.411 436.884 437.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1060 6.4e-05 512 0.16 1150 314880 19.3198 8.29984 121.488 257.792 407.116 407.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1060 6.4e-05 512 0.16 1150 317440 19.5982 8.44538 108.207 261.232 397.705 397.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1060 6.4e-05 512 0.16 1150 325632 19.1487 8.3912 307.027 262.023 596.813 596.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1060 6.4e-05 512 0.16 1150 319488 19.2082 8.3145 192.483 259.801 480.024 480.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1060 6.4e-05 512 0.16 1150 322560 19.0004 8.33126 159.793 259.828 447.168 447.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1060 6.4e-05 512 0.16 1150 307200 19.4712 8.18176 131.358 255.952 415.181 415.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1060 6.4e-05 512 0.16 1150 322560 19.0242 8.33619 280.582 259.777 567.94 568.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1060 6.4e-05 512 0.16 1150 322560 18.9957 8.33462 188.243 259.811 475.607 475.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1060 6.4e-05 512 0.16 1150 322560 19.0332 8.34336 152.218 260.095 439.908 440.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1060 6.4e-05 512 0.16 1150 315392 19.5456 8.3248 133.4 260.141 421.631 421.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1060 6.4e-05 512 0.16 1150 323584 19.1844 8.35789 281.433 261.158 570.353 570.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1060 6.4e-05 512 0.16 1150 319488 19.0076 8.29686 179.205 258.445 465.173 465.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1060 6.4e-05 512 0.16 1150 307200 19.4597 8.18621 145.762 255.978 429.61 429.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1060 6.4e-05 512 0.16 1150 311296 18.6592 8.08253 129.482 253.225 409.666 409.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1060 6.4e-05 512 0.16 1150 322560 19.0299 8.33741 289.829 260.033 577.443 577.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1060 6.4e-05 512 0.16 1150 322560 18.9996 8.34355 206.089 260.021 493.671 493.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1060 6.4e-05 512 0.16 1150 317952 19.4237 8.3456 169.943 260.129 458.068 458.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1060 6.4e-05 512 0.16 1150 313344 19.6926 8.32826 156.089 259.92 444.248 444.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1060 6.4e-05 512 0.16 1150 299520 18.7272 7.95824 142.23 247.569 416.707 416.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1060 6.4e-05 512 0.16 1150 322560 19.2635 8.37491 276.853 261.094 565.813 565.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1060 6.4e-05 512 0.16 1150 317440 19.5933 8.35994 191.529 261.46 481.163 481.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1060 6.4e-05 512 0.16 1150 307200 19.8288 8.29731 159.525 257.837 445.71 445.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1060 6.4e-05 512 0.16 1150 307200 20.39 8.36275 146.921 261.567 437.465 437.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1060 6.4e-05 512 0.16 1150 307200 19.8412 8.30054 140.981 258.162 427.507 427.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1060 6.4e-05 512 0.16 1140 319488 19.4468 8.35789 220.672 261.091 509.8 509.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1060 6.4e-05 512 0.16 1140 319488 19.4753 8.35866 145.916 261.395 435.365 435.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1060 6.4e-05 512 0.16 1140 313344 19.6587 8.32102 120.255 259.794 408.252 408.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1060 6.4e-05 512 0.16 1140 311296 19.6318 8.29632 103.597 258.447 390.191 390.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1060 6.4e-05 512 0.16 1140 320000 19.4895 8.38246 299.968 261.07 589.126 589.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1060 6.4e-05 512 0.16 1140 317440 19.6178 8.36768 191.626 261.134 480.96 481.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1060 6.4e-05 512 0.16 1140 314880 19.3221 8.28826 156.649 257.758 442.236 442.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1060 6.4e-05 512 0.16 1140 317440 19.6 8.35517 135.565 261.21 424.951 425.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1060 6.4e-05 512 0.16 1140 319488 19.5993 8.38678 274.257 261.796 564.252 564.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1060 6.4e-05 512 0.16 1140 313344 19.6646 8.32262 180.916 259.803 468.926 469.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1060 6.4e-05 512 0.16 1140 313344 19.7216 8.33536 146.467 259.797 434.542 434.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1060 6.4e-05 512 0.16 1140 307200 19.4649 8.18509 127.514 255.744 411.122 411.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1060 6.4e-05 512 0.16 1140 307200 19.8303 8.29459 114.113 258.027 400.476 400.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1060 6.4e-05 512 0.16 1140 318976 19.3207 8.33808 265.306 260.203 553.386 553.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1060 6.4e-05 512 0.16 1140 315392 19.5653 8.34214 172.83 259.804 460.769 460.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1060 6.4e-05 512 0.16 1140 311808 19.8238 8.34058 144.263 260.037 432.685 432.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1060 6.4e-05 512 0.16 1140 315392 19.5444 8.32317 128.156 259.818 416.062 416.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1060 6.4e-05 512 0.16 1140 304640 19.2317 8.08755 110.438 252.954 390.928 391.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1060 6.4e-05 512 0.16 1140 319488 19.4857 8.35354 253.611 261.128 542.805 542.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1060 6.4e-05 512 0.16 1140 311296 19.6158 8.29866 165.246 258.45 451.828 451.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1060 6.4e-05 512 0.16 1140 307200 19.464 8.18554 135.768 255.986 419.616 419.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1060 6.4e-05 512 0.16 1140 294912 19.9376 8.08173 118.186 253.036 399.458 399.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1060 6.4e-05 512 0.16 1140 307200 20.3924 8.36851 112.746 261.324 403.048 403.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1060 6.4e-05 512 0.16 1152 323584 19.1464 8.35782 222.58 261.378 511.678 511.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1060 6.4e-05 512 0.16 1152 323584 19.1813 8.36595 145.981 261.123 434.868 435.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1060 6.4e-05 512 0.16 1152 319488 19.2116 8.32394 120.586 260.017 408.356 408.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1060 6.4e-05 512 0.16 1152 319488 19.0103 8.29923 104.725 258.479 390.727 390.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1060 6.4e-05 512 0.16 1152 322560 19.2978 8.38566 293.941 261.131 582.976 583.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1060 6.4e-05 512 0.16 1152 322560 19.253 8.37082 190.452 261.196 479.496 479.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1060 6.4e-05 512 0.16 1152 314880 19.314 8.28662 150.419 257.754 435.993 436.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1060 6.4e-05 512 0.16 1152 317440 19.5791 8.35363 132.331 261.407 421.892 422.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1060 6.4e-05 512 0.16 1152 307200 19.8661 8.30467 116.756 257.809 402.953 403.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1060 6.4e-05 512 0.16 1152 322560 19.3686 8.38307 270.655 261.859 560.484 560.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1060 6.4e-05 512 0.16 1152 319488 19.2107 8.32115 179.516 260.034 467.304 467.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1060 6.4e-05 512 0.16 1152 313344 19.7117 8.33946 143.811 260.023 432.11 432.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1060 6.4e-05 512 0.16 1152 307200 19.4642 8.18813 123.912 255.99 407.778 407.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1060 6.4e-05 512 0.16 1152 307200 19.8383 8.2961 111.034 257.872 397.259 397.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1060 6.4e-05 512 0.16 1152 318976 19.316 8.33331 260.651 259.989 548.503 548.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1060 6.4e-05 512 0.16 1152 315392 19.5397 8.33363 167.335 259.804 455.233 455.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1060 6.4e-05 512 0.16 1152 311808 19.8239 8.33946 139.057 260.059 427.5 427.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1060 6.4e-05 512 0.16 1152 315392 19.5378 8.31946 124.508 260.099 412.685 412.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1060 6.4e-05 512 0.16 1152 304640 19.24 8.09786 108.778 252.746 389.089 389.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1060 6.4e-05 512 0.16 1152 323584 19.1879 8.36141 257.56 261.193 546.529 546.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1060 6.4e-05 512 0.16 1152 319488 19.0122 8.30464 167.658 258.486 453.677 453.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1060 6.4e-05 512 0.16 1152 307200 19.4652 8.19203 132.698 255.747 416.32 416.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1060 6.4e-05 512 0.16 1152 311296 18.6757 8.08378 122.304 253.283 402.563 402.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1060 6.4e-05 512 0.16 1152 307200 20.3872 8.36253 109.816 261.317 400.104 400.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1060 6.4e-05 512 0.16 1152 294912 19.0178 7.93635 100.755 247.87 375.794 375.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1060 6.4e-05 512 0.16 1152 309248 20.2961 8.37712 217.989 261.737 508.618 508.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1060 6.4e-05 512 0.16 1152 307200 20.3017 8.35379 238.162 261.363 528.4 528.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1060 6.4e-05 512 0.16 1152 307200 20.3573 8.36608 163.9 261.364 454.208 454.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1060 6.4e-05 512 0.16 1152 301056 20.5772 8.3232 132.247 260.015 421.378 421.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1060 6.4e-05 512 0.16 1152 303104 20.2144 8.29693 118.448 258.482 405.657 405.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1060 6.4e-05 512 0.16 1152 307200 20.3385 8.3625 110.672 261.219 400.809 400.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1060 6.4e-05 512 0.16 1152 294912 20.3582 8.1912 97.8047 255.979 382.552 382.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1060 6.4e-05 512 0.16 1152 301056 20.5983 8.3216 94.2706 259.88 383.29 383.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1060 6.4e-05 512 0.16 1152 294912 19.941 8.07552 88.9369 253.224 370.398 370.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1060 6.4e-05 512 0.16 1140 315392 19.5478 8.32016 86.8238 260.055 374.966 375.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1060 6.4e-05 512 0.16 1152 315392 19.5409 8.3177 85.7102 259.921 373.708 373.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1060 6.4e-05 512 0.16 1150 304640 19.2374 8.08346 85.0297 252.92 365.492 365.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1060 6.4e-05 512 0.16 1152 304640 19.2349 8.09574 84.7361 252.956 365.24 365.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1060 6.4e-05 512 0.16 1152 319488 19.0136 8.29866 98.7508 258.7 384.981 385.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1060 6.4e-05 512 0.16 1152 276480 20.4164 7.9401 128.816 247.735 405.124 405.286
