# //  Questa Sim-64
# //  Version 10.3_1 linux_x86_64 Feb 10 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project RISC-V
# Compile of State_IF.v was successful.
vsim -novopt work.top_tb
# vsim -novopt work.top_tb 
# Start time: 15:34:12 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.top_tb
# Loading work.Risc_32_bit
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.State_IF
# Loading work.State_IF
# Loading work.Reg_PC
# Loading work.Instruction_Memory
# Loading sv_std.std
# Loading work.Reg_IF_ID
# Loading work.Control_Unit
# Loading work.Register_Array
# Loading work.Imm_Gen
# Loading work.Reg_ID_EX
# Loading work.Execute_Unit
# Loading work.mux2_4
# Loading work.Branch_Comparator
# Loading work.ALU
# Loading work.Reg_EX_MEM
# Loading work.Data_Memory
# Loading work.Reg_MEM_WB
# Loading work.Hazard_Detection_Unit
# Loading work.Forwarding_Unit
# ** Error: (vsim-3389) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(15): Port 'jump_pc' not found in the connected module (4th connection).
#         Region: /top_tb/DUT/State_IF_if/Reg_PC_i
# ** Fatal: (vsim-3365) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(15): Too many port connections. Expected 6, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/State_IF_if/Reg_PC_i File: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_PC.v
# FATAL ERROR while loading design
# Error loading design
# Errors: 1, Warnings: 1
vsim -novopt work.top_tb
# vsim -novopt work.top_tb 
# Start time: 15:34:50 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.top_tb
# Loading work.Risc_32_bit
# Loading work.State_IF
# Loading work.Reg_PC
# Loading work.Instruction_Memory
# Loading sv_std.std
# Loading work.Reg_IF_ID
# Loading work.Control_Unit
# Loading work.Register_Array
# Loading work.Imm_Gen
# Loading work.Reg_ID_EX
# Loading work.Execute_Unit
# Loading work.mux2_4
# Loading work.Branch_Comparator
# Loading work.ALU
# Loading work.Reg_EX_MEM
# Loading work.Data_Memory
# Loading work.Reg_MEM_WB
# Loading work.Hazard_Detection_Unit
# Loading work.Forwarding_Unit
# ** Error: (vsim-3389) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(15): Port 'jump_pc' not found in the connected module (4th connection).
#         Region: /top_tb/DUT/State_IF_if/Reg_PC_i
# ** Fatal: (vsim-3365) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(15): Too many port connections. Expected 6, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/State_IF_if/Reg_PC_i File: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_PC.v
# FATAL ERROR while loading design
# Error loading design
# Errors: 1, Warnings: 1
# reading /data_local/tools/mentor/questasim-10.3a/linux_x86_64/../modelsim.ini
# Loading project RISC-V
# Compile of ALU.v was successful.
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux4_1.v was successful.
# Compile of Parameter.sv was successful.
# Compile of Parameter.v failed with 1 errors.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# 22 compiles, 1 failed with 1 error. 
vsim -novopt work.top_tb
# vsim -novopt work.top_tb 
# Start time: 15:36:08 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.top_tb
# Loading work.top_tb
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Risc_32_bit
# Loading work.Risc_32_bit
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.State_IF
# Loading work.State_IF
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_PC
# Loading work.Reg_PC
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Instruction_Memory
# Loading work.Instruction_Memory
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_IF_ID
# Loading sv_std.std
# Loading work.Reg_IF_ID
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Control_Unit
# Loading work.Control_Unit
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Register_Array
# Loading work.Register_Array
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Imm_Gen
# Loading work.Imm_Gen
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_ID_EX
# Loading work.Reg_ID_EX
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Execute_Unit
# Loading work.Execute_Unit
# Loading work.mux2_4
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Branch_Comparator
# Loading work.Branch_Comparator
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.ALU
# Loading work.ALU
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_EX_MEM
# Loading work.Reg_EX_MEM
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Data_Memory
# Loading work.Data_Memory
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_MEM_WB
# Loading work.Reg_MEM_WB
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Hazard_Detection_Unit
# Loading work.Hazard_Detection_Unit
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Forwarding_Unit
# Loading work.Forwarding_Unit
# ** Error: (vsim-3389) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(15): Port 'jump_pc' not found in the connected module (4th connection).
#         Region: /top_tb/DUT/State_IF_if/Reg_PC_i
# ** Fatal: (vsim-3365) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(15): Too many port connections. Expected 6, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/State_IF_if/Reg_PC_i File: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_PC.v
# FATAL ERROR while loading design
# Error loading design
# Errors: 1, Warnings: 1
# Compile of Risc_32_bit.v was successful.
vsim -novopt work.Data_Memory
# vsim -novopt work.Data_Memory 
# Start time: 15:37:09 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.Data_Memory
vsim -novopt work.top_tb
# vsim -novopt work.top_tb 
# Errors: 0, Warnings: 1
# Start time: 15:37:43 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.top_tb
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Risc_32_bit
# Loading work.Risc_32_bit
# Loading work.State_IF
# Loading work.Reg_PC
# Loading work.Instruction_Memory
# Loading sv_std.std
# Loading work.Reg_IF_ID
# Loading work.Control_Unit
# Loading work.Register_Array
# Loading work.Imm_Gen
# Loading work.Reg_ID_EX
# Loading work.Execute_Unit
# Loading work.mux2_4
# Loading work.Branch_Comparator
# Loading work.ALU
# Loading work.Reg_EX_MEM
# Loading work.Data_Memory
# Loading work.Reg_MEM_WB
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.mux4_1
# Loading work.mux4_1
# Loading work.Hazard_Detection_Unit
# Loading work.Forwarding_Unit
# ** Error: (vsim-3389) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(15): Port 'jump_pc' not found in the connected module (4th connection).
#         Region: /top_tb/DUT/State_IF_if/Reg_PC_i
# ** Fatal: (vsim-3365) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(15): Too many port connections. Expected 6, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/State_IF_if/Reg_PC_i File: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_PC.v
# FATAL ERROR while loading design
# Error loading design
# Errors: 1, Warnings: 1
vsim work.State_IF
# vsim work.State_IF 
# Start time: 15:38:04 on Jun 26,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(15): (vopt-2135) Too many port connections. Expected 6, found 7.
# ** Error: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(15): (vopt-2912) Port 'jump_pc' not found in module 'Reg_PC' (4th connection).
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(15): (vopt-2241) Connection width does not match width of port 'PCSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_PC.v(6).
# Optimization failed
# Error loading design
# Errors: 2, Warnings: 1
# Compile of Reg_PC.v failed with 1 errors.
# Compile of Reg_PC.v was successful.
vsim -novopt work.top_tb
# vsim -novopt work.top_tb 
# Start time: 15:42:23 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.top_tb
# Loading work.Risc_32_bit
# Loading work.State_IF
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_PC
# Loading work.Reg_PC
# Loading work.Instruction_Memory
# Loading sv_std.std
# Loading work.Reg_IF_ID
# Loading work.Control_Unit
# Loading work.Register_Array
# Loading work.Imm_Gen
# Loading work.Reg_ID_EX
# Loading work.Execute_Unit
# Loading work.mux2_4
# Loading work.Branch_Comparator
# Loading work.ALU
# Loading work.Reg_EX_MEM
# Loading work.Data_Memory
# Loading work.Reg_MEM_WB
# Loading work.mux4_1
# Loading work.Hazard_Detection_Unit
# Loading work.Forwarding_Unit
# ** Error: (vsim-3389) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): Port 'id_imm' not found in the connected module (10th connection).
#         Region: /top_tb/DUT/Reg_ID_EX
# ** Fatal: (vsim-3365) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): Too many port connections. Expected 34, found 35.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Reg_ID_EX File: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv
# FATAL ERROR while loading design
# Error loading design
# Errors: 1, Warnings: 1
# Compile of Execute_Unit.v was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
vsim -novopt work.top_tb
# vsim -novopt work.top_tb 
# Start time: 15:50:06 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.top_tb
# Loading work.Risc_32_bit
# Loading work.State_IF
# Loading work.Reg_PC
# Loading work.Instruction_Memory
# Loading sv_std.std
# Loading work.Reg_IF_ID
# Loading work.Control_Unit
# Loading work.Register_Array
# Loading work.Imm_Gen
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_ID_EX
# Loading work.Reg_ID_EX
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Execute_Unit
# Loading work.Execute_Unit
# Loading work.mux4_1
# Loading work.Branch_Comparator
# Loading work.ALU
# Loading work.Reg_EX_MEM
# Loading work.Data_Memory
# Loading work.Reg_MEM_WB
# Loading work.Hazard_Detection_Unit
# Loading work.Forwarding_Unit
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): [TFMPC] - Too few port connections. Expected 36, found 35.
#         Region: /top_tb/DUT/Reg_ID_EX
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): [PCDPC] - Port size (1) does not match connection size (2) for port 'id_PCSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv(13).
#         Region: /top_tb/DUT/Reg_ID_EX
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): [TFMPC] - Missing connection for port 'ex_imm'.
vsim -novopt work.top_tb
# vsim -novopt work.top_tb 
# Errors: 0, Warnings: 1
# Start time: 15:53:12 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.top_tb
# Loading work.Risc_32_bit
# Loading work.State_IF
# Loading work.Reg_PC
# Loading work.Instruction_Memory
# Loading sv_std.std
# Loading work.Reg_IF_ID
# Loading work.Control_Unit
# Loading work.Register_Array
# Loading work.Imm_Gen
# Loading work.Reg_ID_EX
# Loading work.Execute_Unit
# Loading work.mux4_1
# Loading work.Branch_Comparator
# Loading work.ALU
# Loading work.Reg_EX_MEM
# Loading work.Data_Memory
# Loading work.Reg_MEM_WB
# Loading work.Hazard_Detection_Unit
# Loading work.Forwarding_Unit
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): [TFMPC] - Too few port connections. Expected 36, found 35.
#         Region: /top_tb/DUT/Reg_ID_EX
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): [PCDPC] - Port size (1) does not match connection size (2) for port 'id_PCSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv(13).
#         Region: /top_tb/DUT/Reg_ID_EX
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): [TFMPC] - Missing connection for port 'ex_imm'.
# Compile of ALU.v was successful.
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux4_1.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of Reg_ID_EX.sv was successful.
# 20 compiles, 0 failed with no errors. 
vsim -novopt work.top_tb
# vsim -novopt work.top_tb 
# Errors: 0, Warnings: 1
# Start time: 15:57:20 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.top_tb
# Loading work.top_tb
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Risc_32_bit
# Loading work.Risc_32_bit
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.State_IF
# Loading work.State_IF
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_PC
# Loading work.Reg_PC
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Instruction_Memory
# Loading work.Instruction_Memory
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_IF_ID
# Loading sv_std.std
# Loading work.Reg_IF_ID
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Control_Unit
# Loading work.Control_Unit
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Register_Array
# Loading work.Register_Array
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Imm_Gen
# Loading work.Imm_Gen
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_ID_EX
# Loading work.Reg_ID_EX
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Execute_Unit
# Loading work.Execute_Unit
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.mux4_1
# Loading work.mux4_1
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Branch_Comparator
# Loading work.Branch_Comparator
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.ALU
# Loading work.ALU
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_EX_MEM
# Loading work.Reg_EX_MEM
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Data_Memory
# Loading work.Data_Memory
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_MEM_WB
# Loading work.Reg_MEM_WB
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Hazard_Detection_Unit
# Loading work.Hazard_Detection_Unit
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Forwarding_Unit
# Loading work.Forwarding_Unit
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): [PCDPC] - Port size (1) does not match connection size (2) for port 'id_PCSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv(13).
#         Region: /top_tb/DUT/Reg_ID_EX
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): [PCDPC] - Port size (2) does not match connection size (1) for port 'ex_PCSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv(32).
#         Region: /top_tb/DUT/Reg_ID_EX
vsim -novopt work.top_tb
# vsim -novopt work.top_tb 
# Errors: 0, Warnings: 1
# Start time: 16:00:07 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.top_tb
# Loading work.Risc_32_bit
# Loading work.State_IF
# Loading work.Reg_PC
# Loading work.Instruction_Memory
# Loading sv_std.std
# Loading work.Reg_IF_ID
# Loading work.Control_Unit
# Loading work.Register_Array
# Loading work.Imm_Gen
# Loading work.Reg_ID_EX
# Loading work.Execute_Unit
# Loading work.mux4_1
# Loading work.Branch_Comparator
# Loading work.ALU
# Loading work.Reg_EX_MEM
# Loading work.Data_Memory
# Loading work.Reg_MEM_WB
# Loading work.Hazard_Detection_Unit
# Loading work.Forwarding_Unit
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): [PCDPC] - Port size (1) does not match connection size (2) for port 'id_PCSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv(13).
#         Region: /top_tb/DUT/Reg_ID_EX
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): [PCDPC] - Port size (2) does not match connection size (1) for port 'ex_PCSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv(32).
#         Region: /top_tb/DUT/Reg_ID_EX
# Compile of Reg_ID_EX.sv was successful.
vsim -novopt work.top_tb
# vsim -novopt work.top_tb 
# Errors: 0, Warnings: 1
# Start time: 16:00:33 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.top_tb
# Loading work.Risc_32_bit
# Loading work.State_IF
# Loading work.Reg_PC
# Loading work.Instruction_Memory
# Loading sv_std.std
# Loading work.Reg_IF_ID
# Loading work.Control_Unit
# Loading work.Register_Array
# Loading work.Imm_Gen
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Reg_ID_EX
# Loading work.Reg_ID_EX
# Loading work.Execute_Unit
# Loading work.mux4_1
# Loading work.Branch_Comparator
# Loading work.ALU
# Loading work.Reg_EX_MEM
# Loading work.Data_Memory
# Loading work.Reg_MEM_WB
# Loading work.Hazard_Detection_Unit
# Loading work.Forwarding_Unit
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(156): [PCDPC] - Port size (2) does not match connection size (1) for port 'ex_PCSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv(32).
#         Region: /top_tb/DUT/Reg_ID_EX
# Compile of Risc_32_bit.v was successful.
vsim -novopt work.top_tb
# vsim -novopt work.top_tb 
# Errors: 0, Warnings: 1
# Start time: 16:02:09 on Jun 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.top_tb
# Refreshing /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/work.Risc_32_bit
# Loading work.Risc_32_bit
# Loading work.State_IF
# Loading work.Reg_PC
# Loading work.Instruction_Memory
# Loading sv_std.std
# Loading work.Reg_IF_ID
# Loading work.Control_Unit
# Loading work.Register_Array
# Loading work.Imm_Gen
# Loading work.Reg_ID_EX
# Loading work.Execute_Unit
# Loading work.mux4_1
# Loading work.Branch_Comparator
# Loading work.ALU
# Loading work.Reg_EX_MEM
# Loading work.Data_Memory
# Loading work.Reg_MEM_WB
# Loading work.Hazard_Detection_Unit
# Loading work.Forwarding_Unit
add wave -position insertpoint sim:/top_tb/DUT/*
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 9 of file "/data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/simple_run.txt". (Current address [8], address range [0:7])    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Instruction_Memory.v(11)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/State_IF_if/Instruction_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
