=====
SETUP
0.012
17.697
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s2
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
6.845
7.298
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
7.729
8.278
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s3
8.451
8.968
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s4
10.102
10.657
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s16
11.886
12.137
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s6
12.798
13.169
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s3
13.583
14.036
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
14.525
14.978
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
15.639
16.156
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s0
17.148
17.697
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_en_s0
17.697
=====
SETUP
0.029
17.680
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_8_s0
17.680
=====
SETUP
0.029
17.680
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_13_s0
17.680
=====
SETUP
0.030
17.679
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_10_s0
17.679
=====
SETUP
0.032
17.677
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_12_s0
17.677
=====
SETUP
0.032
17.677
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_14_s0
17.677
=====
SETUP
0.032
17.677
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_16_s0
17.677
=====
SETUP
0.033
17.676
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_0_s0
17.676
=====
SETUP
0.033
17.676
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_11_s0
17.676
=====
SETUP
0.035
17.673
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_17_s0
17.673
=====
SETUP
0.050
17.659
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2025_s2
8.245
8.698
u_v9958/u_command/w_next_2_s4
9.971
10.424
u_v9958/u_command/w_next_sx[2]_1_s
11.384
11.954
u_v9958/u_command/w_next_sx[3]_1_s
11.954
11.989
u_v9958/u_command/w_next_sx[4]_1_s
11.989
12.024
u_v9958/u_command/w_next_sx[5]_1_s
12.024
12.059
u_v9958/u_command/w_next_sx[6]_1_s
12.059
12.094
u_v9958/u_command/w_next_sx[7]_1_s
12.094
12.130
u_v9958/u_command/w_next_sx[8]_1_s
12.130
12.165
u_v9958/u_command/w_next_sx[9]_1_s
12.165
12.635
u_v9958/u_command/n554_s8
12.644
13.199
u_v9958/u_command/n3753_s17
13.977
14.430
u_v9958/u_command/n3591_s143
15.136
15.507
u_v9958/u_command/n3637_s125
16.330
16.783
u_v9958/u_command/n3637_s133
17.197
17.659
u_v9958/u_command/ff_next_state_2_s0
17.659
=====
SETUP
0.077
17.632
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_7_s0
17.632
=====
SETUP
0.175
17.533
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2025_s2
8.245
8.698
u_v9958/u_command/w_next_2_s4
9.971
10.424
u_v9958/u_command/w_next_sx[2]_1_s
11.384
11.954
u_v9958/u_command/w_next_sx[3]_1_s
11.954
11.989
u_v9958/u_command/w_next_sx[4]_1_s
11.989
12.024
u_v9958/u_command/w_next_sx[5]_1_s
12.024
12.059
u_v9958/u_command/w_next_sx[6]_1_s
12.059
12.094
u_v9958/u_command/w_next_sx[7]_1_s
12.094
12.130
u_v9958/u_command/w_next_sx[8]_1_s
12.130
12.165
u_v9958/u_command/w_next_sx[9]_1_s
12.165
12.635
u_v9958/u_command/n554_s8
12.644
13.199
u_v9958/u_command/n554_s3
13.647
14.164
u_v9958/u_command/ff_ny_10_s6
15.085
15.456
u_v9958/u_command/ff_ny_10_s5
15.853
16.306
u_v9958/u_command/ff_ny_7_s3
16.802
17.129
u_v9958/u_command/ff_ny_5_s1
17.533
=====
SETUP
0.175
17.533
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2025_s2
8.245
8.698
u_v9958/u_command/w_next_2_s4
9.971
10.424
u_v9958/u_command/w_next_sx[2]_1_s
11.384
11.954
u_v9958/u_command/w_next_sx[3]_1_s
11.954
11.989
u_v9958/u_command/w_next_sx[4]_1_s
11.989
12.024
u_v9958/u_command/w_next_sx[5]_1_s
12.024
12.059
u_v9958/u_command/w_next_sx[6]_1_s
12.059
12.094
u_v9958/u_command/w_next_sx[7]_1_s
12.094
12.130
u_v9958/u_command/w_next_sx[8]_1_s
12.130
12.165
u_v9958/u_command/w_next_sx[9]_1_s
12.165
12.635
u_v9958/u_command/n554_s8
12.644
13.199
u_v9958/u_command/n554_s3
13.647
14.164
u_v9958/u_command/ff_ny_10_s6
15.085
15.456
u_v9958/u_command/ff_ny_10_s5
15.853
16.306
u_v9958/u_command/ff_ny_7_s3
16.802
17.129
u_v9958/u_command/ff_ny_6_s1
17.533
=====
SETUP
0.202
17.507
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2025_s2
8.245
8.698
u_v9958/u_command/w_next_2_s4
9.971
10.424
u_v9958/u_command/w_next_sx[2]_1_s
11.384
11.954
u_v9958/u_command/w_next_sx[3]_1_s
11.954
11.989
u_v9958/u_command/w_next_sx[4]_1_s
11.989
12.024
u_v9958/u_command/w_next_sx[5]_1_s
12.024
12.059
u_v9958/u_command/w_next_sx[6]_1_s
12.059
12.094
u_v9958/u_command/w_next_sx[7]_1_s
12.094
12.130
u_v9958/u_command/w_next_sx[8]_1_s
12.130
12.165
u_v9958/u_command/w_next_sx[9]_1_s
12.165
12.635
u_v9958/u_command/n554_s8
12.644
13.199
u_v9958/u_command/n1327_s6
13.706
14.159
u_v9958/u_command/ff_dy_10_s4
14.831
15.386
u_v9958/u_command/n1493_s2
16.075
16.624
u_v9958/u_command/ff_dy_4_s1
17.507
=====
SETUP
0.202
17.507
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2025_s2
8.245
8.698
u_v9958/u_command/w_next_2_s4
9.971
10.424
u_v9958/u_command/w_next_sx[2]_1_s
11.384
11.954
u_v9958/u_command/w_next_sx[3]_1_s
11.954
11.989
u_v9958/u_command/w_next_sx[4]_1_s
11.989
12.024
u_v9958/u_command/w_next_sx[5]_1_s
12.024
12.059
u_v9958/u_command/w_next_sx[6]_1_s
12.059
12.094
u_v9958/u_command/w_next_sx[7]_1_s
12.094
12.130
u_v9958/u_command/w_next_sx[8]_1_s
12.130
12.165
u_v9958/u_command/w_next_sx[9]_1_s
12.165
12.635
u_v9958/u_command/n554_s8
12.644
13.199
u_v9958/u_command/n1327_s6
13.706
14.159
u_v9958/u_command/ff_dy_10_s4
14.831
15.386
u_v9958/u_command/n1493_s2
16.075
16.624
u_v9958/u_command/ff_dy_5_s1
17.507
=====
SETUP
0.202
17.507
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2025_s2
8.245
8.698
u_v9958/u_command/w_next_2_s4
9.971
10.424
u_v9958/u_command/w_next_sx[2]_1_s
11.384
11.954
u_v9958/u_command/w_next_sx[3]_1_s
11.954
11.989
u_v9958/u_command/w_next_sx[4]_1_s
11.989
12.024
u_v9958/u_command/w_next_sx[5]_1_s
12.024
12.059
u_v9958/u_command/w_next_sx[6]_1_s
12.059
12.094
u_v9958/u_command/w_next_sx[7]_1_s
12.094
12.130
u_v9958/u_command/w_next_sx[8]_1_s
12.130
12.165
u_v9958/u_command/w_next_sx[9]_1_s
12.165
12.635
u_v9958/u_command/n554_s8
12.644
13.199
u_v9958/u_command/n1327_s6
13.706
14.159
u_v9958/u_command/ff_dy_10_s4
14.831
15.386
u_v9958/u_command/n1493_s2
16.075
16.624
u_v9958/u_command/ff_dy_6_s1
17.507
=====
SETUP
0.202
17.507
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2025_s2
8.245
8.698
u_v9958/u_command/w_next_2_s4
9.971
10.424
u_v9958/u_command/w_next_sx[2]_1_s
11.384
11.954
u_v9958/u_command/w_next_sx[3]_1_s
11.954
11.989
u_v9958/u_command/w_next_sx[4]_1_s
11.989
12.024
u_v9958/u_command/w_next_sx[5]_1_s
12.024
12.059
u_v9958/u_command/w_next_sx[6]_1_s
12.059
12.094
u_v9958/u_command/w_next_sx[7]_1_s
12.094
12.130
u_v9958/u_command/w_next_sx[8]_1_s
12.130
12.165
u_v9958/u_command/w_next_sx[9]_1_s
12.165
12.635
u_v9958/u_command/n554_s8
12.644
13.199
u_v9958/u_command/n1327_s6
13.706
14.159
u_v9958/u_command/ff_dy_10_s4
14.831
15.386
u_v9958/u_command/n1493_s2
16.075
16.624
u_v9958/u_command/ff_dy_7_s1
17.507
=====
SETUP
0.213
17.496
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_15_s0
17.496
=====
SETUP
0.215
17.493
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_2_s0
17.493
=====
SETUP
0.215
17.493
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_4_s0
17.493
=====
SETUP
0.215
17.493
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_6_s0
17.493
=====
SETUP
0.216
17.492
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
8.246
8.763
u_v9958/u_command/w_next_0_s4
9.556
10.009
u_v9958/u_command/w_next_1_s3
10.444
10.815
u_v9958/u_command/w_next_dx[1]_1_s
11.237
11.807
u_v9958/u_command/w_next_dx[2]_1_s
11.807
11.842
u_v9958/u_command/w_next_dx[3]_1_s
11.842
11.877
u_v9958/u_command/w_next_dx[4]_1_s
11.877
11.912
u_v9958/u_command/w_next_dx[5]_1_s
11.912
11.948
u_v9958/u_command/w_next_dx[6]_1_s
11.948
11.983
u_v9958/u_command/w_next_dx[7]_1_s
11.983
12.018
u_v9958/u_command/w_next_dx[8]_1_s
12.018
12.053
u_v9958/u_command/w_next_dx[9]_1_s
12.053
12.523
u_v9958/u_command/n554_s9
12.528
13.083
u_v9958/u_command/n3752_s14
14.069
14.624
u_v9958/u_command/ff_cache_vram_valid_s14
15.050
15.421
u_v9958/u_command/ff_cache_vram_write_s18
15.824
16.195
u_v9958/u_command/ff_cache_vram_address_17_s18
16.370
16.697
u_v9958/u_command/ff_cache_vram_address_1_s0
17.492
=====
SETUP
0.220
17.489
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2025_s2
8.245
8.698
u_v9958/u_command/w_next_2_s4
9.971
10.424
u_v9958/u_command/w_next_sx[2]_1_s
11.384
11.954
u_v9958/u_command/w_next_sx[3]_1_s
11.954
11.989
u_v9958/u_command/w_next_sx[4]_1_s
11.989
12.024
u_v9958/u_command/w_next_sx[5]_1_s
12.024
12.059
u_v9958/u_command/w_next_sx[6]_1_s
12.059
12.094
u_v9958/u_command/w_next_sx[7]_1_s
12.094
12.130
u_v9958/u_command/w_next_sx[8]_1_s
12.130
12.165
u_v9958/u_command/w_next_sx[9]_1_s
12.165
12.635
u_v9958/u_command/n554_s8
12.644
13.199
u_v9958/u_command/n554_s3
13.647
14.164
u_v9958/u_command/ff_ny_10_s6
15.085
15.456
u_v9958/u_command/ff_ny_10_s5
15.853
16.306
u_v9958/u_command/ff_ny_7_s3
16.802
17.129
u_v9958/u_command/ff_ny_3_s1
17.489
=====
SETUP
0.236
17.472
17.709
u_v9958/u_cpu_interface/ff_screen_mode_3_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n2025_s2
8.245
8.698
u_v9958/u_command/w_next_2_s4
9.971
10.424
u_v9958/u_command/w_next_sx[2]_1_s
11.384
11.954
u_v9958/u_command/w_next_sx[3]_1_s
11.954
11.989
u_v9958/u_command/w_next_sx[4]_1_s
11.989
12.024
u_v9958/u_command/w_next_sx[5]_1_s
12.024
12.059
u_v9958/u_command/w_next_sx[6]_1_s
12.059
12.094
u_v9958/u_command/w_next_sx[7]_1_s
12.094
12.130
u_v9958/u_command/w_next_sx[8]_1_s
12.130
12.165
u_v9958/u_command/w_next_sx[9]_1_s
12.165
12.635
u_v9958/u_command/n554_s8
12.644
13.199
u_v9958/u_command/n554_s3
13.647
14.164
u_v9958/u_command/ff_ny_10_s6
15.085
15.456
u_v9958/u_command/ff_ny_10_s5
15.853
16.306
u_v9958/u_command/ff_ny_7_s3
16.802
17.129
u_v9958/u_command/ff_ny_0_s1
17.472
=====
HOLD
0.077
5.669
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.544
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.080
5.672
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.544
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.672
=====
HOLD
0.080
5.672
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.672
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.214
5.675
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.675
=====
HOLD
0.214
5.675
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.675
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_4_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_4_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.225
5.818
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.818
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_r_4_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_15_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_10_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_31_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_27_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_25_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.666
