Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu May 23 14:57:17 2024
| Host         : antigamer-pc running 64-bit Nobara Linux 39 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file integralt_szamlalo_timing_summary_routed.rpt -pb integralt_szamlalo_timing_summary_routed.pb -rpx integralt_szamlalo_timing_summary_routed.rpx -warn_on_violation
| Design       : integralt_szamlalo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/clk_bit_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   42          inf        0.000                      0                   42           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.619ns  (logic 4.529ns (52.544%)  route 4.090ns (47.456%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  U2/COUNT_reg[2]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/COUNT_reg[2]/Q
                         net (fo=12, routed)          1.217     1.636    U4/CB_Q2
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.325     1.961 r  U4/hex_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.873     4.834    hex_out_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.785     8.619 r  hex_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.619    hex_out[7]
    T10                                                               r  hex_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 4.503ns (52.575%)  route 4.062ns (47.425%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  U2/COUNT_reg[2]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/COUNT_reg[2]/Q
                         net (fo=12, routed)          1.290     1.709    U4/CB_Q2
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.327     2.036 r  U4/hex_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.772     4.808    hex_out_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.757     8.566 r  hex_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.566    hex_out[6]
    R10                                                               r  hex_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 4.268ns (52.461%)  route 3.868ns (47.539%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  U2/COUNT_reg[2]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/COUNT_reg[2]/Q
                         net (fo=12, routed)          1.290     1.709    U4/CB_Q2
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.299     2.008 r  U4/hex_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.577     4.586    hex_out_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.136 r  hex_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.136    hex_out[4]
    K13                                                               r  hex_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.875ns  (logic 4.279ns (54.330%)  route 3.597ns (45.670%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  U2/COUNT_reg[2]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/COUNT_reg[2]/Q
                         net (fo=12, routed)          1.229     1.648    U4/CB_Q2
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.299     1.947 r  U4/hex_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.368     4.315    hex_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.875 r  hex_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.875    hex_out[2]
    T11                                                               r  hex_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.639ns  (logic 4.483ns (58.693%)  route 3.155ns (41.307%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  U2/COUNT_reg[2]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/COUNT_reg[2]/Q
                         net (fo=12, routed)          1.229     1.648    U4/CB_Q2
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.325     1.973 r  U4/hex_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.927     3.899    hex_out_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.739     7.639 r  hex_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.639    hex_out[1]
    L18                                                               r  hex_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 4.252ns (57.275%)  route 3.171ns (42.725%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  U2/COUNT_reg[2]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/COUNT_reg[2]/Q
                         net (fo=12, routed)          1.217     1.636    U4/CB_Q2
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.299     1.935 r  U4/hex_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.954     3.889    hex_out_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.423 r  hex_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.423    hex_out[3]
    P15                                                               r  hex_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.990ns  (logic 4.073ns (58.273%)  route 2.917ns (41.727%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  U2/COUNT_reg[0]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U2/COUNT_reg[0]/Q
                         net (fo=12, routed)          0.846     1.302    U4/CB_Q0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     1.426 r  U4/hex_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.070     3.497    hex_out_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.990 r  hex_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.990    hex_out[5]
    K16                                                               r  hex_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.132ns  (logic 2.133ns (41.562%)  route 2.999ns (58.438%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[19]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.827     1.283    U1/clk_cnt_reg[19]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.407 f  U1/clk_bit_i_3/O
                         net (fo=1, routed)           1.115     2.522    U1/clk_bit_i_3_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     2.646 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.057     3.703    U1/load
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.827 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     3.827    U1/clk_cnt[0]_i_3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.228 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.570 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.570    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.684 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.132 r  U1/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.132    U1/clk_cnt_reg[24]_i_1_n_6
    SLICE_X1Y95          FDRE                                         r  U1/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.021ns  (logic 2.022ns (40.270%)  route 2.999ns (59.730%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[19]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.827     1.283    U1/clk_cnt_reg[19]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.407 f  U1/clk_bit_i_3/O
                         net (fo=1, routed)           1.115     2.522    U1/clk_bit_i_3_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     2.646 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.057     3.703    U1/load
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.827 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     3.827    U1/clk_cnt[0]_i_3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.228 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.570 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.570    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.684 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.021 r  U1/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.021    U1/clk_cnt_reg[24]_i_1_n_7
    SLICE_X1Y95          FDRE                                         r  U1/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.018ns  (logic 2.019ns (40.234%)  route 2.999ns (59.766%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[19]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.827     1.283    U1/clk_cnt_reg[19]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.407 f  U1/clk_bit_i_3/O
                         net (fo=1, routed)           1.115     2.522    U1/clk_bit_i_3_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     2.646 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.057     3.703    U1/load
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.827 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     3.827    U1/clk_cnt[0]_i_3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.228 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.570 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.570    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.684 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.018 r  U1/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.018    U1/clk_cnt_reg[20]_i_1_n_6
    SLICE_X1Y94          FDRE                                         r  U1/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/clk_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  U1/clk_bit_reg/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_bit_reg/Q
                         net (fo=5, routed)           0.185     0.326    U1/clk_bit
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  U1/clk_bit_i_1/O
                         net (fo=1, routed)           0.000     0.371    U1/clk_bit_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  U1/clk_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/COUNT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.184ns (48.279%)  route 0.197ns (51.721%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  U2/COUNT_reg[0]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/COUNT_reg[0]/Q
                         net (fo=12, routed)          0.197     0.338    U2/CB_Q0
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.043     0.381 r  U2/COUNT[3]_i_2/O
                         net (fo=1, routed)           0.000     0.381    U2/COUNT[3]_i_2_n_0
    SLICE_X0Y88          FDRE                                         r  U2/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/COUNT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  U2/COUNT_reg[0]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/COUNT_reg[0]/Q
                         net (fo=12, routed)          0.197     0.338    U2/CB_Q0
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.383 r  U2/COUNT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    U2/COUNT[1]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  U2/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/COUNT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.799%)  route 0.208ns (53.201%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  U2/COUNT_reg[0]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/COUNT_reg[0]/Q
                         net (fo=12, routed)          0.208     0.349    U2/CB_Q0
    SLICE_X0Y88          LUT5 (Prop_lut5_I3_O)        0.042     0.391 r  U2/COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.391    U2/COUNT[2]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  U2/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/COUNT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  U2/COUNT_reg[0]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U2/COUNT_reg[0]/Q
                         net (fo=12, routed)          0.208     0.349    U2/CB_Q0
    SLICE_X0Y88          LUT5 (Prop_lut5_I3_O)        0.045     0.394 r  U2/COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    U2/COUNT[0]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  U2/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[11]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.169     0.310    U1/clk_cnt_reg[11]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  U1/clk_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.355    U1/clk_cnt[8]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  U1/clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    U1/clk_cnt_reg[8]_i_1_n_4
    SLICE_X1Y91          FDRE                                         r  U1/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[15]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.169     0.310    U1/clk_cnt_reg[15]
    SLICE_X1Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  U1/clk_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.355    U1/clk_cnt[12]_i_2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  U1/clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    U1/clk_cnt_reg[12]_i_1_n_4
    SLICE_X1Y92          FDRE                                         r  U1/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[3]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.169     0.310    U1/clk_cnt_reg[3]
    SLICE_X1Y89          LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.355    U1/clk_cnt[0]_i_3_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  U1/clk_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    U1/clk_cnt_reg[0]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  U1/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[19]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.170     0.311    U1/clk_cnt_reg[19]
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  U1/clk_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     0.356    U1/clk_cnt[16]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  U1/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    U1/clk_cnt_reg[16]_i_1_n_4
    SLICE_X1Y93          FDRE                                         r  U1/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[23]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[23]/Q
                         net (fo=2, routed)           0.170     0.311    U1/clk_cnt_reg[23]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  U1/clk_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.356    U1/clk_cnt[20]_i_2_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  U1/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    U1/clk_cnt_reg[20]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  U1/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------





