Source Block: hdl/library/axi_adrv9001/adrv9001_aligner4.v@53:75@HdlStmProcess
    end
    ivalid_d <= ivalid;
  end

  reg [1:0] phase = 'h0;
  always @(posedge clk) begin
    if (ivalid) begin
      if ((strobe != 'b1111) && (strobe != 'b0000)) begin
        casex (strobe)
          'b1xxx  : phase <= 0;
          'b01xx  : phase <= 1;
          'b001x  : phase <= 2;
          'b0001  : phase <= 3;
          default : phase <= phase;
        endcase
      end
    end
  end

  always @(posedge clk) begin
    case (phase)
      0 : odata <= idata_d;
      1 : odata <= {idata_d[2:0],idata[3:3]};

Diff Content:
- 59     if (ivalid) begin
+ 59     if (rst) begin
+ 59       phase <= 0;
+ 59     end else if (ivalid) begin

Clone Blocks:
