// Generated by CIRCT unknown git version
module ddr2_traffic_gen(	// file.cleaned.mlir:2:3
  input         clk,	// file.cleaned.mlir:2:34
                reset_n,	// file.cleaned.mlir:2:48
                avl_ready,	// file.cleaned.mlir:2:66
  input  [31:0] avl_rdata,	// file.cleaned.mlir:2:86
  input         avl_rdata_valid,	// file.cleaned.mlir:2:107
  output        pass,	// file.cleaned.mlir:2:134
                fail,	// file.cleaned.mlir:2:149
                test_complete,	// file.cleaned.mlir:2:164
  output [24:0] avl_addr,	// file.cleaned.mlir:2:188
  output [1:0]  avl_size,	// file.cleaned.mlir:2:208
  output [31:0] avl_wdata,	// file.cleaned.mlir:2:227
  output        avl_write_req,	// file.cleaned.mlir:2:248
                avl_read_req,	// file.cleaned.mlir:2:272
  output [3:0]  avl_be,	// file.cleaned.mlir:2:295
  output        avl_burstbegin,	// file.cleaned.mlir:2:312
  output [31:0] pnf_per_bit,	// file.cleaned.mlir:2:337
                pnf_per_bit_persist	// file.cleaned.mlir:2:360
);

  assign pass = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign fail = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign test_complete = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign avl_addr = 25'h0;	// file.cleaned.mlir:4:15, :8:5
  assign avl_size = 2'h0;	// file.cleaned.mlir:5:14, :8:5
  assign avl_wdata = 32'h0;	// file.cleaned.mlir:6:15, :8:5
  assign avl_write_req = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign avl_read_req = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign avl_be = 4'h0;	// file.cleaned.mlir:7:14, :8:5
  assign avl_burstbegin = 1'h0;	// file.cleaned.mlir:3:14, :8:5
  assign pnf_per_bit = 32'h0;	// file.cleaned.mlir:6:15, :8:5
  assign pnf_per_bit_persist = 32'h0;	// file.cleaned.mlir:6:15, :8:5
endmodule

