# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:20:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:20:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:20:30 on Mar 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:20:30 on Mar 30,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 2us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:22:39 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:22:40 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:22:41 on Mar 30,2025, Elapsed time: 0:02:11
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:22:41 on Mar 30,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 2us
add wave -position insertpoint sim:/control_unit_tb/Phase3_DUT/con/*
add wave -position insertpoint sim:/control_unit_tb/Phase3_DUT/flipflop/*
restart
run 1.5us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:27:04 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:27:04 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:27:04 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:27:04 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:27:04 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:27:04 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:27:04 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:27:04 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:27:04 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:27:04 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:27:04 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:04 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# ** Error: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v(46): (vlog-2730) Undefined variable: 'shra3'.
# ** Error: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v(105): (vlog-2730) Undefined variable: 'shra4'.
# ** Error: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v(106): (vlog-2730) Undefined variable: 'shra5'.
# End time: 13:27:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./cpu_phase2_run_msim_rtl_verilog.do line 33
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_uni..."
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:29:28 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 13:29:29 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 13:29:30 on Mar 30,2025, Elapsed time: 1:06:49
# Errors: 6, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 13:29:30 on Mar 30,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 1.5us
run 500ns
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:14 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:35:14 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:14 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:35:14 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:14 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:35:14 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:14 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:35:14 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:14 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:35:14 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 13:35:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 13:35:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:35:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:35:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 13:35:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 13:35:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 13:35:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 13:35:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 13:35:17 on Mar 30,2025, Elapsed time: 0:05:47
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 13:35:17 on Mar 30,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 2us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:01 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:40:01 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:02 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 13:40:02 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 13:40:03 on Mar 30,2025, Elapsed time: 0:04:46
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 13:40:03 on Mar 30,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 2us
run 500ns
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:15 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:43:15 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:16 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 13:43:16 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 13:43:17 on Mar 30,2025, Elapsed time: 0:03:14
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 13:43:17 on Mar 30,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 2.5us
run 500ns
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:58 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:48:58 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:59 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 13:48:59 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 13:49:00 on Mar 30,2025, Elapsed time: 0:05:43
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 13:49:00 on Mar 30,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
add wave -position insertpoint  \
{sim:/control_unit_tb/Phase3_DUT/RAM/memory[146]}
restart
run 3us
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/simulation/modelsim/control_tb
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:59:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:59:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:59:05 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:05 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:06 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 13:59:06 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:07 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 13:59:07 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:07 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 13:59:07 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:07 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 13:59:07 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:07 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:59:07 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:07 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:59:07 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:07 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 13:59:07 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:07 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 13:59:07 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:07 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 13:59:07 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:07 on Mar 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 13:59:07 on Mar 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 13:59:08 on Mar 30,2025, Elapsed time: 0:10:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 13:59:08 on Mar 30,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4us
add wave -position insertpoint  \
{sim:/control_unit_tb/Phase3_DUT/RAM/memory[84]}
run 1us
# End time: 14:17:09 on Mar 30,2025, Elapsed time: 0:18:01
# Errors: 0, Warnings: 0
