{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd " "Info: Source file: C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd " "Info: Source file: C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd " "Info: Source file: C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 15:07:32 2016 " "Info: Processing started: Tue Apr 19 15:07:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2Bot -c DE2Bot " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2Bot -c DE2Bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc_clk_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file acc_clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC_CLK_GEN-a " "Info: Found design unit 1: ACC_CLK_GEN-a" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ACC_CLK_GEN " "Info: Found entity 1: ACC_CLK_GEN" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altpll0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Info: Found design unit 1: altpll1-SYN" {  } { { "altpll1.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altpll1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Info: Found entity 1: altpll1" {  } { { "altpll1.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altpll1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram_db0-SYN " "Info: Found design unit 1: altsyncram_db0-SYN" {  } { { "altsyncram_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altsyncram_db0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_db0 " "Info: Found entity 1: altsyncram_db0" {  } { { "altsyncram_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altsyncram_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_beep.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dac_beep.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_BEEP " "Info: Found entity 1: DAC_BEEP" {  } { { "DAC_BEEP.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DAC_BEEP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2bot.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file de2bot.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE2bot " "Info: Found entity 1: DE2bot" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Info: Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DIG_IN.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Info: Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DIG_IN.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hex_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_DISP-a " "Info: Found design unit 1: HEX_DISP-a" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/HEX_DISP.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP " "Info: Found entity 1: HEX_DISP" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/HEX_DISP.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_ctrl-main " "Info: Found design unit 1: i2c_ctrl-main" {  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_ctrl.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Info: Found entity 1: i2c_ctrl" {  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_ctrl.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_interface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_INTERFACE " "Info: Found entity 1: I2C_INTERFACE" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Info: Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_master.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Info: Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_master.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_oneshot_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_oneshot_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_oneshot_ctrl-main " "Info: Found design unit 1: i2c_oneshot_ctrl-main" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_oneshot_ctrl.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_oneshot_ctrl " "Info: Found entity 1: i2c_oneshot_ctrl" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_oneshot_ctrl.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file io_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_DECODER-a " "Info: Found design unit 1: IO_DECODER-a" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IO_DECODER " "Info: Found entity 1: IO_DECODER" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_rcvr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir_rcvr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RCVR " "Info: Found entity 1: IR_RCVR" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IR_RCVR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDS-a " "Info: Found design unit 1: LEDS-a" {  } { { "LEDS.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/LEDS.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LEDS " "Info: Found entity 1: LEDS" {  } { { "LEDS.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/LEDS.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_db0-SYN " "Info: Found design unit 1: lpm_add_sub_db0-SYN" {  } { { "lpm_add_sub_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_add_sub_db0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_db0 " "Info: Found entity 1: lpm_add_sub_db0" {  } { { "lpm_add_sub_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_add_sub_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_oe0-SYN " "Info: Found design unit 1: lpm_add_sub_oe0-SYN" {  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_add_sub_oe0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_oe0 " "Info: Found entity 1: lpm_add_sub_oe0" {  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_add_sub_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri_oe0-SYN " "Info: Found design unit 1: lpm_bustri_oe0-SYN" {  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_bustri_oe0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri_oe0 " "Info: Found entity 1: lpm_bustri_oe0" {  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_bustri_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri_uart0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri_uart0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri_uart0-SYN " "Info: Found design unit 1: lpm_bustri_uart0-SYN" {  } { { "lpm_bustri_uart0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_bustri_uart0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri_uart0 " "Info: Found entity 1: lpm_bustri_uart0" {  } { { "lpm_bustri_uart0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_bustri_uart0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_oe0-SYN " "Info: Found design unit 1: lpm_constant_oe0-SYN" {  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_constant_oe0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_oe0 " "Info: Found entity 1: lpm_constant_oe0" {  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_constant_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_oe0-SYN " "Info: Found design unit 1: lpm_counter_oe0-SYN" {  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_counter_oe0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_oe0 " "Info: Found entity 1: lpm_counter_oe0" {  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_counter_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_db0-SYN " "Info: Found design unit 1: lpm_dff_db0-SYN" {  } { { "lpm_dff_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_db0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_db0 " "Info: Found entity 1: lpm_dff_db0" {  } { { "lpm_dff_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_db1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_db1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_db1-SYN " "Info: Found design unit 1: lpm_dff_db1-SYN" {  } { { "lpm_dff_db1.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_db1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_db1 " "Info: Found entity 1: lpm_dff_db1" {  } { { "lpm_dff_db1.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_db1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_oe0-SYN " "Info: Found design unit 1: lpm_dff_oe0-SYN" {  } { { "lpm_dff_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_oe0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_oe0 " "Info: Found entity 1: lpm_dff_oe0" {  } { { "lpm_dff_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff_uart0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff_uart0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_uart0-SYN " "Info: Found design unit 1: lpm_dff_uart0-SYN" {  } { { "lpm_dff_uart0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_uart0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_uart0 " "Info: Found entity 1: lpm_dff_uart0" {  } { { "lpm_dff_uart0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_uart0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mult_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult_oe0-SYN " "Info: Found design unit 1: lpm_mult_oe0-SYN" {  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_mult_oe0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_oe0 " "Info: Found entity 1: lpm_mult_oe0" {  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_mult_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_db0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg_db0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_db0-SYN " "Info: Found design unit 1: lpm_shiftreg_db0-SYN" {  } { { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_shiftreg_db0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_db0 " "Info: Found entity 1: lpm_shiftreg_db0" {  } { { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_shiftreg_db0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "odometry.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file odometry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ODOMETRY-A " "Info: Found design unit 1: ODOMETRY-A" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ODOMETRY " "Info: Found entity 1: ODOMETRY" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot_i2c.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file oneshot_i2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot_i2c " "Info: Found entity 1: oneshot_i2c" {  } { { "oneshot_i2c.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/oneshot_i2c.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "optical_encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file optical_encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPTICAL_ENCODER " "Info: Found entity 1: OPTICAL_ENCODER" {  } { { "OPTICAL_ENCODER.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/OPTICAL_ENCODER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posn_vel.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file posn_vel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 POSN_VEL " "Info: Found entity 1: POSN_VEL" {  } { { "POSN_VEL.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/POSN_VEL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_hex.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file quad_hex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QUAD_HEX " "Info: Found entity 1: QUAD_HEX" {  } { { "QUAD_HEX.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUAD_HEX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadrature_decode.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file quadrature_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QUADRATURE_DECODE " "Info: Found entity 1: QUADRATURE_DECODE" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "safety_enable.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file safety_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAFETY_ENABLE " "Info: Found entity 1: SAFETY_ENABLE" {  } { { "SAFETY_ENABLE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SAFETY_ENABLE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Info: Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Info: Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file slcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCD-a " "Info: Found design unit 1: SLCD-a" {  } { { "SLCD.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SLCD.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SLCD " "Info: Found entity 1: SLCD" {  } { { "SLCD.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SLCD.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sonar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SONAR-behavior " "Info: Found design unit 1: SONAR-behavior" {  } { { "SONAR.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SONAR.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SONAR " "Info: Found entity 1: SONAR" {  } { { "SONAR.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SONAR.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Info: Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/TIMER.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Info: Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/TIMER.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Info: Found design unit 1: UART-RTL" {  } { { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Info: Found entity 1: UART" {  } { { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_dcfifo_in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_dcfifo_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_dcfifo_in-SYN " "Info: Found design unit 1: uart_dcfifo_in-SYN" {  } { { "uart_dcfifo_in.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart_dcfifo_in.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_dcfifo_in " "Info: Found entity 1: uart_dcfifo_in" {  } { { "uart_dcfifo_in.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart_dcfifo_in.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_dcfifo_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_dcfifo_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_dcfifo_out-SYN " "Info: Found design unit 1: uart_dcfifo_out-SYN" {  } { { "uart_dcfifo_out.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart_dcfifo_out.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_dcfifo_out " "Info: Found entity 1: uart_dcfifo_out" {  } { { "uart_dcfifo_out.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart_dcfifo_out.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_interface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_INTERFACE " "Info: Found entity 1: UART_INTERFACE" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vel_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vel_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VEL_CONTROL-a " "Info: Found design unit 1: VEL_CONTROL-a" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VEL_CONTROL " "Info: Found entity 1: VEL_CONTROL" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_limiter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_limiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_LIMITER-a " "Info: Found design unit 1: UART_LIMITER-a" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_LIMITER.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART_LIMITER " "Info: Found entity 1: UART_LIMITER" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_LIMITER.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctimer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ctimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTIMER-a " "Info: Found design unit 1: CTIMER-a" {  } { { "CTIMER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/CTIMER.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CTIMER " "Info: Found entity 1: CTIMER" {  } { { "CTIMER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/CTIMER.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2bot " "Info: Elaborating entity \"DE2bot\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLCD SLCD:inst55 " "Info: Elaborating entity \"SLCD\" for hierarchy \"SLCD:inst55\"" {  } { { "DE2bot.bdf" "inst55" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1312 936 1128 1440 "inst55" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC_CLK_GEN ACC_CLK_GEN:inst60 " "Info: Elaborating entity \"ACC_CLK_GEN\" for hierarchy \"ACC_CLK_GEN:inst60\"" {  } { { "DE2bot.bdf" "inst60" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 312 1112 1312 504 "inst60" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "DE2bot.bdf" "inst" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 264 624 888 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altpll0.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altpll0.vhd" 154 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Info: Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altpll0.vhd" 154 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_DECODER IO_DECODER:inst24 " "Info: Elaborating entity \"IO_DECODER\" for hierarchy \"IO_DECODER:inst24\"" {  } { { "DE2bot.bdf" "inst24" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2560 160 408 3056 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst8 " "Info: Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst8\"" {  } { { "DE2bot.bdf" "inst8" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 528 704 896 656 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst8\|altsyncram:MEMORY " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst8\|altsyncram:MEMORY\"" {  } { { "SCOMP.vhd" "MEMORY" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst8\|altsyncram:MEMORY " "Info: Elaborated megafunction instantiation \"SCOMP:inst8\|altsyncram:MEMORY\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst8\|altsyncram:MEMORY " "Info: Instantiated megafunction \"SCOMP:inst8\|altsyncram:MEMORY\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SearchAlgorithm.mif " "Info: Parameter \"init_file\" = \"SearchAlgorithm.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h1u3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h1u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h1u3 " "Info: Found entity 1: altsyncram_h1u3" {  } { { "db/altsyncram_h1u3.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/altsyncram_h1u3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h1u3 SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_h1u3:auto_generated " "Info: Elaborating entity \"altsyncram_h1u3\" for hierarchy \"SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_h1u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "853 2048 853 10 " "Warning: 853 out of 2048 addresses are reinitialized. The latest initialized data will replace the existing data. There are 853 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" 13 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" 14 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Warning: Memory Initialization File address 2 is reinitialized" {  } { { "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" 15 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Warning: Memory Initialization File address 3 is reinitialized" {  } { { "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" 16 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Warning: Memory Initialization File address 4 is reinitialized" {  } { { "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" 17 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Warning: Memory Initialization File address 5 is reinitialized" {  } { { "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" 18 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Warning: Memory Initialization File address 6 is reinitialized" {  } { { "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" 19 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Warning: Memory Initialization File address 7 is reinitialized" {  } { { "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" 20 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Warning: Memory Initialization File address 8 is reinitialized" {  } { { "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" 21 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Warning: Memory Initialization File address 9 is reinitialized" {  } { { "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" 22 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SearchAlgorithm.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst8\|LPM_CLSHIFT:SHIFTER " "Info: Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\"" {  } { { "SCOMP.vhd" "SHIFTER" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst8\|LPM_CLSHIFT:SHIFTER " "Info: Elaborated megafunction instantiation \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 105 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst8\|LPM_CLSHIFT:SHIFTER " "Info: Instantiated megafunction \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Info: Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE ARITHMETIC " "Info: Parameter \"LPM_SHIFTTYPE\" = \"ARITHMETIC\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 105 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_fuc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_fuc " "Info: Found entity 1: lpm_clshift_fuc" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/lpm_clshift_fuc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_fuc SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_fuc:auto_generated " "Info: Elaborating entity \"lpm_clshift_fuc\" for hierarchy \"SCOMP:inst8\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_fuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst8\|LPM_BUSTRI:IO_BUS " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst8\|LPM_BUSTRI:IO_BUS\"" {  } { { "SCOMP.vhd" "IO_BUS" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst8\|LPM_BUSTRI:IO_BUS " "Info: Elaborated megafunction instantiation \"SCOMP:inst8\|LPM_BUSTRI:IO_BUS\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 119 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst8\|LPM_BUSTRI:IO_BUS " "Info: Instantiated megafunction \"SCOMP:inst8\|LPM_BUSTRI:IO_BUS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 119 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst5 " "Info: Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst5\"" {  } { { "DE2bot.bdf" "inst5" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 680 288 464 776 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAFETY_ENABLE SAFETY_ENABLE:inst4 " "Info: Elaborating entity \"SAFETY_ENABLE\" for hierarchy \"SAFETY_ENABLE:inst4\"" {  } { { "DE2bot.bdf" "inst4" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2568 872 1000 2664 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst20 " "Info: Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst20\"" {  } { { "DE2bot.bdf" "inst20" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 976 272 456 1104 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_INTERFACE I2C_INTERFACE:inst16 " "Info: Elaborating entity \"I2C_INTERFACE\" for hierarchy \"I2C_INTERFACE:inst16\"" {  } { { "DE2bot.bdf" "inst16" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1784 112 312 1944 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master I2C_INTERFACE:inst16\|i2c_master:inst " "Info: Elaborating entity \"i2c_master\" for hierarchy \"I2C_INTERFACE:inst16\|i2c_master:inst\"" {  } { { "I2C_INTERFACE.bdf" "inst" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 120 552 728 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl I2C_INTERFACE:inst16\|i2c_ctrl:inst14 " "Info: Elaborating entity \"i2c_ctrl\" for hierarchy \"I2C_INTERFACE:inst16\|i2c_ctrl:inst14\"" {  } { { "I2C_INTERFACE.bdf" "inst14" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { -72 536 744 120 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPTICAL_ENCODER OPTICAL_ENCODER:inst22 " "Info: Elaborating entity \"OPTICAL_ENCODER\" for hierarchy \"OPTICAL_ENCODER:inst22\"" {  } { { "DE2bot.bdf" "inst22" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1248 144 360 1472 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POSN_VEL OPTICAL_ENCODER:inst22\|POSN_VEL:inst " "Info: Elaborating entity \"POSN_VEL\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\"" {  } { { "OPTICAL_ENCODER.bdf" "inst" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/OPTICAL_ENCODER.bdf" { { 248 -336 -96 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16 " "Info: Elaborating entity \"lpm_add_sub_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\"" {  } { { "POSN_VEL.bdf" "inst16" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/POSN_VEL.bdf" { { 608 440 600 704 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub_oe0.vhd" "lpm_add_sub_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_add_sub_oe0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_add_sub_oe0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_add_sub_oe0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nfh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_nfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nfh " "Info: Found entity 1: add_sub_nfh" {  } { { "db/add_sub_nfh.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/add_sub_nfh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nfh OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\|add_sub_nfh:auto_generated " "Info: Elaborating entity \"add_sub_nfh\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_add_sub_oe0:inst16\|lpm_add_sub:lpm_add_sub_component\|add_sub_nfh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12 " "Info: Elaborating entity \"lpm_dff_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\"" {  } { { "POSN_VEL.bdf" "inst12" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/POSN_VEL.bdf" { { 632 32 176 728 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_oe0.vhd" "lpm_ff_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_oe0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_oe0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_oe0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2 " "Info: Elaborating entity \"lpm_counter_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\"" {  } { { "POSN_VEL.bdf" "inst2" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/POSN_VEL.bdf" { { 96 456 600 192 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter_oe0.vhd" "lpm_counter_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_counter_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_counter_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Info: Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_counter_oe0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrg " "Info: Found entity 1: cntr_mrg" {  } { { "db/cntr_mrg.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cntr_mrg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrg OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated " "Info: Elaborating entity \"cntr_mrg\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QUADRATURE_DECODE OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst " "Info: Elaborating entity \"QUADRATURE_DECODE\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\"" {  } { { "POSN_VEL.bdf" "inst" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/POSN_VEL.bdf" { { 96 104 240 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult_oe0 OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18 " "Info: Elaborating entity \"lpm_mult_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\"" {  } { { "POSN_VEL.bdf" "inst18" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/POSN_VEL.bdf" { { 360 736 904 456 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_oe0.vhd" "lpm_mult_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_mult_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_mult_oe0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 27 " "Info: Parameter \"lpm_widtha\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 5 " "Info: Parameter \"lpm_widthb\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Info: Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mult_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_mult_oe0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j2n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_j2n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j2n " "Info: Found entity 1: mult_j2n" {  } { { "db/mult_j2n.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/mult_j2n.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_j2n OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\|mult_j2n:auto_generated " "Info: Elaborating entity \"mult_j2n\" for hierarchy \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_mult_oe0:inst18\|lpm_mult:lpm_mult_component\|mult_j2n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_oe0 OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8 " "Info: Elaborating entity \"lpm_constant_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\"" {  } { { "OPTICAL_ENCODER.bdf" "inst8" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/OPTICAL_ENCODER.bdf" { { 352 -648 -536 400 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant_oe0.vhd" "lpm_constant_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_constant_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_constant_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|lpm_constant_oe0:inst8\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 10 " "Info: Parameter \"lpm_cvalue\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_constant_oe0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri_oe0 OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4 " "Info: Elaborating entity \"lpm_bustri_oe0\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\"" {  } { { "OPTICAL_ENCODER.bdf" "inst4" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/OPTICAL_ENCODER.bdf" { { 568 -144 -48 608 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component\"" {  } { { "lpm_bustri_oe0.vhd" "lpm_bustri_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component\"" {  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component " "Info: Instantiated megafunction \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst4\|LPM_BUSTRI:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri_oe0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ODOMETRY ODOMETRY:inst53 " "Info: Elaborating entity \"ODOMETRY\" for hierarchy \"ODOMETRY:inst53\"" {  } { { "DE2bot.bdf" "inst53" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1784 968 1192 1976 "inst53" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ODOMETRY:inst53\|altsyncram:SIN_LUT " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ODOMETRY:inst53\|altsyncram:SIN_LUT\"" {  } { { "ODOMETRY.vhd" "SIN_LUT" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|altsyncram:SIN_LUT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|altsyncram:SIN_LUT\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|altsyncram:SIN_LUT " "Info: Instantiated megafunction \"ODOMETRY:inst53\|altsyncram:SIN_LUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SIN_table.mif " "Info: Parameter \"init_file\" = \"SIN_table.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06l3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_06l3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06l3 " "Info: Found entity 1: altsyncram_06l3" {  } { { "db/altsyncram_06l3.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/altsyncram_06l3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06l3 ODOMETRY:inst53\|altsyncram:SIN_LUT\|altsyncram_06l3:auto_generated " "Info: Elaborating entity \"altsyncram_06l3\" for hierarchy \"ODOMETRY:inst53\|altsyncram:SIN_LUT\|altsyncram_06l3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ODOMETRY:inst53\|altsyncram:COS_LUT " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ODOMETRY:inst53\|altsyncram:COS_LUT\"" {  } { { "ODOMETRY.vhd" "COS_LUT" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|altsyncram:COS_LUT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|altsyncram:COS_LUT\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|altsyncram:COS_LUT " "Info: Instantiated megafunction \"ODOMETRY:inst53\|altsyncram:COS_LUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file COS_table.mif " "Info: Parameter \"init_file\" = \"COS_table.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5l3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r5l3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5l3 " "Info: Found entity 1: altsyncram_r5l3" {  } { { "db/altsyncram_r5l3.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/altsyncram_r5l3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5l3 ODOMETRY:inst53\|altsyncram:COS_LUT\|altsyncram_r5l3:auto_generated " "Info: Elaborating entity \"altsyncram_r5l3\" for hierarchy \"ODOMETRY:inst53\|altsyncram:COS_LUT\|altsyncram_r5l3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ODOMETRY:inst53\|lpm_mult:MULTIPLIERX " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\"" {  } { { "ODOMETRY.vhd" "MULTIPLIERX" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERX " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERX " "Info: Instantiated megafunction \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Info: Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Info: Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h3o.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_h3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h3o " "Info: Found entity 1: mult_h3o" {  } { { "db/mult_h3o.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/mult_h3o.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_h3o ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\|mult_h3o:auto_generated " "Info: Elaborating entity \"mult_h3o\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERX\|mult_h3o:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "ODOMETRY.vhd" "MULTIPLIERT" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Instantiated megafunction \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Info: Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Info: Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Info: Parameter \"LPM_HINT\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core " "Info: Elaborating entity \"multcore\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder " "Info: Elaborating entity \"mpar_add\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ch " "Info: Found entity 1: add_sub_5ch" {  } { { "db/add_sub_5ch.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/add_sub_5ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ch ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_5ch:auto_generated " "Info: Elaborating entity \"add_sub_5ch\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_5ch:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Info: Elaborating entity \"mpar_add\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ch " "Info: Found entity 1: add_sub_9ch" {  } { { "db/add_sub_9ch.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/add_sub_9ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ch ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_9ch:auto_generated " "Info: Elaborating entity \"add_sub_9ch\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_9ch:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|altshift:external_latency_ffs ODOMETRY:inst53\|lpm_mult:MULTIPLIERT " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ODOMETRY:inst53\|lpm_mult:MULTIPLIERT\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_INTERFACE UART_INTERFACE:inst1 " "Info: Elaborating entity \"UART_INTERFACE\" for hierarchy \"UART_INTERFACE:inst1\"" {  } { { "DE2bot.bdf" "inst1" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2328 160 376 2520 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_INTERFACE:inst1\|UART:inst2 " "Info: Elaborating entity \"UART\" for hierarchy \"UART_INTERFACE:inst1\|UART:inst2\"" {  } { { "UART_INTERFACE.bdf" "inst2" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { { 264 400 720 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_dcfifo_in UART_INTERFACE:inst1\|uart_dcfifo_in:inst8 " "Info: Elaborating entity \"uart_dcfifo_in\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\"" {  } { { "UART_INTERFACE.bdf" "inst8" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { { 232 64 224 400 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\"" {  } { { "uart_dcfifo_in.vhd" "dcfifo_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart_dcfifo_in.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\"" {  } { { "uart_dcfifo_in.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart_dcfifo_in.vhd" 100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Info: Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Info: Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "uart_dcfifo_in.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart_dcfifo_in.vhd" 100 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qtl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_qtl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qtl1 " "Info: Found entity 1: dcfifo_qtl1" {  } { { "db/dcfifo_qtl1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qtl1 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated " "Info: Elaborating entity \"dcfifo_qtl1\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_c86.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_c86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_c86 " "Info: Found entity 1: a_graycounter_c86" {  } { { "db/a_graycounter_c86.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_c86.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_c86 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_c86:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_c86\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_c86:rdptr_g1p\"" {  } { { "db/dcfifo_qtl1.tdf" "rdptr_g1p" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3fc " "Info: Found entity 1: a_graycounter_3fc" {  } { { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_3fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3fc UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_3fc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_3fc\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_3fc:wrptr_g1p\"" {  } { { "db/dcfifo_qtl1.tdf" "wrptr_g1p" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_2fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2fc " "Info: Found entity 1: a_graycounter_2fc" {  } { { "db/a_graycounter_2fc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_2fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2fc UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_2fc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_2fc\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|a_graycounter_2fc:wrptr_gp\"" {  } { { "db/dcfifo_qtl1.tdf" "wrptr_gp" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7hu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hu " "Info: Found entity 1: altsyncram_7hu" {  } { { "db/altsyncram_7hu.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/altsyncram_7hu.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hu UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_7hu:fifo_ram " "Info: Elaborating entity \"altsyncram_7hu\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_7hu:fifo_ram\"" {  } { { "db/dcfifo_qtl1.tdf" "fifo_ram" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info: Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|dffpipe_ngh:rdaclr " "Info: Elaborating entity \"dffpipe_ngh\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_qtl1.tdf" "rdaclr" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fcb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fcb " "Info: Found entity 1: alt_synch_pipe_fcb" {  } { { "db/alt_synch_pipe_fcb.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/alt_synch_pipe_fcb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fcb UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_fcb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_fcb\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_fcb:rs_dgwp\"" {  } { { "db/dcfifo_qtl1.tdf" "rs_dgwp" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Info: Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_fcb:rs_dgwp\|dffpipe_dd9:dffpipe16 " "Info: Elaborating entity \"dffpipe_dd9\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_fcb:rs_dgwp\|dffpipe_dd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_fcb.tdf" "dffpipe16" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/alt_synch_pipe_fcb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jc8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jc8 " "Info: Found entity 1: alt_synch_pipe_jc8" {  } { { "db/alt_synch_pipe_jc8.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/alt_synch_pipe_jc8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jc8 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_jc8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_jc8\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_jc8:ws_dgrp\"" {  } { { "db/dcfifo_qtl1.tdf" "ws_dgrp" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Info: Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_jc8:ws_dgrp\|dffpipe_ed9:dffpipe19 " "Info: Elaborating entity \"dffpipe_ed9\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|alt_synch_pipe_jc8:ws_dgrp\|dffpipe_ed9:dffpipe19\"" {  } { { "db/alt_synch_pipe_jc8.tdf" "dffpipe19" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/alt_synch_pipe_jc8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_n16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n16 " "Info: Found entity 1: cmpr_n16" {  } { { "db/cmpr_n16.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cmpr_n16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n16 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|cmpr_n16:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_n16\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|cmpr_n16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_qtl1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_m16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_m16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_m16 " "Info: Found entity 1: cmpr_m16" {  } { { "db/cmpr_m16.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cmpr_m16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_m16 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|cmpr_m16:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_m16\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|cmpr_m16:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_qtl1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Info: Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/mux_1u7.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_1u7\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_qtl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 90 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_LIMITER UART_INTERFACE:inst1\|UART_LIMITER:inst11 " "Info: Elaborating entity \"UART_LIMITER\" for hierarchy \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\"" {  } { { "UART_INTERFACE.bdf" "inst11" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { { 440 136 280 536 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_dcfifo_out UART_INTERFACE:inst1\|uart_dcfifo_out:inst14 " "Info: Elaborating entity \"uart_dcfifo_out\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\"" {  } { { "UART_INTERFACE.bdf" "inst14" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { { 248 928 1088 432 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\"" {  } { { "uart_dcfifo_out.vhd" "dcfifo_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart_dcfifo_out.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\"" {  } { { "uart_dcfifo_out.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart_dcfifo_out.vhd" 100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "uart_dcfifo_out.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart_dcfifo_out.vhd" 100 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_31m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_31m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_31m1 " "Info: Found entity 1: dcfifo_31m1" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_31m1 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated " "Info: Elaborating entity \"dcfifo_31m1\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_acb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_acb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_acb " "Info: Found entity 1: a_gray2bin_acb" {  } { { "db/a_gray2bin_acb.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_gray2bin_acb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_acb UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_gray2bin_acb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_acb\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_gray2bin_acb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_31m1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_e86.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_e86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_e86 " "Info: Found entity 1: a_graycounter_e86" {  } { { "db/a_graycounter_e86.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_e86.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_e86 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_e86:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_e86\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_e86:rdptr_g1p\"" {  } { { "db/dcfifo_31m1.tdf" "rdptr_g1p" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_5fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5fc " "Info: Found entity 1: a_graycounter_5fc" {  } { { "db/a_graycounter_5fc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_5fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5fc UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_5fc\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_5fc:wrptr_g1p\"" {  } { { "db/dcfifo_31m1.tdf" "wrptr_g1p" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_4fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4fc " "Info: Found entity 1: a_graycounter_4fc" {  } { { "db/a_graycounter_4fc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_4fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4fc UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_4fc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_4fc\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|a_graycounter_4fc:wrptr_gp\"" {  } { { "db/dcfifo_31m1.tdf" "wrptr_gp" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bhu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bhu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bhu " "Info: Found entity 1: altsyncram_bhu" {  } { { "db/altsyncram_bhu.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/altsyncram_bhu.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bhu UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|altsyncram_bhu:fifo_ram " "Info: Elaborating entity \"altsyncram_bhu\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|altsyncram_bhu:fifo_ram\"" {  } { { "db/dcfifo_31m1.tdf" "fifo_ram" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_adc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_adc " "Info: Found entity 1: dffpipe_adc" {  } { { "db/dffpipe_adc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dffpipe_adc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_adc UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_brp " "Info: Elaborating entity \"dffpipe_adc\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_brp\"" {  } { { "db/dcfifo_31m1.tdf" "rs_brp" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hcb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hcb " "Info: Found entity 1: alt_synch_pipe_hcb" {  } { { "db/alt_synch_pipe_hcb.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/alt_synch_pipe_hcb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hcb UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_hcb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_hcb\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_hcb:rs_dgwp\"" {  } { { "db/dcfifo_31m1.tdf" "rs_dgwp" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Info: Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_hcb:rs_dgwp\|dffpipe_fd9:dffpipe16 " "Info: Elaborating entity \"dffpipe_fd9\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_hcb:rs_dgwp\|dffpipe_fd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_hcb.tdf" "dffpipe16" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/alt_synch_pipe_hcb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lc8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lc8 " "Info: Found entity 1: alt_synch_pipe_lc8" {  } { { "db/alt_synch_pipe_lc8.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/alt_synch_pipe_lc8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lc8 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_lc8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_lc8\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_lc8:ws_dgrp\"" {  } { { "db/dcfifo_31m1.tdf" "ws_dgrp" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 89 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Info: Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_lc8:ws_dgrp\|dffpipe_gd9:dffpipe19 " "Info: Elaborating entity \"dffpipe_gd9\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|alt_synch_pipe_lc8:ws_dgrp\|dffpipe_gd9:dffpipe19\"" {  } { { "db/alt_synch_pipe_lc8.tdf" "dffpipe19" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/alt_synch_pipe_lc8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Info: Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cmpr_o16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_o16\" for hierarchy \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_31m1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 93 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri_uart0 UART_INTERFACE:inst1\|lpm_bustri_uart0:inst " "Info: Elaborating entity \"lpm_bustri_uart0\" for hierarchy \"UART_INTERFACE:inst1\|lpm_bustri_uart0:inst\"" {  } { { "UART_INTERFACE.bdf" "inst" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { { -24 920 1024 16 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_uart0 UART_INTERFACE:inst1\|lpm_dff_uart0:inst4 " "Info: Elaborating entity \"lpm_dff_uart0\" for hierarchy \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\"" {  } { { "UART_INTERFACE.bdf" "inst4" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { { -48 768 912 32 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_uart0.vhd" "lpm_ff_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_uart0.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_uart0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_uart0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff_uart0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_uart0.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst11 " "Info: Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst11\"" {  } { { "DE2bot.bdf" "inst11" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 80 624 864 256 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst11\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll1:inst11\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "altpll_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altpll1.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:inst11\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll1:inst11\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altpll1.vhd" 137 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:inst11\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll1:inst11\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 11 " "Info: Parameter \"clk0_divide_by\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Info: Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 9 " "Info: Parameter \"clk1_divide_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Info: Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll1.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altpll1.vhd" 137 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SONAR SONAR:inst54 " "Info: Elaborating entity \"SONAR\" for hierarchy \"SONAR:inst54\"" {  } { { "DE2bot.bdf" "inst54" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1520 944 1152 1680 "inst54" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VEL_CONTROL VEL_CONTROL:inst51 " "Info: Elaborating entity \"VEL_CONTROL\" for hierarchy \"VEL_CONTROL:inst51\"" {  } { { "DE2bot.bdf" "inst51" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2096 880 1128 2304 "inst51" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter VEL_CONTROL:inst51\|lpm_counter:counter " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"VEL_CONTROL:inst51\|lpm_counter:counter\"" {  } { { "VEL_CONTROL.vhd" "counter" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_counter:counter " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_counter:counter\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_counter:counter " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gkj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gkj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gkj " "Info: Found entity 1: cntr_gkj" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cntr_gkj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gkj VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated " "Info: Elaborating entity \"cntr_gkj\" for hierarchy \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE VEL_CONTROL:inst51\|LPM_COMPARE:compare " "Info: Elaborating entity \"LPM_COMPARE\" for hierarchy \"VEL_CONTROL:inst51\|LPM_COMPARE:compare\"" {  } { { "VEL_CONTROL.vhd" "compare" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|LPM_COMPARE:compare " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|LPM_COMPARE:compare\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|LPM_COMPARE:compare " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|LPM_COMPARE:compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 67 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a2i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_a2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a2i " "Info: Found entity 1: cmpr_a2i" {  } { { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cmpr_a2i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a2i VEL_CONTROL:inst51\|LPM_COMPARE:compare\|cmpr_a2i:auto_generated " "Info: Elaborating entity \"cmpr_a2i\" for hierarchy \"VEL_CONTROL:inst51\|LPM_COMPARE:compare\|cmpr_a2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTIMER CTIMER:inst21 " "Info: Elaborating entity \"CTIMER\" for hierarchy \"CTIMER:inst21\"" {  } { { "DE2bot.bdf" "inst21" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 664 936 1088 792 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_BEEP DAC_BEEP:inst45 " "Info: Elaborating entity \"DAC_BEEP\" for hierarchy \"DAC_BEEP:inst45\"" {  } { { "DE2bot.bdf" "inst45" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2104 176 352 2232 "inst45" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst36 " "Warning: Primitive \"AND2\" of instance \"inst36\" not used" {  } { { "DAC_BEEP.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DAC_BEEP.bdf" { { 696 488 552 744 "inst36" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg_db0 DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6 " "Info: Elaborating entity \"lpm_shiftreg_db0\" for hierarchy \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\"" {  } { { "DAC_BEEP.bdf" "inst6" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DAC_BEEP.bdf" { { 760 944 1088 872 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg_db0.vhd" "lpm_shiftreg_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_shiftreg_db0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_shiftreg_db0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_shiftreg_db0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_db0 DAC_BEEP:inst45\|altsyncram_db0:inst8 " "Info: Elaborating entity \"altsyncram_db0\" for hierarchy \"DAC_BEEP:inst45\|altsyncram_db0:inst8\"" {  } { { "DAC_BEEP.bdf" "inst8" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DAC_BEEP.bdf" { { 592 848 1104 704 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\"" {  } { { "altsyncram_db0.vhd" "altsyncram_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altsyncram_db0.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\"" {  } { { "altsyncram_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altsyncram_db0.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOUND.mif " "Info: Parameter \"init_file\" = \"SOUND.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altsyncram_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altsyncram_db0.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_koa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koa1 " "Info: Found entity 1: altsyncram_koa1" {  } { { "db/altsyncram_koa1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/altsyncram_koa1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koa1 DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated " "Info: Elaborating entity \"altsyncram_koa1\" for hierarchy \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_db0 DAC_BEEP:inst45\|lpm_dff_db0:inst2 " "Info: Elaborating entity \"lpm_dff_db0\" for hierarchy \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\"" {  } { { "DAC_BEEP.bdf" "inst2" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DAC_BEEP.bdf" { { 568 664 808 664 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_db0.vhd" "lpm_ff_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_db0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_db0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_db0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_db1 DAC_BEEP:inst45\|lpm_dff_db1:inst10 " "Info: Elaborating entity \"lpm_dff_db1\" for hierarchy \"DAC_BEEP:inst45\|lpm_dff_db1:inst10\"" {  } { { "DAC_BEEP.bdf" "inst10" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DAC_BEEP.bdf" { { 360 552 696 456 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_db1.vhd" "lpm_ff_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_db1.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff_db1.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_db1.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"DAC_BEEP:inst45\|lpm_dff_db1:inst10\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff_db1.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_dff_db1.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub_db0 DAC_BEEP:inst45\|lpm_add_sub_db0:inst3 " "Info: Elaborating entity \"lpm_add_sub_db0\" for hierarchy \"DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\"" {  } { { "DAC_BEEP.bdf" "inst3" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DAC_BEEP.bdf" { { 456 848 1008 552 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub_db0.vhd" "lpm_add_sub_component" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_add_sub_db0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_add_sub_db0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_add_sub_db0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Info: Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dkh DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component\|add_sub_dkh:auto_generated " "Info: Elaborating entity \"add_sub_dkh\" for hierarchy \"DAC_BEEP:inst45\|lpm_add_sub_db0:inst3\|lpm_add_sub:lpm_add_sub_component\|add_sub_dkh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot_i2c oneshot_i2c:inst18 " "Info: Elaborating entity \"oneshot_i2c\" for hierarchy \"oneshot_i2c:inst18\"" {  } { { "DE2bot.bdf" "inst18" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1976 176 304 2072 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_oneshot_ctrl oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3 " "Info: Elaborating entity \"i2c_oneshot_ctrl\" for hierarchy \"oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\"" {  } { { "oneshot_i2c.bdf" "inst3" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/oneshot_i2c.bdf" { { 16 560 720 112 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QUAD_HEX QUAD_HEX:inst57 " "Info: Elaborating entity \"QUAD_HEX\" for hierarchy \"QUAD_HEX:inst57\"" {  } { { "DE2bot.bdf" "inst57" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1152 936 1120 1280 "inst57" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP QUAD_HEX:inst57\|HEX_DISP:inst27 " "Info: Elaborating entity \"HEX_DISP\" for hierarchy \"QUAD_HEX:inst57\|HEX_DISP:inst27\"" {  } { { "QUAD_HEX.bdf" "inst27" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUAD_HEX.bdf" { { 472 544 736 600 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDS LEDS:inst59 " "Info: Elaborating entity \"LEDS\" for hierarchy \"LEDS:inst59\"" {  } { { "DE2bot.bdf" "inst59" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 904 936 1120 1000 "inst59" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "88 " "Info: Ignored 88 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "88 " "Info: Ignored 88 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Info: Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst51\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst51\|Mult0\"" {  } { { "VEL_CONTROL.vhd" "Mult0" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 197 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst52\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst52\|Mult0\"" {  } { { "VEL_CONTROL.vhd" "Mult0" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 197 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst51\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst51\|Mult1\"" {  } { { "VEL_CONTROL.vhd" "Mult1" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 199 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst52\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst52\|Mult1\"" {  } { { "VEL_CONTROL.vhd" "Mult1" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 199 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst51\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst51\|Mult2\"" {  } { { "VEL_CONTROL.vhd" "Mult2" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst52\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst52\|Mult2\"" {  } { { "VEL_CONTROL.vhd" "Mult2" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ODOMETRY:inst53\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ODOMETRY:inst53\|Mod0\"" {  } { { "ODOMETRY.vhd" "Mod0" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 193 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst51\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst51\|Mult3\"" {  } { { "VEL_CONTROL.vhd" "Mult3" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VEL_CONTROL:inst52\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VEL_CONTROL:inst52\|Mult3\"" {  } { { "VEL_CONTROL.vhd" "Mult3" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_mult:Mult0\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 197 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Info: Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Info: Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Info: Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 197 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m3t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_m3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m3t " "Info: Found entity 1: mult_m3t" {  } { { "db/mult_m3t.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/mult_m3t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_mult:Mult1\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 199 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Info: Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Info: Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Info: Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 199 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_45t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_45t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_45t " "Info: Found entity 1: mult_45t" {  } { { "db/mult_45t.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/mult_45t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_mult:Mult2\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Info: Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Info: Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q3t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_q3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q3t " "Info: Found entity 1: mult_q3t" {  } { { "db/mult_q3t.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/mult_q3t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOMETRY:inst53\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"ODOMETRY:inst53\|lpm_divide:Mod0\"" {  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 193 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOMETRY:inst53\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"ODOMETRY:inst53\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info: Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Info: Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ODOMETRY.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/ODOMETRY.vhd" 193 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ulo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ulo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ulo " "Info: Found entity 1: lpm_divide_ulo" {  } { { "db/lpm_divide_ulo.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/lpm_divide_ulo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Info: Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/abs_divider_8dg.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Info: Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2s9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2s9 " "Info: Found entity 1: lpm_abs_2s9" {  } { { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/lpm_abs_2s9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VEL_CONTROL:inst51\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"VEL_CONTROL:inst51\|lpm_mult:Mult3\"" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VEL_CONTROL:inst51\|lpm_mult:Mult3 " "Info: Instantiated megafunction \"VEL_CONTROL:inst51\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Info: Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Info: Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Info: Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_25t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_25t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_25t " "Info: Found entity 1: mult_25t" {  } { { "db/mult_25t.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/mult_25t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "390 " "Info: Ignored 390 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "390 " "Info: Ignored 390 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\] SLCD:inst55\|data_in\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"SLCD:inst55\|data_in\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\] SLCD:inst55\|data_in\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"SLCD:inst55\|data_in\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\] SLCD:inst55\|data_in\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"SLCD:inst55\|data_in\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\] SLCD:inst55\|data_in\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"SLCD:inst55\|data_in\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\] SLCD:inst55\|data_in\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"SLCD:inst55\|data_in\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\] SLCD:inst55\|data_in\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"SLCD:inst55\|data_in\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\] SLCD:inst55\|data_in\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"SLCD:inst55\|data_in\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\] SLCD:inst55\|data_in\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"SLCD:inst55\|data_in\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\] SLCD:inst55\|data_in\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"SLCD:inst55\|data_in\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\] SLCD:inst55\|data_in\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"SLCD:inst55\|data_in\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\] SLCD:inst55\|data_in\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"SLCD:inst55\|data_in\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\] SLCD:inst55\|data_in\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"SLCD:inst55\|data_in\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\] SLCD:inst55\|data_in\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"SLCD:inst55\|data_in\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\] SLCD:inst55\|data_in\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"SLCD:inst55\|data_in\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\] SLCD:inst55\|data_in\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"SLCD:inst55\|data_in\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\] SLCD:inst55\|data_in\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"SLCD:inst55\|data_in\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\] SLCD:inst55\|data_in\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"SLCD:inst55\|data_in\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\] SLCD:inst55\|data_in\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"SLCD:inst55\|data_in\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\] SLCD:inst55\|data_in\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"SLCD:inst55\|data_in\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\] SLCD:inst55\|data_in\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"SLCD:inst55\|data_in\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\] SLCD:inst55\|data_in\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"SLCD:inst55\|data_in\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\] SLCD:inst55\|data_in\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"SLCD:inst55\|data_in\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\] SLCD:inst55\|data_in\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"SLCD:inst55\|data_in\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\] SLCD:inst55\|data_in\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"SLCD:inst55\|data_in\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\] SLCD:inst55\|data_in\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"SLCD:inst55\|data_in\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\] SLCD:inst55\|data_in\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"SLCD:inst55\|data_in\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\] SLCD:inst55\|data_in\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"SLCD:inst55\|data_in\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\] SLCD:inst55\|data_in\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"SLCD:inst55\|data_in\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\] SLCD:inst55\|data_in\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"SLCD:inst55\|data_in\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\] SLCD:inst55\|data_in\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"SLCD:inst55\|data_in\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\] SLCD:inst55\|data_in\[15\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst22\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"SLCD:inst55\|data_in\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\] SLCD:inst55\|data_in\[15\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"OPTICAL_ENCODER:inst27\|lpm_bustri_oe0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"SLCD:inst55\|data_in\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[0\] SLCD:inst55\|data_in\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[0\]\" to the node \"SLCD:inst55\|data_in\[0\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[1\] SLCD:inst55\|data_in\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[1\]\" to the node \"SLCD:inst55\|data_in\[1\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[2\] SLCD:inst55\|data_in\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[2\]\" to the node \"SLCD:inst55\|data_in\[2\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[3\] SLCD:inst55\|data_in\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[3\]\" to the node \"SLCD:inst55\|data_in\[3\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[4\] SLCD:inst55\|data_in\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[4\]\" to the node \"SLCD:inst55\|data_in\[4\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[5\] SLCD:inst55\|data_in\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[5\]\" to the node \"SLCD:inst55\|data_in\[5\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[6\] SLCD:inst55\|data_in\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[6\]\" to the node \"SLCD:inst55\|data_in\[6\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[7\] SLCD:inst55\|data_in\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[7\]\" to the node \"SLCD:inst55\|data_in\[7\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[8\] SLCD:inst55\|data_in\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[8\]\" to the node \"SLCD:inst55\|data_in\[8\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[9\] SLCD:inst55\|data_in\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[9\]\" to the node \"SLCD:inst55\|data_in\[9\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[10\] SLCD:inst55\|data_in\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[10\]\" to the node \"SLCD:inst55\|data_in\[10\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[11\] SLCD:inst55\|data_in\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[11\]\" to the node \"SLCD:inst55\|data_in\[11\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[12\] SLCD:inst55\|data_in\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[12\]\" to the node \"SLCD:inst55\|data_in\[12\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[13\] SLCD:inst55\|data_in\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[13\]\" to the node \"SLCD:inst55\|data_in\[13\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[14\] SLCD:inst55\|data_in\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[14\]\" to the node \"SLCD:inst55\|data_in\[14\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "I2C_INTERFACE:inst16\|inst1\[15\] SLCD:inst55\|data_in\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"I2C_INTERFACE:inst16\|inst1\[15\]\" to the node \"SLCD:inst55\|data_in\[15\]\" into an OR gate" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 200 -1 0 } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 177 -1 0 } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 46 -1 0 } } { "db/dcfifo_qtl1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 66 2 0 } } { "db/dcfifo_qtl1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_qtl1.tdf" 70 2 0 } } { "i2c_master.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_master.vhd" 57 -1 0 } } { "SONAR.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SONAR.vhd" 103 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_master.vhd" 110 -1 0 } } { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_3fc.tdf" 32 2 0 } } { "i2c_master.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_master.vhd" 42 -1 0 } } { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 72 2 0 } } { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 76 2 0 } } { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_oneshot_ctrl.vhd" 63 -1 0 } } { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_3fc.tdf" 40 2 0 } } { "db/a_graycounter_2fc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_2fc.tdf" 37 2 0 } } { "db/a_graycounter_c86.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_c86.tdf" 37 2 0 } } { "SONAR.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SONAR.vhd" 200 -1 0 } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 134 -1 0 } } { "db/a_graycounter_5fc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_5fc.tdf" 32 2 0 } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 297 -1 0 } } { "db/a_graycounter_5fc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_5fc.tdf" 42 2 0 } } { "db/a_graycounter_4fc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_4fc.tdf" 37 2 0 } } { "db/a_graycounter_e86.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/a_graycounter_e86.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1352 1144 1320 1368 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1320 1144 1320 1336 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PWM_AUDIO GND " "Warning (13410): Pin \"PWM_AUDIO\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2184 416 592 2200 "PWM_AUDIO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[7\] GND " "Warning (13410): Pin \"LAA2\[7\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 368 184 360 384 "LAA2\[7..2\]" "" } { 440 184 360 456 "LAA2\[0\]" "" } { 456 184 360 472 "LAA2\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[6\] GND " "Warning (13410): Pin \"LAA2\[6\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 368 184 360 384 "LAA2\[7..2\]" "" } { 440 184 360 456 "LAA2\[0\]" "" } { 456 184 360 472 "LAA2\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[5\] GND " "Warning (13410): Pin \"LAA2\[5\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 368 184 360 384 "LAA2\[7..2\]" "" } { 440 184 360 456 "LAA2\[0\]" "" } { 456 184 360 472 "LAA2\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[4\] GND " "Warning (13410): Pin \"LAA2\[4\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 368 184 360 384 "LAA2\[7..2\]" "" } { 440 184 360 456 "LAA2\[0\]" "" } { 456 184 360 472 "LAA2\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[3\] GND " "Warning (13410): Pin \"LAA2\[3\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 368 184 360 384 "LAA2\[7..2\]" "" } { 440 184 360 456 "LAA2\[0\]" "" } { 456 184 360 472 "LAA2\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[2\] GND " "Warning (13410): Pin \"LAA2\[2\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 368 184 360 384 "LAA2\[7..2\]" "" } { 440 184 360 456 "LAA2\[0\]" "" } { 456 184 360 472 "LAA2\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[1\] GND " "Warning (13410): Pin \"LAA2\[1\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 368 184 360 384 "LAA2\[7..2\]" "" } { 440 184 360 456 "LAA2\[0\]" "" } { 456 184 360 472 "LAA2\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA2\[0\] GND " "Warning (13410): Pin \"LAA2\[0\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 368 184 360 384 "LAA2\[7..2\]" "" } { 440 184 360 456 "LAA2\[0\]" "" } { 456 184 360 472 "LAA2\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[7\] GND " "Warning (13410): Pin \"LAA3\[7\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 384 184 360 400 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[6\] GND " "Warning (13410): Pin \"LAA3\[6\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 384 184 360 400 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[5\] GND " "Warning (13410): Pin \"LAA3\[5\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 384 184 360 400 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[4\] GND " "Warning (13410): Pin \"LAA3\[4\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 384 184 360 400 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[3\] GND " "Warning (13410): Pin \"LAA3\[3\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 384 184 360 400 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[2\] GND " "Warning (13410): Pin \"LAA3\[2\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 384 184 360 400 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[1\] GND " "Warning (13410): Pin \"LAA3\[1\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 384 184 360 400 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAA3\[0\] GND " "Warning (13410): Pin \"LAA3\[0\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 384 184 360 400 "LAA3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[7\] GND " "Warning (13410): Pin \"LAC2\[7\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 400 184 360 416 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[6\] GND " "Warning (13410): Pin \"LAC2\[6\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 400 184 360 416 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[5\] GND " "Warning (13410): Pin \"LAC2\[5\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 400 184 360 416 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[4\] GND " "Warning (13410): Pin \"LAC2\[4\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 400 184 360 416 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[3\] GND " "Warning (13410): Pin \"LAC2\[3\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 400 184 360 416 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[2\] GND " "Warning (13410): Pin \"LAC2\[2\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 400 184 360 416 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[1\] GND " "Warning (13410): Pin \"LAC2\[1\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 400 184 360 416 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LAC2\[0\] GND " "Warning (13410): Pin \"LAC2\[0\]\" is stuck at GND" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 400 184 360 416 "LAC2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_bit High " "Critical Warning (18010): Register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_bit will power up to High" {  } { { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 134 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|cmd_num\[0\] High " "Critical Warning (18010): Register oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|cmd_num\[0\] will power up to High" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|cmd_num\[3\] High " "Critical Warning (18010): Register oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|cmd_num\[3\] will power up to High" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[1\] High " "Critical Warning (18010): Register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[1\] will power up to High" {  } { { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 297 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[0\] High " "Critical Warning (18010): Register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_filter\[0\] will power up to High" {  } { { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 297 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "173 173 " "Info: 173 registers lost all their fanouts during netlist optimizations. The first 173 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[6\] " "Info: Register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_brp\|dffe15a\[6\] " "Info: Register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_brp\|dffe15a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[30\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[29\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[28\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[27\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[26\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|MOTOR_CMD\[25\] " "Info: Register \"VEL_CONTROL:inst52\|MOTOR_CMD\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[30\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[29\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[28\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[27\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[26\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst51\|MOTOR_CMD\[25\] " "Info: Register \"VEL_CONTROL:inst51\|MOTOR_CMD\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst11\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst10\|lpm_ff:lpm_ff_component\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VEL_CONTROL:inst52\|SH_ACK " "Info: Register \"VEL_CONTROL:inst52\|SH_ACK\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[27\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[28\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[29\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[30\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|XPOS\[31\] " "Info: Register \"ODOMETRY:inst53\|XPOS\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[27\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[28\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[29\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[30\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ODOMETRY:inst53\|YPOS\[31\] " "Info: Register \"ODOMETRY:inst53\|YPOS\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_dff_oe0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5464 " "Info: Implemented 5464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Info: Implemented 45 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "133 " "Info: Implemented 133 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info: Implemented 4 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5158 " "Info: Implemented 5158 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Info: Implemented 80 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info: Implemented 2 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "42 " "Info: Implemented 42 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Info: Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 15:08:04 2016 " "Info: Processing ended: Tue Apr 19 15:08:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Info: Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 15:08:05 2016 " "Info: Processing started: Tue Apr 19 15:08:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2Bot EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2Bot\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst11\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll1:inst11\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst11\|altpll:altpll_component\|_clk0 6 11 0 0 " "Info: Implementing clock multiplication of 6, clock division of 11, and phase shift of 0 degrees (0 ps) for altpll1:inst11\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst11\|altpll:altpll_component\|_clk1 4 9 0 0 " "Info: Implementing clock multiplication of 4, clock division of 9, and phase shift of 0 degrees (0 ps) for altpll1:inst11\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll0:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk0 1 4 0 0 " "Info: Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk1 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk2 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 11851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 11852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 11853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 2765 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 2765 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 2765 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst11\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node altpll1:inst11\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 1087 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst11\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3) " "Info: Automatically promoted node altpll1:inst11\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 1087 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_32Hz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_32Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VEL_CONTROL:inst51\|I_WARN_INT " "Info: Destination node VEL_CONTROL:inst51\|I_WARN_INT" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|I_WARN_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 671 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VEL_CONTROL:inst52\|I_WARN_INT " "Info: Destination node VEL_CONTROL:inst52\|I_WARN_INT" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|I_WARN_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 3426 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 2871 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_170KHz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_170KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SONAR:inst54\|SONAR_INT " "Info: Destination node SONAR:inst54\|SONAR_INT" {  } { { "SONAR.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SONAR.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SONAR:inst54|SONAR_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 1077 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_170KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 2874 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_100Hz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CTIMER:inst21\|INT " "Info: Destination node CTIMER:inst21\|INT" {  } { { "CTIMER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/CTIMER.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTIMER:inst21|INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 394 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 2872 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_10Hz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_10Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst40 " "Info: Destination node inst40" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 200 104 168 248 "inst40" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 3187 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_10Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 2870 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_400KHz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_400KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " "Info: Destination node I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_master.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst16|i2c_master:inst|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 2156 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk " "Info: Destination node oneshot_i2c:inst18\|i2c_master:inst\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_master.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 3317 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 2875 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk  " "Info: Automatically promoted node I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "i2c_master.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_master.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst16|i2c_master:inst|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 2156 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC_CLK_GEN:inst60\|clock_10KHz  " "Info: Automatically promoted node ACC_CLK_GEN:inst60\|clock_10KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt " "Info: Destination node UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_LIMITER.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 1276 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACC_CLK_GEN:inst60|clock_10KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 2873 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst  " "Info: Automatically promoted node OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 1856 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst  " "Info: Automatically promoted node OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 3895 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SONAR:inst54\|LATCH  " "Info: Automatically promoted node SONAR:inst54\|LATCH " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SONAR.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SONAR.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SONAR:inst54|LATCH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 1066 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk  " "Info: Automatically promoted node oneshot_i2c:inst18\|i2c_master:inst\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "i2c_master.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_master.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/" 0 { } { { 0 { 0 ""} 0 3317 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll1:inst11\|altpll:altpll_component\|pll clk\[1\] AUD_XCK " "Warning: PLL \"altpll1:inst11\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "altpll1.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/altpll1.vhd" 137 0 0 } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 80 624 864 256 "inst11" "" } } } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2152 416 592 2168 "AUD_XCK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Info: Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "27.451 ns register register " "Info: Estimated most critical path is register to register delay of 27.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|POSITION_INT\[0\] 1 REG LAB_X47_Y13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X47_Y13; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|POSITION_INT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.393 ns) 1.057 ns VEL_CONTROL:inst52\|Add3~1 2 COMB LAB_X46_Y13 2 " "Info: 2: + IC(0.664 ns) + CELL(0.393 ns) = 1.057 ns; Loc. = LAB_X46_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { VEL_CONTROL:inst52|POSITION_INT[0] VEL_CONTROL:inst52|Add3~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.467 ns VEL_CONTROL:inst52\|Add3~2 3 COMB LAB_X46_Y13 6 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.467 ns; Loc. = LAB_X46_Y13; Fanout = 6; COMB Node = 'VEL_CONTROL:inst52\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add3~1 VEL_CONTROL:inst52|Add3~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 2.469 ns VEL_CONTROL:inst52\|Add4~3 4 COMB LAB_X45_Y13 2 " "Info: 4: + IC(0.588 ns) + CELL(0.414 ns) = 2.469 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { VEL_CONTROL:inst52|Add3~2 VEL_CONTROL:inst52|Add4~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.540 ns VEL_CONTROL:inst52\|Add4~5 5 COMB LAB_X45_Y13 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.540 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~3 VEL_CONTROL:inst52|Add4~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.611 ns VEL_CONTROL:inst52\|Add4~7 6 COMB LAB_X45_Y13 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.611 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~5 VEL_CONTROL:inst52|Add4~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.682 ns VEL_CONTROL:inst52\|Add4~9 7 COMB LAB_X45_Y13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.682 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~7 VEL_CONTROL:inst52|Add4~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.753 ns VEL_CONTROL:inst52\|Add4~11 8 COMB LAB_X45_Y13 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.753 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~9 VEL_CONTROL:inst52|Add4~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.824 ns VEL_CONTROL:inst52\|Add4~13 9 COMB LAB_X45_Y13 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.824 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~11 VEL_CONTROL:inst52|Add4~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.895 ns VEL_CONTROL:inst52\|Add4~15 10 COMB LAB_X45_Y13 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.895 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~13 VEL_CONTROL:inst52|Add4~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.966 ns VEL_CONTROL:inst52\|Add4~17 11 COMB LAB_X45_Y13 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.966 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~15 VEL_CONTROL:inst52|Add4~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.037 ns VEL_CONTROL:inst52\|Add4~19 12 COMB LAB_X45_Y13 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.037 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~17 VEL_CONTROL:inst52|Add4~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.108 ns VEL_CONTROL:inst52\|Add4~21 13 COMB LAB_X45_Y13 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.108 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~19 VEL_CONTROL:inst52|Add4~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.179 ns VEL_CONTROL:inst52\|Add4~23 14 COMB LAB_X45_Y13 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.179 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~21 VEL_CONTROL:inst52|Add4~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.250 ns VEL_CONTROL:inst52\|Add4~25 15 COMB LAB_X45_Y13 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.250 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.321 ns VEL_CONTROL:inst52\|Add4~27 16 COMB LAB_X45_Y13 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.321 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.392 ns VEL_CONTROL:inst52\|Add4~29 17 COMB LAB_X45_Y13 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.392 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.463 ns VEL_CONTROL:inst52\|Add4~31 18 COMB LAB_X45_Y13 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.463 ns; Loc. = LAB_X45_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.624 ns VEL_CONTROL:inst52\|Add4~33 19 COMB LAB_X45_Y12 2 " "Info: 19: + IC(0.090 ns) + CELL(0.071 ns) = 3.624 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.695 ns VEL_CONTROL:inst52\|Add4~35 20 COMB LAB_X45_Y12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.695 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.766 ns VEL_CONTROL:inst52\|Add4~37 21 COMB LAB_X45_Y12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.766 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.837 ns VEL_CONTROL:inst52\|Add4~39 22 COMB LAB_X45_Y12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.837 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.908 ns VEL_CONTROL:inst52\|Add4~41 23 COMB LAB_X45_Y12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.908 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.979 ns VEL_CONTROL:inst52\|Add4~43 24 COMB LAB_X45_Y12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.979 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.050 ns VEL_CONTROL:inst52\|Add4~45 25 COMB LAB_X45_Y12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.050 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.121 ns VEL_CONTROL:inst52\|Add4~47 26 COMB LAB_X45_Y12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.121 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.192 ns VEL_CONTROL:inst52\|Add4~49 27 COMB LAB_X45_Y12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.192 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.602 ns VEL_CONTROL:inst52\|Add4~50 28 COMB LAB_X45_Y12 21 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 4.602 ns; Loc. = LAB_X45_Y12; Fanout = 21; COMB Node = 'VEL_CONTROL:inst52\|Add4~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~50 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.149 ns) 5.357 ns VEL_CONTROL:inst52\|LessThan2~3 29 COMB LAB_X44_Y12 1 " "Info: 29: + IC(0.606 ns) + CELL(0.149 ns) = 5.357 ns; Loc. = LAB_X44_Y12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { VEL_CONTROL:inst52|Add4~50 VEL_CONTROL:inst52|LessThan2~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 5.921 ns VEL_CONTROL:inst52\|LessThan2~4 30 COMB LAB_X44_Y12 1 " "Info: 30: + IC(0.415 ns) + CELL(0.149 ns) = 5.921 ns; Loc. = LAB_X44_Y12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { VEL_CONTROL:inst52|LessThan2~3 VEL_CONTROL:inst52|LessThan2~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 6.486 ns VEL_CONTROL:inst52\|LessThan2~9 31 COMB LAB_X44_Y12 29 " "Info: 31: + IC(0.145 ns) + CELL(0.420 ns) = 6.486 ns; Loc. = LAB_X44_Y12; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52\|LessThan2~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst52|LessThan2~4 VEL_CONTROL:inst52|LessThan2~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.150 ns) 7.543 ns VEL_CONTROL:inst52\|VEL_ERR~31 32 COMB LAB_X45_Y15 2 " "Info: 32: + IC(0.907 ns) + CELL(0.150 ns) = 7.543 ns; Loc. = LAB_X45_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { VEL_CONTROL:inst52|LessThan2~9 VEL_CONTROL:inst52|VEL_ERR~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.414 ns) 8.816 ns VEL_CONTROL:inst52\|Add6~1 33 COMB LAB_X41_Y15 2 " "Info: 33: + IC(0.859 ns) + CELL(0.414 ns) = 8.816 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.887 ns VEL_CONTROL:inst52\|Add6~3 34 COMB LAB_X41_Y15 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 8.887 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.958 ns VEL_CONTROL:inst52\|Add6~5 35 COMB LAB_X41_Y15 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 8.958 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.029 ns VEL_CONTROL:inst52\|Add6~7 36 COMB LAB_X41_Y15 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 9.029 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.100 ns VEL_CONTROL:inst52\|Add6~9 37 COMB LAB_X41_Y15 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 9.100 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.171 ns VEL_CONTROL:inst52\|Add6~11 38 COMB LAB_X41_Y15 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 9.171 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.242 ns VEL_CONTROL:inst52\|Add6~13 39 COMB LAB_X41_Y15 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 9.242 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.313 ns VEL_CONTROL:inst52\|Add6~15 40 COMB LAB_X41_Y15 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 9.313 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.384 ns VEL_CONTROL:inst52\|Add6~17 41 COMB LAB_X41_Y15 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 9.384 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.455 ns VEL_CONTROL:inst52\|Add6~19 42 COMB LAB_X41_Y15 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.455 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.526 ns VEL_CONTROL:inst52\|Add6~21 43 COMB LAB_X41_Y15 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.526 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.597 ns VEL_CONTROL:inst52\|Add6~23 44 COMB LAB_X41_Y15 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.597 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.668 ns VEL_CONTROL:inst52\|Add6~25 45 COMB LAB_X41_Y15 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.668 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.739 ns VEL_CONTROL:inst52\|Add6~27 46 COMB LAB_X41_Y15 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.739 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.810 ns VEL_CONTROL:inst52\|Add6~29 47 COMB LAB_X41_Y15 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.810 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.881 ns VEL_CONTROL:inst52\|Add6~31 48 COMB LAB_X41_Y15 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 9.881 ns; Loc. = LAB_X41_Y15; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 10.042 ns VEL_CONTROL:inst52\|Add6~33 49 COMB LAB_X41_Y14 2 " "Info: 49: + IC(0.090 ns) + CELL(0.071 ns) = 10.042 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.113 ns VEL_CONTROL:inst52\|Add6~35 50 COMB LAB_X41_Y14 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 10.113 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.184 ns VEL_CONTROL:inst52\|Add6~37 51 COMB LAB_X41_Y14 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 10.184 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.255 ns VEL_CONTROL:inst52\|Add6~39 52 COMB LAB_X41_Y14 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 10.255 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.665 ns VEL_CONTROL:inst52\|Add6~40 53 COMB LAB_X41_Y14 3 " "Info: 53: + IC(0.000 ns) + CELL(0.410 ns) = 10.665 ns; Loc. = LAB_X41_Y14; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add6~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~40 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 11.421 ns VEL_CONTROL:inst52\|LessThan5~6 54 COMB LAB_X42_Y14 1 " "Info: 54: + IC(0.606 ns) + CELL(0.150 ns) = 11.421 ns; Loc. = LAB_X42_Y14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan5~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { VEL_CONTROL:inst52|Add6~40 VEL_CONTROL:inst52|LessThan5~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.420 ns) 12.446 ns VEL_CONTROL:inst52\|LessThan5~7 55 COMB LAB_X40_Y14 1 " "Info: 55: + IC(0.605 ns) + CELL(0.420 ns) = 12.446 ns; Loc. = LAB_X40_Y14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan5~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { VEL_CONTROL:inst52|LessThan5~6 VEL_CONTROL:inst52|LessThan5~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 13.011 ns VEL_CONTROL:inst52\|LessThan5~10 56 COMB LAB_X40_Y14 3 " "Info: 56: + IC(0.145 ns) + CELL(0.420 ns) = 13.011 ns; Loc. = LAB_X40_Y14; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|LessThan5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst52|LessThan5~7 VEL_CONTROL:inst52|LessThan5~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 14.068 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~27 57 COMB LAB_X40_Y11 2 " "Info: 57: + IC(0.782 ns) + CELL(0.275 ns) = 14.068 ns; Loc. = LAB_X40_Y11; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { VEL_CONTROL:inst52|LessThan5~10 VEL_CONTROL:inst52|CUM_VEL_ERR~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 14.633 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~28 58 COMB LAB_X40_Y11 25 " "Info: 58: + IC(0.415 ns) + CELL(0.150 ns) = 14.633 ns; Loc. = LAB_X40_Y11; Fanout = 25; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~27 VEL_CONTROL:inst52|CUM_VEL_ERR~28 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(2.663 ns) 18.021 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult1~DATAOUT18 59 COMB DSPMULT_X39_Y12_N0 1 " "Info: 59: + IC(0.725 ns) + CELL(2.663 ns) = 18.021 ns; Loc. = DSPMULT_X39_Y12_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult1~DATAOUT18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~28 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT18 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/mult_q3t.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 18.245 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out2~DATAOUT18 60 COMB DSPOUT_X39_Y12_N2 2 " "Info: 60: + IC(0.000 ns) + CELL(0.224 ns) = 18.245 ns; Loc. = DSPOUT_X39_Y12_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out2~DATAOUT18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT18 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out2~DATAOUT18 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/mult_q3t.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.393 ns) 19.483 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~1 61 COMB LAB_X38_Y13 2 " "Info: 61: + IC(0.845 ns) + CELL(0.393 ns) = 19.483 ns; Loc. = LAB_X38_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out2~DATAOUT18 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.893 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~2 62 COMB LAB_X38_Y13 2 " "Info: 62: + IC(0.000 ns) + CELL(0.410 ns) = 19.893 ns; Loc. = LAB_X38_Y13; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.393 ns) 21.188 ns VEL_CONTROL:inst52\|Add10~35 63 COMB LAB_X38_Y11 2 " "Info: 63: + IC(0.902 ns) + CELL(0.393 ns) = 21.188 ns; Loc. = LAB_X38_Y11; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~2 VEL_CONTROL:inst52|Add10~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.598 ns VEL_CONTROL:inst52\|Add10~36 64 COMB LAB_X38_Y11 2 " "Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 21.598 ns; Loc. = LAB_X38_Y11; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add10~35 VEL_CONTROL:inst52|Add10~36 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 22.600 ns VEL_CONTROL:inst52\|Add11~37 65 COMB LAB_X37_Y11 2 " "Info: 65: + IC(0.588 ns) + CELL(0.414 ns) = 22.600 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { VEL_CONTROL:inst52|Add10~36 VEL_CONTROL:inst52|Add11~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.671 ns VEL_CONTROL:inst52\|Add11~39 66 COMB LAB_X37_Y11 2 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 22.671 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add11~37 VEL_CONTROL:inst52|Add11~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.081 ns VEL_CONTROL:inst52\|Add11~40 67 COMB LAB_X37_Y11 4 " "Info: 67: + IC(0.000 ns) + CELL(0.410 ns) = 23.081 ns; Loc. = LAB_X37_Y11; Fanout = 4; COMB Node = 'VEL_CONTROL:inst52\|Add11~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add11~39 VEL_CONTROL:inst52|Add11~40 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 24.133 ns VEL_CONTROL:inst52\|LessThan8~6 68 COMB LAB_X36_Y13 1 " "Info: 68: + IC(0.902 ns) + CELL(0.150 ns) = 24.133 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan8~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { VEL_CONTROL:inst52|Add11~40 VEL_CONTROL:inst52|LessThan8~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 24.698 ns VEL_CONTROL:inst52\|LessThan8~7 69 COMB LAB_X36_Y13 3 " "Info: 69: + IC(0.415 ns) + CELL(0.150 ns) = 24.698 ns; Loc. = LAB_X36_Y13; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|LessThan8~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst52|LessThan8~6 VEL_CONTROL:inst52|LessThan8~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.438 ns) 25.750 ns VEL_CONTROL:inst52\|LessThan8~14 70 COMB LAB_X36_Y11 1 " "Info: 70: + IC(0.614 ns) + CELL(0.438 ns) = 25.750 ns; Loc. = LAB_X36_Y11; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan8~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { VEL_CONTROL:inst52|LessThan8~7 VEL_CONTROL:inst52|LessThan8~14 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 26.315 ns VEL_CONTROL:inst52\|MOTOR_CMD\[23\]~27 71 COMB LAB_X36_Y11 17 " "Info: 71: + IC(0.415 ns) + CELL(0.150 ns) = 26.315 ns; Loc. = LAB_X36_Y11; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[23\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VEL_CONTROL:inst52|LessThan8~14 VEL_CONTROL:inst52|MOTOR_CMD[23]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 27.367 ns VEL_CONTROL:inst52\|MOTOR_CMD\[16\]~8 72 COMB LAB_X36_Y13 1 " "Info: 72: + IC(0.902 ns) + CELL(0.150 ns) = 27.367 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[16\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { VEL_CONTROL:inst52|MOTOR_CMD[23]~27 VEL_CONTROL:inst52|MOTOR_CMD[16]~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 27.451 ns VEL_CONTROL:inst52\|MOTOR_CMD\[16\] 73 REG LAB_X36_Y13 3 " "Info: 73: + IC(0.000 ns) + CELL(0.084 ns) = 27.451 ns; Loc. = LAB_X36_Y13; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|MOTOR_CMD[16]~8 VEL_CONTROL:inst52|MOTOR_CMD[16] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.226 ns ( 51.82 % ) " "Info: Total cell delay = 14.226 ns ( 51.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.225 ns ( 48.18 % ) " "Info: Total interconnect delay = 13.225 ns ( 48.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.451 ns" { VEL_CONTROL:inst52|POSITION_INT[0] VEL_CONTROL:inst52|Add3~1 VEL_CONTROL:inst52|Add3~2 VEL_CONTROL:inst52|Add4~3 VEL_CONTROL:inst52|Add4~5 VEL_CONTROL:inst52|Add4~7 VEL_CONTROL:inst52|Add4~9 VEL_CONTROL:inst52|Add4~11 VEL_CONTROL:inst52|Add4~13 VEL_CONTROL:inst52|Add4~15 VEL_CONTROL:inst52|Add4~17 VEL_CONTROL:inst52|Add4~19 VEL_CONTROL:inst52|Add4~21 VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~50 VEL_CONTROL:inst52|LessThan2~3 VEL_CONTROL:inst52|LessThan2~4 VEL_CONTROL:inst52|LessThan2~9 VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~40 VEL_CONTROL:inst52|LessThan5~6 VEL_CONTROL:inst52|LessThan5~7 VEL_CONTROL:inst52|LessThan5~10 VEL_CONTROL:inst52|CUM_VEL_ERR~27 VEL_CONTROL:inst52|CUM_VEL_ERR~28 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT18 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out2~DATAOUT18 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~2 VEL_CONTROL:inst52|Add10~35 VEL_CONTROL:inst52|Add10~36 VEL_CONTROL:inst52|Add11~37 VEL_CONTROL:inst52|Add11~39 VEL_CONTROL:inst52|Add11~40 VEL_CONTROL:inst52|LessThan8~6 VEL_CONTROL:inst52|LessThan8~7 VEL_CONTROL:inst52|LessThan8~14 VEL_CONTROL:inst52|MOTOR_CMD[23]~27 VEL_CONTROL:inst52|MOTOR_CMD[16]~8 VEL_CONTROL:inst52|MOTOR_CMD[16] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 28% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Info: Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 15:09:02 2016 " "Info: Processing ended: Tue Apr 19 15:09:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Info: Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Info: Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 15:09:02 2016 " "Info: Processing started: Tue Apr 19 15:09:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 15:09:06 2016 " "Info: Processing ended: Tue Apr 19 15:09:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 15:09:07 2016 " "Info: Processing started: Tue Apr 19 15:09:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 744 -32 136 760 "SW\[15..0\]" "" } { 392 -160 8 408 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 384 8 63 400 "SW\[17..16\]" "" } { 896 -56 125 912 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 712 192 288 728 "SW\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_DACLR " "Info: Assuming node \"AUD_DACLR\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2176 0 168 2192 "AUD_DACLR" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_BCLK " "Info: Assuming node \"AUD_BCLK\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2192 0 168 2208 "AUD_BCLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "80 " "Warning: Found 80 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1352 760 824 1400 "inst68" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"oneshot_i2c:inst18\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_master.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "oneshot_i2c:inst18\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bc " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bc\" as buffer" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_LIMITER.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bc" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt\" as buffer" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_LIMITER.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_int " "Info: Detected gated clock \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_int\" as buffer" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_LIMITER.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_int" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst5 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst5\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { { -24 424 488 24 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal8 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal8\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 67 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst13 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst13\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 24 304 368 72 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25~0 " "Info: Detected gated clock \"inst25~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25~1 " "Info: Detected gated clock \"inst25~1\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTIMER:inst21\|INT " "Info: Detected ripple clock \"CTIMER:inst21\|INT\" as buffer" {  } { { "CTIMER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/CTIMER.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTIMER:inst21\|INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst52\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst52\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst51\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst51\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SONAR:inst54\|SONAR_INT " "Info: Detected ripple clock \"SONAR:inst54\|SONAR_INT\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SONAR.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|SONAR_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst20 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst20\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { { 144 784 848 192 "inst20" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst12 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst12\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { -40 304 368 8 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2224 1280 1344 2272 "inst15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_32Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_32Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_32Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_12500KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_12500KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_12500KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst6 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst6\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 88 304 368 136 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_master.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\" as buffer" {  } { { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 320 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_100Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_100Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_400KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_400KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_400KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal8~3 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal8~3\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 67 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal8~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal8~4 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal8~4\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 67 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal8~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77~0 " "Info: Detected gated clock \"inst77~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 688 112 176 736 "inst77" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 76 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dcfifo_31m1.tdf" 72 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 61 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SCOMP:inst8\|Selector17~0 " "Info: Detected gated clock \"SCOMP:inst8\|Selector17~0\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 148 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|Selector17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal21~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal21~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 81 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal21~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal12~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal12~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal8~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal8~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 67 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal8~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 816 128 192 864 "inst76" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal19~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal19~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|inst80~0 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|inst80~0\" as buffer" {  } { { "OPTICAL_ENCODER.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/OPTICAL_ENCODER.bdf" { { 736 -392 -328 784 "inst80" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|inst80~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst6 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst6\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76~0 " "Info: Detected gated clock \"inst76~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 816 128 192 864 "inst76" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_IN " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_IN\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 57 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_IN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_OUT2 " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_OUT2\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 57 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal13~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal13~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal17~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal17~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 76 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal11~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal11~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|LATCH " "Info: Detected gated clock \"SONAR:inst54\|LATCH\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SONAR.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_170KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_170KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_170KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 62.23 ns " "Info: Slack time is 62.23 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "176.34 MHz 5.671 ns " "Info: Fmax is 176.34 MHz (period= 5.671 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.687 ns + Largest register register " "Info: + Largest register to register requirement is 67.687 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.636 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 150 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 3 REG LCFF_X23_Y16_N15 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X23_Y16_N15; Fanout = 3; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.636 ns - Longest register " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 150 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 3 REG LCFF_X23_Y16_N15 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X23_Y16_N15; Fanout = 3; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 320 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 320 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.457 ns - Longest register register " "Info: - Longest register to register delay is 5.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 1 REG LCFF_X23_Y16_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N15; Fanout = 3; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.510 ns) + CELL(0.271 ns) 2.781 ns UART_INTERFACE:inst1\|UART:inst2\|Selector13~0 2 COMB LCCOMB_X47_Y16_N10 1 " "Info: 2: + IC(2.510 ns) + CELL(0.271 ns) = 2.781 ns; Loc. = LCCOMB_X47_Y16_N10; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|Selector13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb UART_INTERFACE:inst1|UART:inst2|Selector13~0 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 3.485 ns UART_INTERFACE:inst1\|UART:inst2\|Selector13~1 3 COMB LCCOMB_X47_Y16_N8 1 " "Info: 3: + IC(0.266 ns) + CELL(0.438 ns) = 3.485 ns; Loc. = LCCOMB_X47_Y16_N8; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|Selector13~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { UART_INTERFACE:inst1|UART:inst2|Selector13~0 UART_INTERFACE:inst1|UART:inst2|Selector13~1 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.366 ns) 5.457 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 4 REG LCFF_X23_Y16_N15 3 " "Info: 4: + IC(1.606 ns) + CELL(0.366 ns) = 5.457 ns; Loc. = LCFF_X23_Y16_N15; Fanout = 3; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { UART_INTERFACE:inst1|UART:inst2|Selector13~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.075 ns ( 19.70 % ) " "Info: Total cell delay = 1.075 ns ( 19.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.382 ns ( 80.30 % ) " "Info: Total interconnect delay = 4.382 ns ( 80.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.457 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb UART_INTERFACE:inst1|UART:inst2|Selector13~0 UART_INTERFACE:inst1|UART:inst2|Selector13~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.457 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} UART_INTERFACE:inst1|UART:inst2|Selector13~0 {} UART_INTERFACE:inst1|UART:inst2|Selector13~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 2.510ns 0.266ns 1.606ns } { 0.000ns 0.271ns 0.438ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.457 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb UART_INTERFACE:inst1|UART:inst2|Selector13~0 UART_INTERFACE:inst1|UART:inst2|Selector13~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.457 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} UART_INTERFACE:inst1|UART:inst2|Selector13~0 {} UART_INTERFACE:inst1|UART:inst2|Selector13~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} } { 0.000ns 2.510ns 0.266ns 1.606ns } { 0.000ns 0.271ns 0.438ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll1:inst11\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll1:inst11\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register TIMER:inst20\|COUNT\[5\] register VEL_CONTROL:inst52\|IO_DATA_INT\[6\] 11.42 ns " "Info: Slack time is 11.42 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"TIMER:inst20\|COUNT\[5\]\" and destination register \"VEL_CONTROL:inst52\|IO_DATA_INT\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.441 ns + Largest register register " "Info: + Largest register to register requirement is 20.441 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.655 ns + Largest " "Info: + Largest clock skew is 0.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 3.360 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 3.360 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 464 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.787 ns) 0.552 ns SCOMP:inst8\|IR\[0\] 3 REG LCFF_X31_Y14_N9 118 " "Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 0.552 ns; Loc. = LCFF_X31_Y14_N9; Fanout = 118; REG Node = 'SCOMP:inst8\|IR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.275 ns) 1.160 ns VEL_CONTROL:inst52\|LATCH 4 COMB LCCOMB_X31_Y14_N28 12 " "Info: 4: + IC(0.333 ns) + CELL(0.275 ns) = 1.160 ns; Loc. = LCCOMB_X31_Y14_N28; Fanout = 12; COMB Node = 'VEL_CONTROL:inst52\|LATCH'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SCOMP:inst8|IR[0] VEL_CONTROL:inst52|LATCH } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.537 ns) 3.360 ns VEL_CONTROL:inst52\|IO_DATA_INT\[6\] 5 REG LCFF_X44_Y17_N15 3 " "Info: 5: + IC(1.663 ns) + CELL(0.537 ns) = 3.360 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|IO_DATA_INT\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[6] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.599 ns ( 27.96 % ) " "Info: Total cell delay = 1.599 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.119 ns ( 72.04 % ) " "Info: Total interconnect delay = 4.119 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.360 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[6] {} } { 0.000ns 1.091ns 1.032ns 0.333ns 1.663ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.705 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.705 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 0.556 ns ACC_CLK_GEN:inst60\|clock_10Hz 3 REG LCFF_X64_Y19_N7 2 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N7; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.000 ns) 1.145 ns ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl 4 COMB CLKCTRL_G5 124 " "Info: 4: + IC(0.589 ns) + CELL(0.000 ns) = 1.145 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.705 ns TIMER:inst20\|COUNT\[5\] 5 REG LCFF_X33_Y18_N11 3 " "Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 2.705 ns; Loc. = LCFF_X33_Y18_N11; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[5] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.15 % ) " "Info: Total cell delay = 1.324 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.739 ns ( 73.85 % ) " "Info: Total interconnect delay = 3.739 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[5] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.023ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.360 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[6] {} } { 0.000ns 1.091ns 1.032ns 0.333ns 1.663ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[5] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.023ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TIMER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/TIMER.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.360 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[6] {} } { 0.000ns 1.091ns 1.032ns 0.333ns 1.663ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[5] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.023ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.021 ns - Longest register register " "Info: - Longest register to register delay is 9.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst20\|COUNT\[5\] 1 REG LCFF_X33_Y18_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y18_N11; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst20|COUNT[5] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.150 ns) 1.103 ns I2C_INTERFACE:inst16\|inst1\[5\]~60 2 COMB LCCOMB_X33_Y15_N28 1 " "Info: 2: + IC(0.953 ns) + CELL(0.150 ns) = 1.103 ns; Loc. = LCCOMB_X33_Y15_N28; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[5\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { TIMER:inst20|COUNT[5] I2C_INTERFACE:inst16|inst1[5]~60 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 1.747 ns I2C_INTERFACE:inst16\|inst1\[5\]~63 3 COMB LCCOMB_X33_Y15_N2 1 " "Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 1.747 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[5\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { I2C_INTERFACE:inst16|inst1[5]~60 I2C_INTERFACE:inst16|inst1[5]~63 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.150 ns) 3.516 ns I2C_INTERFACE:inst16\|inst1\[5\]~64 4 COMB LCCOMB_X31_Y15_N16 15 " "Info: 4: + IC(1.619 ns) + CELL(0.150 ns) = 3.516 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 15; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[5\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { I2C_INTERFACE:inst16|inst1[5]~63 I2C_INTERFACE:inst16|inst1[5]~64 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.371 ns) 5.972 ns VEL_CONTROL:inst51\|Equal2~1 5 COMB LCCOMB_X45_Y19_N6 1 " "Info: 5: + IC(2.085 ns) + CELL(0.371 ns) = 5.972 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { I2C_INTERFACE:inst16|inst1[5]~64 VEL_CONTROL:inst51|Equal2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1879 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.437 ns) 6.669 ns VEL_CONTROL:inst51\|process_0~2 6 COMB LCCOMB_X45_Y19_N8 10 " "Info: 6: + IC(0.260 ns) + CELL(0.437 ns) = 6.669 ns; Loc. = LCCOMB_X45_Y19_N8; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51\|process_0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { VEL_CONTROL:inst51|Equal2~1 VEL_CONTROL:inst51|process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.419 ns) 7.390 ns VEL_CONTROL:inst51\|IO_DATA_INT~7 7 COMB LCCOMB_X45_Y19_N12 2 " "Info: 7: + IC(0.302 ns) + CELL(0.419 ns) = 7.390 ns; Loc. = LCCOMB_X45_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|IO_DATA_INT~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { VEL_CONTROL:inst51|process_0~2 VEL_CONTROL:inst51|IO_DATA_INT~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.366 ns) 9.021 ns VEL_CONTROL:inst52\|IO_DATA_INT\[6\] 8 REG LCFF_X44_Y17_N15 3 " "Info: 8: + IC(1.265 ns) + CELL(0.366 ns) = 9.021 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|IO_DATA_INT\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { VEL_CONTROL:inst51|IO_DATA_INT~7 VEL_CONTROL:inst52|IO_DATA_INT[6] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.286 ns ( 25.34 % ) " "Info: Total cell delay = 2.286 ns ( 25.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.735 ns ( 74.66 % ) " "Info: Total interconnect delay = 6.735 ns ( 74.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.021 ns" { TIMER:inst20|COUNT[5] I2C_INTERFACE:inst16|inst1[5]~60 I2C_INTERFACE:inst16|inst1[5]~63 I2C_INTERFACE:inst16|inst1[5]~64 VEL_CONTROL:inst51|Equal2~1 VEL_CONTROL:inst51|process_0~2 VEL_CONTROL:inst51|IO_DATA_INT~7 VEL_CONTROL:inst52|IO_DATA_INT[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.021 ns" { TIMER:inst20|COUNT[5] {} I2C_INTERFACE:inst16|inst1[5]~60 {} I2C_INTERFACE:inst16|inst1[5]~63 {} I2C_INTERFACE:inst16|inst1[5]~64 {} VEL_CONTROL:inst51|Equal2~1 {} VEL_CONTROL:inst51|process_0~2 {} VEL_CONTROL:inst51|IO_DATA_INT~7 {} VEL_CONTROL:inst52|IO_DATA_INT[6] {} } { 0.000ns 0.953ns 0.251ns 1.619ns 2.085ns 0.260ns 0.302ns 1.265ns } { 0.000ns 0.150ns 0.393ns 0.150ns 0.371ns 0.437ns 0.419ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.360 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[6] {} } { 0.000ns 1.091ns 1.032ns 0.333ns 1.663ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[5] {} } { 0.000ns 1.091ns 1.036ns 0.589ns 1.023ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.021 ns" { TIMER:inst20|COUNT[5] I2C_INTERFACE:inst16|inst1[5]~60 I2C_INTERFACE:inst16|inst1[5]~63 I2C_INTERFACE:inst16|inst1[5]~64 VEL_CONTROL:inst51|Equal2~1 VEL_CONTROL:inst51|process_0~2 VEL_CONTROL:inst51|IO_DATA_INT~7 VEL_CONTROL:inst52|IO_DATA_INT[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.021 ns" { TIMER:inst20|COUNT[5] {} I2C_INTERFACE:inst16|inst1[5]~60 {} I2C_INTERFACE:inst16|inst1[5]~63 {} I2C_INTERFACE:inst16|inst1[5]~64 {} VEL_CONTROL:inst51|Equal2~1 {} VEL_CONTROL:inst51|process_0~2 {} VEL_CONTROL:inst51|IO_DATA_INT~7 {} VEL_CONTROL:inst52|IO_DATA_INT[6] {} } { 0.000ns 0.953ns 0.251ns 1.619ns 2.085ns 0.260ns 0.302ns 1.265ns } { 0.000ns 0.150ns 0.393ns 0.150ns 0.371ns 0.437ns 0.419ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register VEL_CONTROL:inst52\|POSITION_INT\[0\] register VEL_CONTROL:inst52\|MOTOR_CMD\[13\] -6.352 ns " "Info: Slack time is -6.352 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"VEL_CONTROL:inst52\|POSITION_INT\[0\]\" and destination register \"VEL_CONTROL:inst52\|MOTOR_CMD\[13\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "18.97 MHz 52.704 ns " "Info: Fmax is 18.97 MHz (period= 52.704 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.773 ns + Largest register register " "Info: + Largest register to register requirement is 19.773 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns + Largest " "Info: + Largest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.134 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.787 ns) 2.887 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X35_Y22_N11 3 " "Info: 3: + IC(1.009 ns) + CELL(0.787 ns) = 2.887 ns; Loc. = LCFF_X35_Y22_N11; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.000 ns) 4.604 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G8 370 " "Info: 4: + IC(1.717 ns) + CELL(0.000 ns) = 4.604 ns; Loc. = CLKCTRL_G8; Fanout = 370; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 6.134 ns VEL_CONTROL:inst52\|MOTOR_CMD\[13\] 5 REG LCFF_X36_Y13_N21 3 " "Info: 5: + IC(0.993 ns) + CELL(0.537 ns) = 6.134 ns; Loc. = LCFF_X36_Y13_N21; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.58 % ) " "Info: Total cell delay = 1.324 ns ( 21.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.810 ns ( 78.42 % ) " "Info: Total interconnect delay = 4.810 ns ( 78.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 0.993ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 6.147 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 6.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.787 ns) 2.887 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X35_Y22_N11 3 " "Info: 3: + IC(1.009 ns) + CELL(0.787 ns) = 2.887 ns; Loc. = LCFF_X35_Y22_N11; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.000 ns) 4.604 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G8 370 " "Info: 4: + IC(1.717 ns) + CELL(0.000 ns) = 4.604 ns; Loc. = CLKCTRL_G8; Fanout = 370; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.147 ns VEL_CONTROL:inst52\|POSITION_INT\[0\] 5 REG LCFF_X47_Y13_N15 3 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 6.147 ns; Loc. = LCFF_X47_Y13_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|POSITION_INT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.54 % ) " "Info: Total cell delay = 1.324 ns ( 21.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.823 ns ( 78.46 % ) " "Info: Total interconnect delay = 4.823 ns ( 78.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 0.993ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 0.993ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.125 ns - Longest register register " "Info: - Longest register to register delay is 26.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|POSITION_INT\[0\] 1 REG LCFF_X47_Y13_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y13_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|POSITION_INT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.393 ns) 0.863 ns VEL_CONTROL:inst52\|Add3~1 2 COMB LCCOMB_X46_Y13_N0 2 " "Info: 2: + IC(0.470 ns) + CELL(0.393 ns) = 0.863 ns; Loc. = LCCOMB_X46_Y13_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { VEL_CONTROL:inst52|POSITION_INT[0] VEL_CONTROL:inst52|Add3~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.934 ns VEL_CONTROL:inst52\|Add3~3 3 COMB LCCOMB_X46_Y13_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.934 ns; Loc. = LCCOMB_X46_Y13_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~1 VEL_CONTROL:inst52|Add3~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.005 ns VEL_CONTROL:inst52\|Add3~5 4 COMB LCCOMB_X46_Y13_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.005 ns; Loc. = LCCOMB_X46_Y13_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~3 VEL_CONTROL:inst52|Add3~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.076 ns VEL_CONTROL:inst52\|Add3~7 5 COMB LCCOMB_X46_Y13_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.076 ns; Loc. = LCCOMB_X46_Y13_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.147 ns VEL_CONTROL:inst52\|Add3~9 6 COMB LCCOMB_X46_Y13_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.147 ns; Loc. = LCCOMB_X46_Y13_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.218 ns VEL_CONTROL:inst52\|Add3~11 7 COMB LCCOMB_X46_Y13_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.218 ns; Loc. = LCCOMB_X46_Y13_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.289 ns VEL_CONTROL:inst52\|Add3~13 8 COMB LCCOMB_X46_Y13_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.289 ns; Loc. = LCCOMB_X46_Y13_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~11 VEL_CONTROL:inst52|Add3~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.448 ns VEL_CONTROL:inst52\|Add3~15 9 COMB LCCOMB_X46_Y13_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.448 ns; Loc. = LCCOMB_X46_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add3~13 VEL_CONTROL:inst52|Add3~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.519 ns VEL_CONTROL:inst52\|Add3~17 10 COMB LCCOMB_X46_Y13_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.519 ns; Loc. = LCCOMB_X46_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~15 VEL_CONTROL:inst52|Add3~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.590 ns VEL_CONTROL:inst52\|Add3~19 11 COMB LCCOMB_X46_Y13_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.590 ns; Loc. = LCCOMB_X46_Y13_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~17 VEL_CONTROL:inst52|Add3~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.000 ns VEL_CONTROL:inst52\|Add3~20 12 COMB LCCOMB_X46_Y13_N20 6 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 2.000 ns; Loc. = LCCOMB_X46_Y13_N20; Fanout = 6; COMB Node = 'VEL_CONTROL:inst52\|Add3~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add3~19 VEL_CONTROL:inst52|Add3~20 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.393 ns) 3.075 ns VEL_CONTROL:inst52\|Add4~21 13 COMB LCCOMB_X45_Y13_N20 2 " "Info: 13: + IC(0.682 ns) + CELL(0.393 ns) = 3.075 ns; Loc. = LCCOMB_X45_Y13_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VEL_CONTROL:inst52|Add3~20 VEL_CONTROL:inst52|Add4~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.146 ns VEL_CONTROL:inst52\|Add4~23 14 COMB LCCOMB_X45_Y13_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.146 ns; Loc. = LCCOMB_X45_Y13_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~21 VEL_CONTROL:inst52|Add4~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.217 ns VEL_CONTROL:inst52\|Add4~25 15 COMB LCCOMB_X45_Y13_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.217 ns; Loc. = LCCOMB_X45_Y13_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.288 ns VEL_CONTROL:inst52\|Add4~27 16 COMB LCCOMB_X45_Y13_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.288 ns; Loc. = LCCOMB_X45_Y13_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.359 ns VEL_CONTROL:inst52\|Add4~29 17 COMB LCCOMB_X45_Y13_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.359 ns; Loc. = LCCOMB_X45_Y13_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.505 ns VEL_CONTROL:inst52\|Add4~31 18 COMB LCCOMB_X45_Y13_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 3.505 ns; Loc. = LCCOMB_X45_Y13_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.576 ns VEL_CONTROL:inst52\|Add4~33 19 COMB LCCOMB_X45_Y12_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.576 ns; Loc. = LCCOMB_X45_Y12_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.647 ns VEL_CONTROL:inst52\|Add4~35 20 COMB LCCOMB_X45_Y12_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.647 ns; Loc. = LCCOMB_X45_Y12_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.718 ns VEL_CONTROL:inst52\|Add4~37 21 COMB LCCOMB_X45_Y12_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.718 ns; Loc. = LCCOMB_X45_Y12_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.789 ns VEL_CONTROL:inst52\|Add4~39 22 COMB LCCOMB_X45_Y12_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.789 ns; Loc. = LCCOMB_X45_Y12_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.860 ns VEL_CONTROL:inst52\|Add4~41 23 COMB LCCOMB_X45_Y12_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.860 ns; Loc. = LCCOMB_X45_Y12_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.931 ns VEL_CONTROL:inst52\|Add4~43 24 COMB LCCOMB_X45_Y12_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.931 ns; Loc. = LCCOMB_X45_Y12_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.002 ns VEL_CONTROL:inst52\|Add4~45 25 COMB LCCOMB_X45_Y12_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.002 ns; Loc. = LCCOMB_X45_Y12_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.161 ns VEL_CONTROL:inst52\|Add4~47 26 COMB LCCOMB_X45_Y12_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 4.161 ns; Loc. = LCCOMB_X45_Y12_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.232 ns VEL_CONTROL:inst52\|Add4~49 27 COMB LCCOMB_X45_Y12_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.232 ns; Loc. = LCCOMB_X45_Y12_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.642 ns VEL_CONTROL:inst52\|Add4~50 28 COMB LCCOMB_X45_Y12_N18 21 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 4.642 ns; Loc. = LCCOMB_X45_Y12_N18; Fanout = 21; COMB Node = 'VEL_CONTROL:inst52\|Add4~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~50 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.149 ns) 5.276 ns VEL_CONTROL:inst52\|LessThan2~3 29 COMB LCCOMB_X44_Y12_N2 1 " "Info: 29: + IC(0.485 ns) + CELL(0.149 ns) = 5.276 ns; Loc. = LCCOMB_X44_Y12_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { VEL_CONTROL:inst52|Add4~50 VEL_CONTROL:inst52|LessThan2~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.149 ns) 5.666 ns VEL_CONTROL:inst52\|LessThan2~4 30 COMB LCCOMB_X44_Y12_N20 1 " "Info: 30: + IC(0.241 ns) + CELL(0.149 ns) = 5.666 ns; Loc. = LCCOMB_X44_Y12_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { VEL_CONTROL:inst52|LessThan2~3 VEL_CONTROL:inst52|LessThan2~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 6.373 ns VEL_CONTROL:inst52\|LessThan2~9 31 COMB LCCOMB_X44_Y12_N12 29 " "Info: 31: + IC(0.269 ns) + CELL(0.438 ns) = 6.373 ns; Loc. = LCCOMB_X44_Y12_N12; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52\|LessThan2~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { VEL_CONTROL:inst52|LessThan2~4 VEL_CONTROL:inst52|LessThan2~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.275 ns) 7.459 ns VEL_CONTROL:inst52\|VEL_ERR~31 32 COMB LCCOMB_X45_Y15_N12 2 " "Info: 32: + IC(0.811 ns) + CELL(0.275 ns) = 7.459 ns; Loc. = LCCOMB_X45_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { VEL_CONTROL:inst52|LessThan2~9 VEL_CONTROL:inst52|VEL_ERR~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.393 ns) 8.525 ns VEL_CONTROL:inst52\|Add6~1 33 COMB LCCOMB_X41_Y15_N0 2 " "Info: 33: + IC(0.673 ns) + CELL(0.393 ns) = 8.525 ns; Loc. = LCCOMB_X41_Y15_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.596 ns VEL_CONTROL:inst52\|Add6~3 34 COMB LCCOMB_X41_Y15_N2 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 8.596 ns; Loc. = LCCOMB_X41_Y15_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.667 ns VEL_CONTROL:inst52\|Add6~5 35 COMB LCCOMB_X41_Y15_N4 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 8.667 ns; Loc. = LCCOMB_X41_Y15_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.738 ns VEL_CONTROL:inst52\|Add6~7 36 COMB LCCOMB_X41_Y15_N6 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 8.738 ns; Loc. = LCCOMB_X41_Y15_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.809 ns VEL_CONTROL:inst52\|Add6~9 37 COMB LCCOMB_X41_Y15_N8 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 8.809 ns; Loc. = LCCOMB_X41_Y15_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.880 ns VEL_CONTROL:inst52\|Add6~11 38 COMB LCCOMB_X41_Y15_N10 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.880 ns; Loc. = LCCOMB_X41_Y15_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.951 ns VEL_CONTROL:inst52\|Add6~13 39 COMB LCCOMB_X41_Y15_N12 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.951 ns; Loc. = LCCOMB_X41_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.110 ns VEL_CONTROL:inst52\|Add6~15 40 COMB LCCOMB_X41_Y15_N14 2 " "Info: 40: + IC(0.000 ns) + CELL(0.159 ns) = 9.110 ns; Loc. = LCCOMB_X41_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.181 ns VEL_CONTROL:inst52\|Add6~17 41 COMB LCCOMB_X41_Y15_N16 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 9.181 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.252 ns VEL_CONTROL:inst52\|Add6~19 42 COMB LCCOMB_X41_Y15_N18 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.252 ns; Loc. = LCCOMB_X41_Y15_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.323 ns VEL_CONTROL:inst52\|Add6~21 43 COMB LCCOMB_X41_Y15_N20 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.323 ns; Loc. = LCCOMB_X41_Y15_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.394 ns VEL_CONTROL:inst52\|Add6~23 44 COMB LCCOMB_X41_Y15_N22 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.394 ns; Loc. = LCCOMB_X41_Y15_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.465 ns VEL_CONTROL:inst52\|Add6~25 45 COMB LCCOMB_X41_Y15_N24 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.465 ns; Loc. = LCCOMB_X41_Y15_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.536 ns VEL_CONTROL:inst52\|Add6~27 46 COMB LCCOMB_X41_Y15_N26 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.536 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.607 ns VEL_CONTROL:inst52\|Add6~29 47 COMB LCCOMB_X41_Y15_N28 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.607 ns; Loc. = LCCOMB_X41_Y15_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 9.753 ns VEL_CONTROL:inst52\|Add6~31 48 COMB LCCOMB_X41_Y15_N30 2 " "Info: 48: + IC(0.000 ns) + CELL(0.146 ns) = 9.753 ns; Loc. = LCCOMB_X41_Y15_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.824 ns VEL_CONTROL:inst52\|Add6~33 49 COMB LCCOMB_X41_Y14_N0 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 9.824 ns; Loc. = LCCOMB_X41_Y14_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.895 ns VEL_CONTROL:inst52\|Add6~35 50 COMB LCCOMB_X41_Y14_N2 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.895 ns; Loc. = LCCOMB_X41_Y14_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.966 ns VEL_CONTROL:inst52\|Add6~37 51 COMB LCCOMB_X41_Y14_N4 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 9.966 ns; Loc. = LCCOMB_X41_Y14_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.037 ns VEL_CONTROL:inst52\|Add6~39 52 COMB LCCOMB_X41_Y14_N6 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 10.037 ns; Loc. = LCCOMB_X41_Y14_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.108 ns VEL_CONTROL:inst52\|Add6~41 53 COMB LCCOMB_X41_Y14_N8 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 10.108 ns; Loc. = LCCOMB_X41_Y14_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.179 ns VEL_CONTROL:inst52\|Add6~43 54 COMB LCCOMB_X41_Y14_N10 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 10.179 ns; Loc. = LCCOMB_X41_Y14_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.250 ns VEL_CONTROL:inst52\|Add6~45 55 COMB LCCOMB_X41_Y14_N12 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 10.250 ns; Loc. = LCCOMB_X41_Y14_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.409 ns VEL_CONTROL:inst52\|Add6~47 56 COMB LCCOMB_X41_Y14_N14 2 " "Info: 56: + IC(0.000 ns) + CELL(0.159 ns) = 10.409 ns; Loc. = LCCOMB_X41_Y14_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.480 ns VEL_CONTROL:inst52\|Add6~49 57 COMB LCCOMB_X41_Y14_N16 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 10.480 ns; Loc. = LCCOMB_X41_Y14_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.551 ns VEL_CONTROL:inst52\|Add6~51 58 COMB LCCOMB_X41_Y14_N18 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 10.551 ns; Loc. = LCCOMB_X41_Y14_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.961 ns VEL_CONTROL:inst52\|Add6~52 59 COMB LCCOMB_X41_Y14_N20 3 " "Info: 59: + IC(0.000 ns) + CELL(0.410 ns) = 10.961 ns; Loc. = LCCOMB_X41_Y14_N20; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add6~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.149 ns) 11.800 ns VEL_CONTROL:inst52\|LessThan4~3 60 COMB LCCOMB_X40_Y14_N6 1 " "Info: 60: + IC(0.690 ns) + CELL(0.149 ns) = 11.800 ns; Loc. = LCCOMB_X40_Y14_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan4~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { VEL_CONTROL:inst52|Add6~52 VEL_CONTROL:inst52|LessThan4~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 12.501 ns VEL_CONTROL:inst52\|LessThan4~5 61 COMB LCCOMB_X40_Y14_N14 18 " "Info: 61: + IC(0.263 ns) + CELL(0.438 ns) = 12.501 ns; Loc. = LCCOMB_X40_Y14_N14; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52\|LessThan4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { VEL_CONTROL:inst52|LessThan4~3 VEL_CONTROL:inst52|LessThan4~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.245 ns) 13.023 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~30 62 COMB LCCOMB_X40_Y14_N2 16 " "Info: 62: + IC(0.277 ns) + CELL(0.245 ns) = 13.023 ns; Loc. = LCCOMB_X40_Y14_N2; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { VEL_CONTROL:inst52|LessThan4~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.150 ns) 14.025 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~35 63 COMB LCCOMB_X40_Y13_N2 20 " "Info: 63: + IC(0.852 ns) + CELL(0.150 ns) = 14.025 ns; Loc. = LCCOMB_X40_Y13_N2; Fanout = 20; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(2.663 ns) 17.130 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 64 COMB DSPMULT_X39_Y13_N0 1 " "Info: 64: + IC(0.442 ns) + CELL(2.663 ns) = 17.130 ns; Loc. = DSPMULT_X39_Y13_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.105 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~35 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 17.354 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 65 COMB DSPOUT_X39_Y13_N2 2 " "Info: 65: + IC(0.000 ns) + CELL(0.224 ns) = 17.354 ns; Loc. = DSPOUT_X39_Y13_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.485 ns) 18.470 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 66 COMB LCCOMB_X37_Y13_N14 2 " "Info: 66: + IC(0.631 ns) + CELL(0.485 ns) = 18.470 ns; Loc. = LCCOMB_X37_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.880 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2 67 COMB LCCOMB_X37_Y13_N16 2 " "Info: 67: + IC(0.000 ns) + CELL(0.410 ns) = 18.880 ns; Loc. = LCCOMB_X37_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.393 ns) 19.708 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15 68 COMB LCCOMB_X38_Y13_N18 2 " "Info: 68: + IC(0.435 ns) + CELL(0.393 ns) = 19.708 ns; Loc. = LCCOMB_X38_Y13_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.118 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16 69 COMB LCCOMB_X38_Y13_N20 2 " "Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 20.118 ns; Loc. = LCCOMB_X38_Y13_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.393 ns) 21.259 ns VEL_CONTROL:inst52\|Add10~49 70 COMB LCCOMB_X38_Y11_N18 2 " "Info: 70: + IC(0.748 ns) + CELL(0.393 ns) = 21.259 ns; Loc. = LCCOMB_X38_Y11_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.669 ns VEL_CONTROL:inst52\|Add10~50 71 COMB LCCOMB_X38_Y11_N20 2 " "Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 21.669 ns; Loc. = LCCOMB_X38_Y11_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.393 ns) 22.729 ns VEL_CONTROL:inst52\|Add11~51 72 COMB LCCOMB_X37_Y11_N20 2 " "Info: 72: + IC(0.667 ns) + CELL(0.393 ns) = 22.729 ns; Loc. = LCCOMB_X37_Y11_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.800 ns VEL_CONTROL:inst52\|Add11~53 73 COMB LCCOMB_X37_Y11_N22 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 22.800 ns; Loc. = LCCOMB_X37_Y11_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.871 ns VEL_CONTROL:inst52\|Add11~55 74 COMB LCCOMB_X37_Y11_N24 2 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 22.871 ns; Loc. = LCCOMB_X37_Y11_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.281 ns VEL_CONTROL:inst52\|Add11~56 75 COMB LCCOMB_X37_Y11_N26 3 " "Info: 75: + IC(0.000 ns) + CELL(0.410 ns) = 23.281 ns; Loc. = LCCOMB_X37_Y11_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add11~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add11~55 VEL_CONTROL:inst52|Add11~56 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.275 ns) 24.027 ns VEL_CONTROL:inst52\|MOTOR_CMD\[23\]~25 76 COMB LCCOMB_X36_Y11_N24 1 " "Info: 76: + IC(0.471 ns) + CELL(0.275 ns) = 24.027 ns; Loc. = LCCOMB_X36_Y11_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[23\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { VEL_CONTROL:inst52|Add11~56 VEL_CONTROL:inst52|MOTOR_CMD[23]~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 24.579 ns VEL_CONTROL:inst52\|MOTOR_CMD\[23\]~26 77 COMB LCCOMB_X36_Y11_N14 9 " "Info: 77: + IC(0.277 ns) + CELL(0.275 ns) = 24.579 ns; Loc. = LCCOMB_X36_Y11_N14; Fanout = 9; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[23\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { VEL_CONTROL:inst52|MOTOR_CMD[23]~25 VEL_CONTROL:inst52|MOTOR_CMD[23]~26 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 25.112 ns VEL_CONTROL:inst52\|MOTOR_CMD\[23\]~27 78 COMB LCCOMB_X36_Y11_N12 17 " "Info: 78: + IC(0.258 ns) + CELL(0.275 ns) = 25.112 ns; Loc. = LCCOMB_X36_Y11_N12; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[23\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { VEL_CONTROL:inst52|MOTOR_CMD[23]~26 VEL_CONTROL:inst52|MOTOR_CMD[23]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.150 ns) 26.041 ns VEL_CONTROL:inst52\|MOTOR_CMD\[13\]~11 79 COMB LCCOMB_X36_Y13_N20 1 " "Info: 79: + IC(0.779 ns) + CELL(0.150 ns) = 26.041 ns; Loc. = LCCOMB_X36_Y13_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[13\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { VEL_CONTROL:inst52|MOTOR_CMD[23]~27 VEL_CONTROL:inst52|MOTOR_CMD[13]~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 26.125 ns VEL_CONTROL:inst52\|MOTOR_CMD\[13\] 80 REG LCFF_X36_Y13_N21 3 " "Info: 80: + IC(0.000 ns) + CELL(0.084 ns) = 26.125 ns; Loc. = LCFF_X36_Y13_N21; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|MOTOR_CMD[13]~11 VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.704 ns ( 60.11 % ) " "Info: Total cell delay = 15.704 ns ( 60.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.421 ns ( 39.89 % ) " "Info: Total interconnect delay = 10.421 ns ( 39.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.125 ns" { VEL_CONTROL:inst52|POSITION_INT[0] VEL_CONTROL:inst52|Add3~1 VEL_CONTROL:inst52|Add3~3 VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~11 VEL_CONTROL:inst52|Add3~13 VEL_CONTROL:inst52|Add3~15 VEL_CONTROL:inst52|Add3~17 VEL_CONTROL:inst52|Add3~19 VEL_CONTROL:inst52|Add3~20 VEL_CONTROL:inst52|Add4~21 VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~50 VEL_CONTROL:inst52|LessThan2~3 VEL_CONTROL:inst52|LessThan2~4 VEL_CONTROL:inst52|LessThan2~9 VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~52 VEL_CONTROL:inst52|LessThan4~3 VEL_CONTROL:inst52|LessThan4~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~35 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~55 VEL_CONTROL:inst52|Add11~56 VEL_CONTROL:inst52|MOTOR_CMD[23]~25 VEL_CONTROL:inst52|MOTOR_CMD[23]~26 VEL_CONTROL:inst52|MOTOR_CMD[23]~27 VEL_CONTROL:inst52|MOTOR_CMD[13]~11 VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.125 ns" { VEL_CONTROL:inst52|POSITION_INT[0] {} VEL_CONTROL:inst52|Add3~1 {} VEL_CONTROL:inst52|Add3~3 {} VEL_CONTROL:inst52|Add3~5 {} VEL_CONTROL:inst52|Add3~7 {} VEL_CONTROL:inst52|Add3~9 {} VEL_CONTROL:inst52|Add3~11 {} VEL_CONTROL:inst52|Add3~13 {} VEL_CONTROL:inst52|Add3~15 {} VEL_CONTROL:inst52|Add3~17 {} VEL_CONTROL:inst52|Add3~19 {} VEL_CONTROL:inst52|Add3~20 {} VEL_CONTROL:inst52|Add4~21 {} VEL_CONTROL:inst52|Add4~23 {} VEL_CONTROL:inst52|Add4~25 {} VEL_CONTROL:inst52|Add4~27 {} VEL_CONTROL:inst52|Add4~29 {} VEL_CONTROL:inst52|Add4~31 {} VEL_CONTROL:inst52|Add4~33 {} VEL_CONTROL:inst52|Add4~35 {} VEL_CONTROL:inst52|Add4~37 {} VEL_CONTROL:inst52|Add4~39 {} VEL_CONTROL:inst52|Add4~41 {} VEL_CONTROL:inst52|Add4~43 {} VEL_CONTROL:inst52|Add4~45 {} VEL_CONTROL:inst52|Add4~47 {} VEL_CONTROL:inst52|Add4~49 {} VEL_CONTROL:inst52|Add4~50 {} VEL_CONTROL:inst52|LessThan2~3 {} VEL_CONTROL:inst52|LessThan2~4 {} VEL_CONTROL:inst52|LessThan2~9 {} VEL_CONTROL:inst52|VEL_ERR~31 {} VEL_CONTROL:inst52|Add6~1 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~52 {} VEL_CONTROL:inst52|LessThan4~3 {} VEL_CONTROL:inst52|LessThan4~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~35 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~55 {} VEL_CONTROL:inst52|Add11~56 {} VEL_CONTROL:inst52|MOTOR_CMD[23]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[23]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[23]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[13]~11 {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 0.470ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.682ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.485ns 0.241ns 0.269ns 0.811ns 0.673ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.690ns 0.263ns 0.277ns 0.852ns 0.442ns 0.000ns 0.631ns 0.000ns 0.435ns 0.000ns 0.748ns 0.000ns 0.667ns 0.000ns 0.000ns 0.000ns 0.471ns 0.277ns 0.258ns 0.779ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.149ns 0.149ns 0.438ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.149ns 0.438ns 0.245ns 0.150ns 2.663ns 0.224ns 0.485ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 0.993ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[0] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.125 ns" { VEL_CONTROL:inst52|POSITION_INT[0] VEL_CONTROL:inst52|Add3~1 VEL_CONTROL:inst52|Add3~3 VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~11 VEL_CONTROL:inst52|Add3~13 VEL_CONTROL:inst52|Add3~15 VEL_CONTROL:inst52|Add3~17 VEL_CONTROL:inst52|Add3~19 VEL_CONTROL:inst52|Add3~20 VEL_CONTROL:inst52|Add4~21 VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~43 VEL_CONTROL:inst52|Add4~45 VEL_CONTROL:inst52|Add4~47 VEL_CONTROL:inst52|Add4~49 VEL_CONTROL:inst52|Add4~50 VEL_CONTROL:inst52|LessThan2~3 VEL_CONTROL:inst52|LessThan2~4 VEL_CONTROL:inst52|LessThan2~9 VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~52 VEL_CONTROL:inst52|LessThan4~3 VEL_CONTROL:inst52|LessThan4~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~35 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~55 VEL_CONTROL:inst52|Add11~56 VEL_CONTROL:inst52|MOTOR_CMD[23]~25 VEL_CONTROL:inst52|MOTOR_CMD[23]~26 VEL_CONTROL:inst52|MOTOR_CMD[23]~27 VEL_CONTROL:inst52|MOTOR_CMD[13]~11 VEL_CONTROL:inst52|MOTOR_CMD[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.125 ns" { VEL_CONTROL:inst52|POSITION_INT[0] {} VEL_CONTROL:inst52|Add3~1 {} VEL_CONTROL:inst52|Add3~3 {} VEL_CONTROL:inst52|Add3~5 {} VEL_CONTROL:inst52|Add3~7 {} VEL_CONTROL:inst52|Add3~9 {} VEL_CONTROL:inst52|Add3~11 {} VEL_CONTROL:inst52|Add3~13 {} VEL_CONTROL:inst52|Add3~15 {} VEL_CONTROL:inst52|Add3~17 {} VEL_CONTROL:inst52|Add3~19 {} VEL_CONTROL:inst52|Add3~20 {} VEL_CONTROL:inst52|Add4~21 {} VEL_CONTROL:inst52|Add4~23 {} VEL_CONTROL:inst52|Add4~25 {} VEL_CONTROL:inst52|Add4~27 {} VEL_CONTROL:inst52|Add4~29 {} VEL_CONTROL:inst52|Add4~31 {} VEL_CONTROL:inst52|Add4~33 {} VEL_CONTROL:inst52|Add4~35 {} VEL_CONTROL:inst52|Add4~37 {} VEL_CONTROL:inst52|Add4~39 {} VEL_CONTROL:inst52|Add4~41 {} VEL_CONTROL:inst52|Add4~43 {} VEL_CONTROL:inst52|Add4~45 {} VEL_CONTROL:inst52|Add4~47 {} VEL_CONTROL:inst52|Add4~49 {} VEL_CONTROL:inst52|Add4~50 {} VEL_CONTROL:inst52|LessThan2~3 {} VEL_CONTROL:inst52|LessThan2~4 {} VEL_CONTROL:inst52|LessThan2~9 {} VEL_CONTROL:inst52|VEL_ERR~31 {} VEL_CONTROL:inst52|Add6~1 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~52 {} VEL_CONTROL:inst52|LessThan4~3 {} VEL_CONTROL:inst52|LessThan4~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~35 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~55 {} VEL_CONTROL:inst52|Add11~56 {} VEL_CONTROL:inst52|MOTOR_CMD[23]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[23]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[23]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[13]~11 {} VEL_CONTROL:inst52|MOTOR_CMD[13] {} } { 0.000ns 0.470ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.682ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.485ns 0.241ns 0.269ns 0.811ns 0.673ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.690ns 0.263ns 0.277ns 0.852ns 0.442ns 0.000ns 0.631ns 0.000ns 0.435ns 0.000ns 0.748ns 0.000ns 0.667ns 0.000ns 0.000ns 0.000ns 0.471ns 0.277ns 0.258ns 0.779ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.149ns 0.149ns 0.438ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.149ns 0.438ns 0.245ns 0.150ns 2.663ns 0.224ns 0.485ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' 1663 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' along 1663 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|MOTOR_CMD\[12\] register VEL_CONTROL:inst51\|MOTOR_PHASE 492 ps " "Info: Slack time is 492 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|MOTOR_CMD\[12\]\" and destination register \"VEL_CONTROL:inst51\|MOTOR_PHASE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.284 ns + Largest register register " "Info: + Largest register to register requirement is 6.284 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.502 ns + Largest " "Info: + Largest clock skew is -3.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.299 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.299 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 0.299 ns VEL_CONTROL:inst51\|MOTOR_PHASE 3 REG LCFF_X42_Y17_N1 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 0.299 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.299 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.299 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 3.801 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 3.801 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.787 ns) 0.529 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X35_Y22_N11 3 " "Info: 3: + IC(1.009 ns) + CELL(0.787 ns) = 0.529 ns; Loc. = LCFF_X35_Y22_N11; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.000 ns) 2.246 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G8 370 " "Info: 4: + IC(1.717 ns) + CELL(0.000 ns) = 2.246 ns; Loc. = CLKCTRL_G8; Fanout = 370; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 3.801 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 5 REG LCFF_X42_Y20_N25 2 " "Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 3.801 ns; Loc. = LCFF_X42_Y20_N25; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.50 % ) " "Info: Total cell delay = 1.324 ns ( 21.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.835 ns ( 78.50 % ) " "Info: Total interconnect delay = 4.835 ns ( 78.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.299 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.299 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.299 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.299 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.792 ns - Longest register register " "Info: - Longest register to register delay is 5.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|MOTOR_CMD\[12\] 1 REG LCFF_X42_Y20_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y20_N25; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.438 ns) 0.763 ns VEL_CONTROL:inst51\|WideOr0~2 2 COMB LCCOMB_X42_Y20_N20 1 " "Info: 2: + IC(0.325 ns) + CELL(0.438 ns) = 0.763 ns; Loc. = LCCOMB_X42_Y20_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] VEL_CONTROL:inst51|WideOr0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.420 ns) 1.940 ns VEL_CONTROL:inst51\|WideOr0~3 3 COMB LCCOMB_X41_Y17_N0 1 " "Info: 3: + IC(0.757 ns) + CELL(0.420 ns) = 1.940 ns; Loc. = LCCOMB_X41_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 2.581 ns VEL_CONTROL:inst51\|Add12~1 4 COMB LCCOMB_X41_Y17_N4 2 " "Info: 4: + IC(0.248 ns) + CELL(0.393 ns) = 2.581 ns; Loc. = LCCOMB_X41_Y17_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.652 ns VEL_CONTROL:inst51\|Add12~3 5 COMB LCCOMB_X41_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.652 ns; Loc. = LCCOMB_X41_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.723 ns VEL_CONTROL:inst51\|Add12~5 6 COMB LCCOMB_X41_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.723 ns; Loc. = LCCOMB_X41_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.794 ns VEL_CONTROL:inst51\|Add12~7 7 COMB LCCOMB_X41_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.794 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.865 ns VEL_CONTROL:inst51\|Add12~9 8 COMB LCCOMB_X41_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.865 ns; Loc. = LCCOMB_X41_Y17_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.024 ns VEL_CONTROL:inst51\|Add12~11 9 COMB LCCOMB_X41_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 3.024 ns; Loc. = LCCOMB_X41_Y17_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.095 ns VEL_CONTROL:inst51\|Add12~13 10 COMB LCCOMB_X41_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.095 ns; Loc. = LCCOMB_X41_Y17_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.166 ns VEL_CONTROL:inst51\|Add12~15 11 COMB LCCOMB_X41_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.166 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.237 ns VEL_CONTROL:inst51\|Add12~17 12 COMB LCCOMB_X41_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.237 ns; Loc. = LCCOMB_X41_Y17_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.308 ns VEL_CONTROL:inst51\|Add12~19 13 COMB LCCOMB_X41_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.308 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.379 ns VEL_CONTROL:inst51\|Add12~21 14 COMB LCCOMB_X41_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.379 ns; Loc. = LCCOMB_X41_Y17_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.789 ns VEL_CONTROL:inst51\|Add12~22 15 COMB LCCOMB_X41_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 3.789 ns; Loc. = LCCOMB_X41_Y17_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add12~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~22 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.419 ns) 4.661 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0 16 COMB LCCOMB_X42_Y17_N6 1 " "Info: 16: + IC(0.453 ns) + CELL(0.419 ns) = 4.661 ns; Loc. = LCCOMB_X42_Y17_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { VEL_CONTROL:inst51|Add12~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.150 ns) 5.048 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4 17 COMB LCCOMB_X42_Y17_N2 1 " "Info: 17: + IC(0.237 ns) + CELL(0.150 ns) = 5.048 ns; Loc. = LCCOMB_X42_Y17_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.419 ns) 5.708 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 18 COMB LCCOMB_X42_Y17_N0 1 " "Info: 18: + IC(0.241 ns) + CELL(0.419 ns) = 5.708 ns; Loc. = LCCOMB_X42_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.792 ns VEL_CONTROL:inst51\|MOTOR_PHASE 19 REG LCFF_X42_Y17_N1 1 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 5.792 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.531 ns ( 60.96 % ) " "Info: Total cell delay = 3.531 ns ( 60.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.261 ns ( 39.04 % ) " "Info: Total interconnect delay = 2.261 ns ( 39.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.792 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] {} VEL_CONTROL:inst51|WideOr0~2 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add12~1 {} VEL_CONTROL:inst51|Add12~3 {} VEL_CONTROL:inst51|Add12~5 {} VEL_CONTROL:inst51|Add12~7 {} VEL_CONTROL:inst51|Add12~9 {} VEL_CONTROL:inst51|Add12~11 {} VEL_CONTROL:inst51|Add12~13 {} VEL_CONTROL:inst51|Add12~15 {} VEL_CONTROL:inst51|Add12~17 {} VEL_CONTROL:inst51|Add12~19 {} VEL_CONTROL:inst51|Add12~21 {} VEL_CONTROL:inst51|Add12~22 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.325ns 0.757ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.453ns 0.237ns 0.241ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.419ns 0.150ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.299 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.299 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.009ns 1.717ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] VEL_CONTROL:inst51|WideOr0~2 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add12~1 VEL_CONTROL:inst51|Add12~3 VEL_CONTROL:inst51|Add12~5 VEL_CONTROL:inst51|Add12~7 VEL_CONTROL:inst51|Add12~9 VEL_CONTROL:inst51|Add12~11 VEL_CONTROL:inst51|Add12~13 VEL_CONTROL:inst51|Add12~15 VEL_CONTROL:inst51|Add12~17 VEL_CONTROL:inst51|Add12~19 VEL_CONTROL:inst51|Add12~21 VEL_CONTROL:inst51|Add12~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.792 ns" { VEL_CONTROL:inst51|MOTOR_CMD[12] {} VEL_CONTROL:inst51|WideOr0~2 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add12~1 {} VEL_CONTROL:inst51|Add12~3 {} VEL_CONTROL:inst51|Add12~5 {} VEL_CONTROL:inst51|Add12~7 {} VEL_CONTROL:inst51|Add12~9 {} VEL_CONTROL:inst51|Add12~11 {} VEL_CONTROL:inst51|Add12~13 {} VEL_CONTROL:inst51|Add12~15 {} VEL_CONTROL:inst51|Add12~17 {} VEL_CONTROL:inst51|Add12~19 {} VEL_CONTROL:inst51|Add12~21 {} VEL_CONTROL:inst51|Add12~22 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.325ns 0.757ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.453ns 0.237ns 0.241ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.419ns 0.150ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[17\] " "Info: No valid register-to-register data paths exist for clock \"SW\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_DACLR register memory DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg8 260.01 MHz Internal " "Info: Clock \"AUD_DACLR\" Internal fmax is restricted to 260.01 MHz between source register \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]\" and destination memory \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg8\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.988 ns + Longest register memory " "Info: + Longest register to memory delay is 1.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LCFF_X1_Y35_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y35_N29; Fanout = 3; REG Node = 'DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.142 ns) 1.988 ns DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg8 2 MEM M4K_X13_Y34 9 " "Info: 2: + IC(1.846 ns) + CELL(0.142 ns) = 1.988 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_koa1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 7.14 % ) " "Info: Total cell delay = 0.142 ns ( 7.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.846 ns ( 92.86 % ) " "Info: Total interconnect delay = 1.846 ns ( 92.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.988 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 {} } { 0.000ns 1.846ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.935 ns - Smallest " "Info: - Smallest clock skew is 0.935 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR destination 3.296 ns + Shortest memory " "Info: + Shortest clock path from clock \"AUD_DACLR\" to destination memory is 3.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 57 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2176 0 168 2192 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.661 ns) 3.296 ns DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg8 2 MEM M4K_X13_Y34 9 " "Info: 2: + IC(1.775 ns) + CELL(0.661 ns) = 3.296 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_koa1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 46.15 % ) " "Info: Total cell delay = 1.521 ns ( 46.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.775 ns ( 53.85 % ) " "Info: Total interconnect delay = 1.775 ns ( 53.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 {} } { 0.000ns 0.000ns 1.775ns } { 0.000ns 0.860ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR source 2.361 ns - Longest register " "Info: - Longest clock path from clock \"AUD_DACLR\" to source register is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 57 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2176 0 168 2192 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.537 ns) 2.361 ns DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] 2 REG LCFF_X1_Y35_N29 3 " "Info: 2: + IC(0.964 ns) + CELL(0.537 ns) = 2.361 ns; Loc. = LCFF_X1_Y35_N29; Fanout = 3; REG Node = 'DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 59.17 % ) " "Info: Total cell delay = 1.397 ns ( 59.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.964 ns ( 40.83 % ) " "Info: Total interconnect delay = 0.964 ns ( 40.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.964ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 {} } { 0.000ns 0.000ns 1.775ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.964ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_koa1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_koa1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.988 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 {} } { 0.000ns 1.846ns } { 0.000ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 {} } { 0.000ns 0.000ns 1.775ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.964ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 {} } {  } {  } "" } } { "db/altsyncram_koa1.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_BCLK register register DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\] DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\] 450.05 MHz Internal " "Info: Clock \"AUD_BCLK\" Internal fmax is restricted to 450.05 MHz between source register \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\]\" and destination register \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.702 ns + Longest register register " "Info: + Longest register to register delay is 1.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\] 1 REG LCFF_X2_Y35_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N11; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.271 ns) 1.044 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|_~8 2 COMB LCCOMB_X2_Y34_N6 1 " "Info: 2: + IC(0.773 ns) + CELL(0.271 ns) = 1.044 ns; Loc. = LCCOMB_X2_Y34_N6; Fanout = 1; COMB Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|_~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~8 } "NODE_NAME" } } { "lpm_shiftreg_db0.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/lpm_shiftreg_db0.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.149 ns) 1.618 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]~feeder 3 COMB LCCOMB_X1_Y34_N2 1 " "Info: 3: + IC(0.425 ns) + CELL(0.149 ns) = 1.618 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 1; COMB Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~8 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.702 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\] 4 REG LCFF_X1_Y34_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.702 ns; Loc. = LCFF_X1_Y34_N3; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.504 ns ( 29.61 % ) " "Info: Total cell delay = 0.504 ns ( 29.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.198 ns ( 70.39 % ) " "Info: Total interconnect delay = 1.198 ns ( 70.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~8 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.702 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~8 {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~feeder {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] {} } { 0.000ns 0.773ns 0.425ns 0.000ns } { 0.000ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK destination 2.382 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_BCLK\" to destination register is 2.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2192 0 168 2208 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 2.382 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\] 2 REG LCFF_X1_Y34_N3 1 " "Info: 2: + IC(0.975 ns) + CELL(0.537 ns) = 2.382 ns; Loc. = LCFF_X1_Y34_N3; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.07 % ) " "Info: Total cell delay = 1.407 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 40.93 % ) " "Info: Total interconnect delay = 0.975 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] {} } { 0.000ns 0.000ns 0.975ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK source 2.368 ns - Longest register " "Info: - Longest clock path from clock \"AUD_BCLK\" to source register is 2.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 2192 0 168 2208 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.537 ns) 2.368 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\] 2 REG LCFF_X2_Y35_N11 1 " "Info: 2: + IC(0.961 ns) + CELL(0.537 ns) = 2.368 ns; Loc. = LCFF_X2_Y35_N11; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.42 % ) " "Info: Total cell delay = 1.407 ns ( 59.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.961 ns ( 40.58 % ) " "Info: Total interconnect delay = 0.961 ns ( 40.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] {} } { 0.000ns 0.000ns 0.961ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] {} } { 0.000ns 0.000ns 0.975ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] {} } { 0.000ns 0.000ns 0.961ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~8 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.702 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~8 {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~feeder {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] {} } { 0.000ns 0.773ns 0.425ns 0.000ns } { 0.000ns 0.271ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.382 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] {} } { 0.000ns 0.000ns 0.975ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.368 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] {} } { 0.000ns 0.000ns 0.961ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 1 REG LCFF_X51_Y14_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y14_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 2 COMB LCCOMB_X51_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X51_Y14_N22; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X51_Y14_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X51_Y14_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.613 ns + Longest register " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 150 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.613 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X51_Y14_N23 2 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.613 ns; Loc. = LCFF_X51_Y14_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.55 % ) " "Info: Total cell delay = 0.537 ns ( 20.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.076 ns ( 79.45 % ) " "Info: Total interconnect delay = 2.076 ns ( 79.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.613 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 150 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.613 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X51_Y14_N23 2 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.613 ns; Loc. = LCFF_X51_Y14_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.55 % ) " "Info: Total cell delay = 0.537 ns ( 20.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.076 ns ( 79.45 % ) " "Info: Total interconnect delay = 2.076 ns ( 79.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] register UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] -2.296 ns " "Info: Minimum slack time is -2.296 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]\" and destination register \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.259 ns + Shortest register register " "Info: + Shortest register to register delay is 1.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 1 REG LCFF_X25_Y16_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y16_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 1.175 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16 2 COMB LCCOMB_X27_Y14_N18 1 " "Info: 2: + IC(1.025 ns) + CELL(0.150 ns) = 1.175 ns; Loc. = LCCOMB_X27_Y14_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.259 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X27_Y14_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.259 ns; Loc. = LCFF_X27_Y14_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 18.59 % ) " "Info: Total cell delay = 0.234 ns ( 18.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 81.41 % ) " "Info: Total interconnect delay = 1.025 ns ( 81.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.259 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.025ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.555 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.555 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.539 ns + Smallest " "Info: + Smallest clock skew is 3.539 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.201 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 464 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.787 ns) 2.910 ns SCOMP:inst8\|STATE.EX_OUT2 3 REG LCFF_X30_Y14_N21 3 " "Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X30_Y14_N21; Fanout = 3; REG Node = 'SCOMP:inst8\|STATE.EX_OUT2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.436 ns) 3.694 ns IO_DECODER:inst24\|SONAR_EN~0 4 COMB LCCOMB_X30_Y14_N24 3 " "Info: 4: + IC(0.348 ns) + CELL(0.436 ns) = 3.694 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 3; COMB Node = 'IO_DECODER:inst24\|SONAR_EN~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.150 ns) 4.296 ns IO_DECODER:inst24\|Equal17~0 5 COMB LCCOMB_X30_Y14_N28 22 " "Info: 5: + IC(0.452 ns) + CELL(0.150 ns) = 4.296 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 22; COMB Node = 'IO_DECODER:inst24\|Equal17~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { IO_DECODER:inst24|SONAR_EN~0 IO_DECODER:inst24|Equal17~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/IO_DECODER.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.413 ns) 5.411 ns UART_INTERFACE:inst1\|inst3 6 COMB LCCOMB_X27_Y14_N26 17 " "Info: 6: + IC(0.702 ns) + CELL(0.413 ns) = 5.411 ns; Loc. = LCCOMB_X27_Y14_N26; Fanout = 17; COMB Node = 'UART_INTERFACE:inst1\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.537 ns) 6.201 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 7 REG LCFF_X27_Y14_N19 1 " "Info: 7: + IC(0.253 ns) + CELL(0.537 ns) = 6.201 ns; Loc. = LCFF_X27_Y14_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.46 % ) " "Info: Total cell delay = 2.323 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 62.54 % ) " "Info: Total interconnect delay = 3.878 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~0 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~0 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.032ns 0.348ns 0.452ns 0.702ns 0.253ns } { 0.000ns 0.000ns 0.787ns 0.436ns 0.150ns 0.413ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 464 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 3 REG LCFF_X25_Y16_N25 1 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X25_Y16_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~0 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~0 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.032ns 0.348ns 0.452ns 0.702ns 0.253ns } { 0.000ns 0.000ns 0.787ns 0.436ns 0.150ns 0.413ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_adc.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~0 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~0 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.032ns 0.348ns 0.452ns 0.702ns 0.253ns } { 0.000ns 0.000ns 0.787ns 0.436ns 0.150ns 0.413ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.259 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.025ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~0 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~0 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.032ns 0.348ns 0.452ns 0.702ns 0.253ns } { 0.000ns 0.000ns 0.787ns 0.436ns 0.150ns 0.413ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 202 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 202 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 register OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7 -1.864 ns " "Info: Minimum slack time is -1.864 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" and destination register \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.727 ns + Shortest register register " "Info: + Shortest register to register delay is 0.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 1 REG LCFF_X63_Y17_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y17_N23; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.149 ns) 0.643 ns OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7~feeder 2 COMB LCCOMB_X62_Y17_N14 1 " "Info: 2: + IC(0.494 ns) + CELL(0.149 ns) = 0.643 ns; Loc. = LCCOMB_X62_Y17_N14; Fanout = 1; COMB Node = 'OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { 176 304 368 256 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.727 ns OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7 3 REG LCFF_X62_Y17_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.727 ns; Loc. = LCFF_X62_Y17_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { 176 304 368 256 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 32.05 % ) " "Info: Total cell delay = 0.233 ns ( 32.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.494 ns ( 67.95 % ) " "Info: Total interconnect delay = 0.494 ns ( 67.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.727 ns" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 0.494ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.591 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.591 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.575 ns + Smallest " "Info: + Smallest clock skew is 2.575 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.721 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.787 ns) 2.915 ns ACC_CLK_GEN:inst60\|clock_12500KHz 3 REG LCFF_X64_Y18_N17 16 " "Info: 3: + IC(1.037 ns) + CELL(0.787 ns) = 2.915 ns; Loc. = LCFF_X64_Y18_N17; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60\|clock_12500KHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.787 ns) 4.396 ns OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 4 REG LCFF_X63_Y17_N9 2 " "Info: 4: + IC(0.694 ns) + CELL(0.787 ns) = 4.396 ns; Loc. = LCFF_X63_Y17_N9; Fanout = 2; REG Node = 'OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 5.473 ns OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 5 REG LCFF_X63_Y17_N31 1 " "Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 5.473 ns; Loc. = LCFF_X63_Y17_N31; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 5.796 ns OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 6 COMB LCCOMB_X63_Y17_N30 3 " "Info: 6: + IC(0.000 ns) + CELL(0.323 ns) = 5.796 ns; Loc. = LCCOMB_X63_Y17_N30; Fanout = 3; COMB Node = 'OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.537 ns) 6.721 ns OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7 7 REG LCFF_X62_Y17_N15 1 " "Info: 7: + IC(0.388 ns) + CELL(0.537 ns) = 6.721 ns; Loc. = LCFF_X62_Y17_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { 176 304 368 256 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.221 ns ( 47.92 % ) " "Info: Total cell delay = 3.221 ns ( 47.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 52.08 % ) " "Info: Total interconnect delay = 3.500 ns ( 52.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 1.091ns 1.037ns 0.694ns 0.290ns 0.000ns 0.388ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.787ns 0.323ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 4.146 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 4.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.787 ns) 2.915 ns ACC_CLK_GEN:inst60\|clock_12500KHz 3 REG LCFF_X64_Y18_N17 16 " "Info: 3: + IC(1.037 ns) + CELL(0.787 ns) = 2.915 ns; Loc. = LCFF_X64_Y18_N17; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60\|clock_12500KHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/acc_clk_gen.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.537 ns) 4.146 ns OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 4 REG LCFF_X63_Y17_N23 3 " "Info: 4: + IC(0.694 ns) + CELL(0.537 ns) = 4.146 ns; Loc. = LCFF_X63_Y17_N23; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 31.93 % ) " "Info: Total cell delay = 1.324 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 68.07 % ) " "Info: Total interconnect delay = 2.822 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} } { 0.000ns 1.091ns 1.037ns 0.694ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 1.091ns 1.037ns 0.694ns 0.290ns 0.000ns 0.388ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.787ns 0.323ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} } { 0.000ns 1.091ns 1.037ns 0.694ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/QUADRATURE_DECODE.bdf" { { 176 304 368 256 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 1.091ns 1.037ns 0.694ns 0.290ns 0.000ns 0.388ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.787ns 0.323ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} } { 0.000ns 1.091ns 1.037ns 0.694ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.727 ns" { OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 0.494ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 1.091ns 1.037ns 0.694ns 0.290ns 0.000ns 0.388ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.787ns 0.323ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} } { 0.000ns 1.091ns 1.037ns 0.694ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk1 19 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk1 along 19 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 530 ps " "Info: Minimum slack time is 530 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\" and destination register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns + Shortest register register " "Info: + Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 1 REG LCFF_X33_Y12_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11 2 COMB LCCOMB_X33_Y12_N26 1 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X33_Y12_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cntr_gkj.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X33_Y12_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.86 % ) " "Info: Total cell delay = 0.234 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.623 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.623 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X33_Y12_N27 3 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.623 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.623 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X33_Y12_N27 3 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SCOMP:inst8\|IR\[0\] KEY\[0\] CLOCK_50 12.048 ns register " "Info: tsu for register \"SCOMP:inst8\|IR\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 12.048 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.386 ns + Longest pin register " "Info: + Longest pin to register delay is 12.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 368 -160 8 384 "KEY\[3..0\]" "" } { 360 8 64 376 "KEY\[3..0\]" "" } { 896 -56 125 912 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 376 896 944 392 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.283 ns) + CELL(0.438 ns) 7.583 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[7\]~4 2 COMB LCCOMB_X32_Y13_N0 695 " "Info: 2: + IC(6.283 ns) + CELL(0.438 ns) = 7.583 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 695; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[7\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.150 ns) 9.979 ns SCOMP:inst8\|IR\[7\]~0 3 COMB LCCOMB_X27_Y12_N20 11 " "Info: 3: + IC(2.246 ns) + CELL(0.150 ns) = 9.979 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 11; COMB Node = 'SCOMP:inst8\|IR\[7\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]~4 SCOMP:inst8|IR[7]~0 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.660 ns) 12.386 ns SCOMP:inst8\|IR\[0\] 4 REG LCFF_X31_Y14_N9 118 " "Info: 4: + IC(1.747 ns) + CELL(0.660 ns) = 12.386 ns; Loc. = LCFF_X31_Y14_N9; Fanout = 118; REG Node = 'SCOMP:inst8\|IR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { SCOMP:inst8|IR[7]~0 SCOMP:inst8|IR[0] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 17.04 % ) " "Info: Total cell delay = 2.110 ns ( 17.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.276 ns ( 82.96 % ) " "Info: Total interconnect delay = 10.276 ns ( 82.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.386 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]~4 SCOMP:inst8|IR[7]~0 SCOMP:inst8|IR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.386 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]~4 {} SCOMP:inst8|IR[7]~0 {} SCOMP:inst8|IR[0] {} } { 0.000ns 0.000ns 6.283ns 2.246ns 1.747ns } { 0.000ns 0.862ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 464 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns SCOMP:inst8\|IR\[0\] 3 REG LCFF_X31_Y14_N9 118 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X31_Y14_N9; Fanout = 118; REG Node = 'SCOMP:inst8\|IR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.386 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]~4 SCOMP:inst8|IR[7]~0 SCOMP:inst8|IR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.386 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]~4 {} SCOMP:inst8|IR[7]~0 {} SCOMP:inst8|IR[0] {} } { 0.000ns 0.000ns 6.283ns 2.246ns 1.747ns } { 0.000ns 0.862ns 0.438ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX6\[5\] QUAD_HEX:inst56\|HEX_DISP:inst21\|latched_hex\[1\] 13.014 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX6\[5\]\" through register \"QUAD_HEX:inst56\|HEX_DISP:inst21\|latched_hex\[1\]\" is 13.014 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 8.234 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 8.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 464 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.909 ns SCOMP:inst8\|IO_WRITE_INT 3 REG LCFF_X28_Y14_N1 63 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.909 ns; Loc. = LCFF_X28_Y14_N1; Fanout = 63; REG Node = 'SCOMP:inst8\|IO_WRITE_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.438 ns) 4.166 ns inst25~0 4 COMB LCCOMB_X30_Y14_N12 5 " "Info: 4: + IC(0.819 ns) + CELL(0.438 ns) = 4.166 ns; Loc. = LCCOMB_X30_Y14_N12; Fanout = 5; COMB Node = 'inst25~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { SCOMP:inst8|IO_WRITE_INT inst25~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.275 ns) 6.388 ns inst73 5 COMB LCCOMB_X31_Y17_N12 16 " "Info: 5: + IC(1.947 ns) + CELL(0.275 ns) = 6.388 ns; Loc. = LCCOMB_X31_Y17_N12; Fanout = 16; COMB Node = 'inst73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { inst25~0 inst73 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.537 ns) 8.234 ns QUAD_HEX:inst56\|HEX_DISP:inst21\|latched_hex\[1\] 6 REG LCFF_X31_Y17_N25 7 " "Info: 6: + IC(1.309 ns) + CELL(0.537 ns) = 8.234 ns; Loc. = LCFF_X31_Y17_N25; Fanout = 7; REG Node = 'QUAD_HEX:inst56\|HEX_DISP:inst21\|latched_hex\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { inst73 QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.037 ns ( 24.74 % ) " "Info: Total cell delay = 2.037 ns ( 24.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.197 ns ( 75.26 % ) " "Info: Total interconnect delay = 6.197 ns ( 75.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.234 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT inst25~0 inst73 QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.234 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} inst25~0 {} inst73 {} QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] {} } { 0.000ns 1.091ns 1.031ns 0.819ns 1.947ns 1.309ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.888 ns + Longest register pin " "Info: + Longest register to pin delay is 6.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QUAD_HEX:inst56\|HEX_DISP:inst21\|latched_hex\[1\] 1 REG LCFF_X31_Y17_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N25; Fanout = 7; REG Node = 'QUAD_HEX:inst56\|HEX_DISP:inst21\|latched_hex\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.438 ns) 0.798 ns QUAD_HEX:inst56\|HEX_DISP:inst21\|Mux1~0 2 COMB LCCOMB_X31_Y17_N6 1 " "Info: 2: + IC(0.360 ns) + CELL(0.438 ns) = 0.798 ns; Loc. = LCCOMB_X31_Y17_N6; Fanout = 1; COMB Node = 'QUAD_HEX:inst56\|HEX_DISP:inst21\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] QUAD_HEX:inst56|HEX_DISP:inst21|Mux1~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/HEX_DISP.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.440 ns) + CELL(2.650 ns) 6.888 ns HEX6\[5\] 3 PIN PIN_M5 0 " "Info: 3: + IC(3.440 ns) + CELL(2.650 ns) = 6.888 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'HEX6\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.090 ns" { QUAD_HEX:inst56|HEX_DISP:inst21|Mux1~0 HEX6[5] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 1064 1136 1312 1080 "HEX6\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.088 ns ( 44.83 % ) " "Info: Total cell delay = 3.088 ns ( 44.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 55.17 % ) " "Info: Total interconnect delay = 3.800 ns ( 55.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] QUAD_HEX:inst56|HEX_DISP:inst21|Mux1~0 HEX6[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] {} QUAD_HEX:inst56|HEX_DISP:inst21|Mux1~0 {} HEX6[5] {} } { 0.000ns 0.360ns 3.440ns } { 0.000ns 0.438ns 2.650ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.234 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT inst25~0 inst73 QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.234 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} inst25~0 {} inst73 {} QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] {} } { 0.000ns 1.091ns 1.031ns 0.819ns 1.947ns 1.309ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.275ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] QUAD_HEX:inst56|HEX_DISP:inst21|Mux1~0 HEX6[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] {} QUAD_HEX:inst56|HEX_DISP:inst21|Mux1~0 {} HEX6[5] {} } { 0.000ns 0.360ns 3.440ns } { 0.000ns 0.438ns 2.650ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ASLEEP LEDG\[8\] 11.482 ns Longest " "Info: Longest tpd from source pin \"ASLEEP\" to destination pin \"LEDG\[8\]\" is 11.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ASLEEP 1 PIN PIN_M19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M19; Fanout = 2; PIN Node = 'ASLEEP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ASLEEP } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 208 -216 -48 224 "ASLEEP" "" } { 2432 664 776 2448 "ASLEEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.503 ns) + CELL(0.271 ns) 5.626 ns inst40 2 COMB LCCOMB_X64_Y21_N8 1 " "Info: 2: + IC(4.503 ns) + CELL(0.271 ns) = 5.626 ns; Loc. = LCCOMB_X64_Y21_N8; Fanout = 1; COMB Node = 'inst40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.774 ns" { ASLEEP inst40 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 200 104 168 248 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.070 ns) + CELL(2.786 ns) 11.482 ns LEDG\[8\] 3 PIN PIN_Y12 0 " "Info: 3: + IC(3.070 ns) + CELL(2.786 ns) = 11.482 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { inst40 LEDG[8] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 952 1184 1360 968 "LEDG\[7..0\]" "" } { 216 184 360 232 "LEDG\[8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.909 ns ( 34.04 % ) " "Info: Total cell delay = 3.909 ns ( 34.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.573 ns ( 65.96 % ) " "Info: Total interconnect delay = 7.573 ns ( 65.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.482 ns" { ASLEEP inst40 LEDG[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.482 ns" { ASLEEP {} ASLEEP~combout {} inst40 {} LEDG[8] {} } { 0.000ns 0.000ns 4.503ns 3.070ns } { 0.000ns 0.852ns 0.271ns 2.786ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[10\] SW\[10\] CLOCK_50 1.326 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[10\]\" (data pin = \"SW\[10\]\", clock pin = \"CLOCK_50\") is 1.326 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.233 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 464 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 464; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.909 ns SCOMP:inst8\|IO_WRITE_INT 3 REG LCFF_X28_Y14_N1 63 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.909 ns; Loc. = LCFF_X28_Y14_N1; Fanout = 63; REG Node = 'SCOMP:inst8\|IO_WRITE_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/SCOMP.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.398 ns) 4.128 ns inst77~0 4 COMB LCCOMB_X30_Y14_N30 1 " "Info: 4: + IC(0.821 ns) + CELL(0.398 ns) = 4.128 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 1; COMB Node = 'inst77~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { SCOMP:inst8|IO_WRITE_INT inst77~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 688 112 176 736 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.410 ns) 4.963 ns inst77 5 COMB LCCOMB_X30_Y14_N4 33 " "Info: 5: + IC(0.425 ns) + CELL(0.410 ns) = 4.963 ns; Loc. = LCCOMB_X30_Y14_N4; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { inst77~0 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 688 112 176 736 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.537 ns) 6.233 ns DIG_IN:inst5\|B_DI\[10\] 6 REG LCFF_X30_Y15_N15 1 " "Info: 6: + IC(0.733 ns) + CELL(0.537 ns) = 6.233 ns; Loc. = LCFF_X30_Y15_N15; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { inst77 DIG_IN:inst5|B_DI[10] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.132 ns ( 34.21 % ) " "Info: Total cell delay = 2.132 ns ( 34.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.101 ns ( 65.79 % ) " "Info: Total interconnect delay = 4.101 ns ( 65.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.233 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT inst77~0 inst77 DIG_IN:inst5|B_DI[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.233 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} inst77~0 {} inst77 {} DIG_IN:inst5|B_DI[10] {} } { 0.000ns 1.091ns 1.031ns 0.821ns 0.425ns 0.733ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.815 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[10\] 1 PIN PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'SW\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DE2bot.bdf" { { 744 -32 136 760 "SW\[15..0\]" "" } { 392 -160 8 408 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 384 8 63 400 "SW\[17..16\]" "" } { 896 -56 125 912 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 712 192 288 728 "SW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.366 ns) 2.815 ns DIG_IN:inst5\|B_DI\[10\] 2 REG LCFF_X30_Y15_N15 1 " "Info: 2: + IC(1.450 ns) + CELL(0.366 ns) = 2.815 ns; Loc. = LCFF_X30_Y15_N15; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { SW[10] DIG_IN:inst5|B_DI[10] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/Caitlyn/Documents/DE2Bot_v3_Sp16/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 48.49 % ) " "Info: Total cell delay = 1.365 ns ( 48.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 51.51 % ) " "Info: Total interconnect delay = 1.450 ns ( 51.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { SW[10] DIG_IN:inst5|B_DI[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { SW[10] {} SW[10]~combout {} DIG_IN:inst5|B_DI[10] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.233 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT inst77~0 inst77 DIG_IN:inst5|B_DI[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.233 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} inst77~0 {} inst77 {} DIG_IN:inst5|B_DI[10] {} } { 0.000ns 1.091ns 1.031ns 0.821ns 0.425ns 0.733ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.410ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { SW[10] DIG_IN:inst5|B_DI[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { SW[10] {} SW[10]~combout {} DIG_IN:inst5|B_DI[10] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 15:09:12 2016 " "Info: Processing ended: Tue Apr 19 15:09:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Info: Quartus II Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
