# system info blinkled on 2018.09.11.09:10:25
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1536667813
#
#
# Files generated for blinkled on 2018.09.11.09:10:25
files:
filepath,kind,attributes,module,is_top
simulation/blinkled.vhd,VHDL,,blinkled,true
simulation/submodules/blinkled_data_memory.hex,HEX,,blinkled_data_memory,false
simulation/submodules/blinkled_data_memory.v,VERILOG,,blinkled_data_memory,false
simulation/submodules/blinkled_jtag_uart_0.v,VERILOG,,blinkled_jtag_uart_0,false
simulation/submodules/blinkled_nios2_gen2_0.v,VERILOG,,blinkled_nios2_gen2_0,false
simulation/submodules/blinkled_pio_0.v,VERILOG,,blinkled_pio_0,false
simulation/submodules/blinkled_pio_1.v,VERILOG,,blinkled_pio_1,false
simulation/submodules/blinkled_program_memory.hex,HEX,,blinkled_program_memory,false
simulation/submodules/blinkled_program_memory.v,VERILOG,,blinkled_program_memory,false
simulation/submodules/blinkled_mm_interconnect_0.v,VERILOG,,blinkled_mm_interconnect_0,false
simulation/submodules/blinkled_irq_mapper.sv,SYSTEM_VERILOG,,blinkled_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu.v,VERILOG,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu.sdc,SDC,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/blinkled_nios2_gen2_0_cpu_test_bench.v,VERILOG,,blinkled_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/blinkled_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_router,false
simulation/submodules/blinkled_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_router_001,false
simulation/submodules/blinkled_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_router_002,false
simulation/submodules/blinkled_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_router_003,false
simulation/submodules/blinkled_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_cmd_demux,false
simulation/submodules/blinkled_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/blinkled_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_cmd_mux,false
simulation/submodules/blinkled_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/blinkled_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_rsp_demux,false
simulation/submodules/blinkled_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_rsp_mux,false
simulation/submodules/blinkled_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/blinkled_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,blinkled_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/blinkled_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,blinkled_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
blinkled.data_memory,blinkled_data_memory
blinkled.jtag_uart_0,blinkled_jtag_uart_0
blinkled.nios2_gen2_0,blinkled_nios2_gen2_0
blinkled.nios2_gen2_0.cpu,blinkled_nios2_gen2_0_cpu
blinkled.pio_0,blinkled_pio_0
blinkled.pio_1,blinkled_pio_1
blinkled.program_memory,blinkled_program_memory
blinkled.mm_interconnect_0,blinkled_mm_interconnect_0
blinkled.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
blinkled.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
blinkled.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
blinkled.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
blinkled.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
blinkled.mm_interconnect_0.pio_1_s1_translator,altera_merlin_slave_translator
blinkled.mm_interconnect_0.data_memory_s1_translator,altera_merlin_slave_translator
blinkled.mm_interconnect_0.program_memory_s1_translator,altera_merlin_slave_translator
blinkled.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
blinkled.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
blinkled.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
blinkled.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
blinkled.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
blinkled.mm_interconnect_0.pio_1_s1_agent,altera_merlin_slave_agent
blinkled.mm_interconnect_0.data_memory_s1_agent,altera_merlin_slave_agent
blinkled.mm_interconnect_0.program_memory_s1_agent,altera_merlin_slave_agent
blinkled.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
blinkled.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
blinkled.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
blinkled.mm_interconnect_0.pio_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
blinkled.mm_interconnect_0.data_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
blinkled.mm_interconnect_0.program_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
blinkled.mm_interconnect_0.router,blinkled_mm_interconnect_0_router
blinkled.mm_interconnect_0.router_001,blinkled_mm_interconnect_0_router_001
blinkled.mm_interconnect_0.router_002,blinkled_mm_interconnect_0_router_002
blinkled.mm_interconnect_0.router_004,blinkled_mm_interconnect_0_router_002
blinkled.mm_interconnect_0.router_005,blinkled_mm_interconnect_0_router_002
blinkled.mm_interconnect_0.router_006,blinkled_mm_interconnect_0_router_002
blinkled.mm_interconnect_0.router_003,blinkled_mm_interconnect_0_router_003
blinkled.mm_interconnect_0.router_007,blinkled_mm_interconnect_0_router_003
blinkled.mm_interconnect_0.cmd_demux,blinkled_mm_interconnect_0_cmd_demux
blinkled.mm_interconnect_0.cmd_demux_001,blinkled_mm_interconnect_0_cmd_demux_001
blinkled.mm_interconnect_0.rsp_demux_001,blinkled_mm_interconnect_0_cmd_demux_001
blinkled.mm_interconnect_0.rsp_demux_005,blinkled_mm_interconnect_0_cmd_demux_001
blinkled.mm_interconnect_0.cmd_mux,blinkled_mm_interconnect_0_cmd_mux
blinkled.mm_interconnect_0.cmd_mux_002,blinkled_mm_interconnect_0_cmd_mux
blinkled.mm_interconnect_0.cmd_mux_003,blinkled_mm_interconnect_0_cmd_mux
blinkled.mm_interconnect_0.cmd_mux_004,blinkled_mm_interconnect_0_cmd_mux
blinkled.mm_interconnect_0.cmd_mux_001,blinkled_mm_interconnect_0_cmd_mux_001
blinkled.mm_interconnect_0.cmd_mux_005,blinkled_mm_interconnect_0_cmd_mux_001
blinkled.mm_interconnect_0.rsp_demux,blinkled_mm_interconnect_0_rsp_demux
blinkled.mm_interconnect_0.rsp_demux_002,blinkled_mm_interconnect_0_rsp_demux
blinkled.mm_interconnect_0.rsp_demux_003,blinkled_mm_interconnect_0_rsp_demux
blinkled.mm_interconnect_0.rsp_demux_004,blinkled_mm_interconnect_0_rsp_demux
blinkled.mm_interconnect_0.rsp_mux,blinkled_mm_interconnect_0_rsp_mux
blinkled.mm_interconnect_0.rsp_mux_001,blinkled_mm_interconnect_0_rsp_mux_001
blinkled.mm_interconnect_0.avalon_st_adapter,blinkled_mm_interconnect_0_avalon_st_adapter
blinkled.mm_interconnect_0.avalon_st_adapter.error_adapter_0,blinkled_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blinkled.mm_interconnect_0.avalon_st_adapter_001,blinkled_mm_interconnect_0_avalon_st_adapter
blinkled.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,blinkled_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blinkled.mm_interconnect_0.avalon_st_adapter_002,blinkled_mm_interconnect_0_avalon_st_adapter
blinkled.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,blinkled_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blinkled.mm_interconnect_0.avalon_st_adapter_003,blinkled_mm_interconnect_0_avalon_st_adapter
blinkled.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,blinkled_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blinkled.mm_interconnect_0.avalon_st_adapter_004,blinkled_mm_interconnect_0_avalon_st_adapter
blinkled.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,blinkled_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blinkled.mm_interconnect_0.avalon_st_adapter_005,blinkled_mm_interconnect_0_avalon_st_adapter
blinkled.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,blinkled_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blinkled.irq_mapper,blinkled_irq_mapper
blinkled.rst_controller,altera_reset_controller
