v 20130925 2
C 45700 65700 1 0 0 nand3.sym
{
T 46000 66150 5 10 1 1 0 0 1
refdes=S1
}
C 48900 65700 1 0 1 nand3.sym
{
T 48600 66150 5 10 1 1 0 6 1
refdes=S2
}
C 46400 63800 1 0 1 nor1and.sym
{
T 45850 64250 5 10 1 1 0 6 1
refdes=S3
}
C 48200 63800 1 0 0 nor1and.sym
{
T 48750 64250 5 10 1 1 0 0 1
refdes=S4
}
C 45100 66100 1 0 0 in-1.sym
{
T 45100 66600 5 10 0 0 0 0 1
footprint=anchor
T 45100 66400 5 10 0 0 0 0 1
device=INPUT
T 45100 66150 5 10 1 1 0 6 1
refdes=J
}
C 49500 66100 1 0 1 in-1.sym
{
T 49500 66600 5 10 0 0 0 6 1
footprint=anchor
T 49500 66400 5 10 0 0 0 6 1
device=INPUT
T 49500 66150 5 10 1 1 0 0 1
refdes=K
}
N 46400 64600 48200 64600 4
N 46000 66700 48600 66700 4
N 45600 65700 48600 65700 4
C 45400 64200 1 0 1 out-1.sym
{
T 45400 64700 5 10 0 0 0 6 1
footprint=anchor
T 45400 64500 5 10 0 0 0 6 1
device=OUTPUT
T 44800 64300 5 10 1 1 0 6 1
refdes=Q
}
C 49200 64200 1 0 0 out-1.sym
{
T 49200 64700 5 10 0 0 0 0 1
footprint=anchor
T 49200 64500 5 10 0 0 0 0 1
device=OUTPUT
T 49800 64300 5 10 1 1 0 0 1
refdes=Q#
}
C 47100 65700 1 0 1 2n7002.sym
{
T 47200 65800 5 10 1 1 0 6 1
refdes=M1
T 47000 66500 5 10 0 1 0 6 1
value=2N7002P
T 46600 66300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 45600 66300 5 10 0 1 0 6 1
device=NMOS
}
C 47500 65700 1 0 0 2n7002.sym
{
T 47400 65800 5 10 1 1 0 0 1
refdes=M2
T 47600 66500 5 10 0 1 0 0 1
value=2N7002P
T 48000 66300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 49000 66300 5 10 0 1 0 0 1
device=NMOS
}
N 46700 65800 46700 65700 4
N 47900 65800 47900 65700 4
N 46600 66200 46600 66400 4
N 46600 66400 47100 66400 4
N 47100 66400 47500 66000 4
N 48000 66200 48000 66400 4
N 48000 66400 47500 66400 4
N 47500 66400 47100 66000 4
N 48900 66400 48900 67100 4
N 48900 67100 45700 67100 4
N 45700 67100 45700 66400 4
C 45100 66400 1 0 0 in-1.sym
{
T 45100 66900 5 10 0 0 0 0 1
footprint=anchor
T 45100 66700 5 10 0 0 0 0 1
device=INPUT
T 45100 66450 5 10 1 1 0 6 1
refdes=C#
}
N 45800 63800 48800 63800 4
N 48800 64800 45800 64800 4
N 46500 66200 46700 66200 4
N 47900 66200 48100 66200 4
C 45800 65000 1 0 0 in-1.sym
{
T 45800 65500 5 10 0 0 0 0 1
footprint=anchor
T 45800 65300 5 10 0 0 0 0 1
device=INPUT
T 45800 65050 5 10 1 1 0 6 1
refdes=C
}
N 46600 66200 46600 64400 4
N 46600 64400 46400 64400 4
N 48000 66200 48000 64400 4
N 48000 64400 48200 64400 4
N 45400 64300 45400 63700 4
N 45400 63700 47100 63700 4
N 47100 63700 47500 64100 4
N 49200 64300 49200 63700 4
N 49200 63700 47500 63700 4
N 47500 63700 47100 64100 4
N 48400 64100 47500 64100 4
N 47100 64100 46200 64100 4
N 46400 65100 46400 64600 4
C 45000 65600 1 0 0 in-1.sym
{
T 45000 66100 5 10 0 0 0 0 1
footprint=anchor
T 45000 65900 5 10 0 0 0 0 1
device=INPUT
T 44600 65650 5 10 1 1 0 0 1
refdes=GND
}
C 47200 65400 1 0 0 gnd-1.sym
C 47200 63500 1 0 0 gnd-1.sym
C 47100 66700 1 0 0 vdd-1.sym
C 47100 64800 1 0 0 vdd-1.sym
N 46800 64100 46800 65500 4
N 46800 65500 45700 65500 4
N 45700 65500 45700 66000 4
N 47800 64100 47800 65500 4
N 47800 65500 48900 65500 4
N 48900 65500 48900 66000 4
C 45200 64700 1 0 0 in-1.sym
{
T 45200 65200 5 10 0 0 0 0 1
footprint=anchor
T 45200 65000 5 10 0 0 0 0 1
device=INPUT
T 44900 64750 5 10 1 1 0 0 1
refdes=Vdd
}
